Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Oct  7 09:33:03 2024
| Host         : george-MacBookPro running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-16  Warning           Large setup violation                                   590         
TIMING-18  Warning           Missing input or output delay                           53          
XDCB-5     Warning           Runtime inefficient way to find pin objects             2           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.622    -9031.040                   2232                17643        0.058        0.000                      0                17551        0.264        0.000                       0                  8969  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                               {0.000 50.000}       100.000         10.000          
  clkfbout_peripherals_inst_1_clk_wiz_0_0                                                   {0.000 25.000}       50.000          20.000          
  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                               {0.000 50.000}       100.000         10.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
ddr_clk_p_i_0_0                                                                             {0.000 2.000}        4.000           250.000         
  clkfbout_sensor_inst_0_clk_wiz_0_0                                                        {0.000 2.000}        4.000           250.000         
  par_clk_sensor_inst_0_clk_wiz_0_0                                                         {0.000 12.000}       24.000          41.667          
  ser_clk_sensor_inst_0_clk_wiz_0_0                                                         {0.000 2.000}        4.000           250.000         
top_i/clk_wiz_0/inst/clk_in1                                                                {0.000 5.000}        10.000          100.000         
  clkfbout_top_clk_wiz_0_1                                                                  {0.000 5.000}        10.000          100.000         
  delay_clk_top_clk_wiz_0_1                                                                 {0.000 2.500}        5.000           200.000         
  eth_clk_top_clk_wiz_0_1                                                                   {0.000 20.000}       40.000          25.000          
  sensor_clk_top_clk_wiz_0_1                                                                {0.000 10.000}       20.000          50.000          
  usb_clk_top_clk_wiz_0_1                                                                   {0.000 41.667}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        2.465        0.000                      0                 7496        0.059        0.000                      0                 7496        3.000        0.000                       0                  3514  
  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                    94.050        0.000                      0                  448        0.080        0.000                      0                  448       48.870        0.000                       0                   233  
  clkfbout_peripherals_inst_1_clk_wiz_0_0                                                                                                                                                                                                     2.633        0.000                       0                     3  
  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                    94.538        0.000                      0                  440        0.116        0.000                      0                  440       49.500        0.000                       0                   267  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.659        0.000                      0                  928        0.060        0.000                      0                  928       15.370        0.000                       0                   483  
ddr_clk_p_i_0_0                                                                                                                                                                                                                               0.833        0.000                       0                     1  
  clkfbout_sensor_inst_0_clk_wiz_0_0                                                                                                                                                                                                          2.408        0.000                       0                     3  
  par_clk_sensor_inst_0_clk_wiz_0_0                                                              16.699        0.000                      0                 5916        0.058        0.000                      0                 5916       10.870        0.000                       0                  4098  
  ser_clk_sensor_inst_0_clk_wiz_0_0                                                               1.003        0.000                      0                  368        0.137        0.000                      0                  368        1.500        0.000                       0                   354  
top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_top_clk_wiz_0_1                                                                                                                                                                                                                    8.408        0.000                       0                     3  
  delay_clk_top_clk_wiz_0_1                                                                                                                                                                                                                   0.264        0.000                       0                     3  
  eth_clk_top_clk_wiz_0_1                                                                                                                                                                                                                    38.408        0.000                       0                     2  
  sensor_clk_top_clk_wiz_0_1                                                                                                                                                                                                                 18.408        0.000                       0                     2  
  usb_clk_top_clk_wiz_0_1                                                                                                                                                                                                                    81.741        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 clk_fpga_0                                                                                       98.164        0.000                      0                   26                                                                        
disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 clk_fpga_0                                                                                       98.920        0.000                      0                   34                                                                        
clk_fpga_0                                                                                  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                       8.053        0.000                      0                   16                                                                        
clk_fpga_0                                                                                  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                       8.772        0.000                      0                   16                                                                        
par_clk_sensor_inst_0_clk_wiz_0_0                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       22.667        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  par_clk_sensor_inst_0_clk_wiz_0_0                                                                -4.557    -2460.888                    588                  588        1.837        0.000                      0                  588  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  par_clk_sensor_inst_0_clk_wiz_0_0                                                                31.746        0.000                      0                    8                                                                        
ser_clk_sensor_inst_0_clk_wiz_0_0                                                           par_clk_sensor_inst_0_clk_wiz_0_0                                                                -1.178      -42.363                    116                  192        0.125        0.000                      0                  192  
par_clk_sensor_inst_0_clk_wiz_0_0                                                           ser_clk_sensor_inst_0_clk_wiz_0_0                                                                 1.556        0.000                      0                   16        0.167        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.027        0.000                      0                  100        0.346        0.000                      0                  100  
**async_default**                                                                           clk_fpga_0                                                                                  par_clk_sensor_inst_0_clk_wiz_0_0                                                                -4.622    -5236.313                   1224                 1224        2.163        0.000                      0                 1224  
**async_default**                                                                           par_clk_sensor_inst_0_clk_wiz_0_0                                                           par_clk_sensor_inst_0_clk_wiz_0_0                                                                20.817        0.000                      0                  105        0.336        0.000                      0                  105  
**async_default**                                                                           clk_fpga_0                                                                                  ser_clk_sensor_inst_0_clk_wiz_0_0                                                                -4.565    -1291.476                    304                  304        2.175        0.000                      0                  304  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 clk_fpga_0                                                                                  
(none)                                                                                      disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 clk_fpga_0                                                                                  
(none)                                                                                      par_clk_sensor_inst_0_clk_wiz_0_0                                                           clk_fpga_0                                                                                  
(none)                                                                                      par_clk_sensor_inst_0_clk_wiz_0_0                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      clk_fpga_0                                                                                  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  par_clk_sensor_inst_0_clk_wiz_0_0                                                           
(none)                                                                                      par_clk_sensor_inst_0_clk_wiz_0_0                                                           par_clk_sensor_inst_0_clk_wiz_0_0                                                           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                                                                                                             
(none)                                                                                      clk_fpga_0                                                                                                                                                                              
(none)                                                                                      clkfbout_peripherals_inst_1_clk_wiz_0_0                                                                                                                                                 
(none)                                                                                      clkfbout_sensor_inst_0_clk_wiz_0_0                                                                                                                                                      
(none)                                                                                      clkfbout_top_clk_wiz_0_1                                                                                                                                                                
(none)                                                                                      delay_clk_top_clk_wiz_0_1                                                                                                                                                               
(none)                                                                                      disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                                                                                                             
(none)                                                                                      eth_clk_top_clk_wiz_0_1                                                                                                                                                                 
(none)                                                                                      par_clk_sensor_inst_0_clk_wiz_0_0                                                                                                                                                       
(none)                                                                                      sensor_clk_top_clk_wiz_0_1                                                                                                                                                              
(none)                                                                                      usb_clk_top_clk_wiz_0_1                                                                                                                                                                 
(none)                                                                                                                                                                                  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                 
(none)                                                                                                                                                                                  par_clk_sensor_inst_0_clk_wiz_0_0                                                           
(none)                                                                                                                                                                                  ser_clk_sensor_inst_0_clk_wiz_0_0                                                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 2.286ns (32.168%)  route 4.820ns (67.832%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.128     3.670 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.195     4.865    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_7_0[3]
    SLICE_X27Y85         LUT6 (Prop_lut6_I1_O)        0.105     4.970 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.970    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.427 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=5, routed)           1.263     6.690    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X27Y80         LUT5 (Prop_lut5_I0_O)        0.118     6.808 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=3, routed)           0.841     7.650    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.268     7.918 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3/O
                         net (fo=6, routed)           0.393     8.311    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.416 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region[41]_i_2__0/O
                         net (fo=20, routed)          0.519     8.935    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.105     9.040 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.609     9.649    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_31
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.261    12.244    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/C
                         clock pessimism              0.192    12.436    
                         clock uncertainty           -0.154    12.282    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.168    12.114    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 2.286ns (32.168%)  route 4.820ns (67.832%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.128     3.670 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.195     4.865    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_7_0[3]
    SLICE_X27Y85         LUT6 (Prop_lut6_I1_O)        0.105     4.970 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.970    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.427 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=5, routed)           1.263     6.690    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X27Y80         LUT5 (Prop_lut5_I0_O)        0.118     6.808 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=3, routed)           0.841     7.650    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.268     7.918 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3/O
                         net (fo=6, routed)           0.393     8.311    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.416 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region[41]_i_2__0/O
                         net (fo=20, routed)          0.519     8.935    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.105     9.040 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.609     9.649    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_31
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.261    12.244    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]/C
                         clock pessimism              0.192    12.436    
                         clock uncertainty           -0.154    12.282    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.168    12.114    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 2.286ns (32.168%)  route 4.820ns (67.832%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.128     3.670 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.195     4.865    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_7_0[3]
    SLICE_X27Y85         LUT6 (Prop_lut6_I1_O)        0.105     4.970 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.970    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.427 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=5, routed)           1.263     6.690    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X27Y80         LUT5 (Prop_lut5_I0_O)        0.118     6.808 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=3, routed)           0.841     7.650    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.268     7.918 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3/O
                         net (fo=6, routed)           0.393     8.311    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.416 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region[41]_i_2__0/O
                         net (fo=20, routed)          0.519     8.935    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.105     9.040 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.609     9.649    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_31
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.261    12.244    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/C
                         clock pessimism              0.192    12.436    
                         clock uncertainty           -0.154    12.282    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.168    12.114    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 2.286ns (32.168%)  route 4.820ns (67.832%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 12.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.128     3.670 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.195     4.865    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_7_0[3]
    SLICE_X27Y85         LUT6 (Prop_lut6_I1_O)        0.105     4.970 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.970    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.427 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=5, routed)           1.263     6.690    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X27Y80         LUT5 (Prop_lut5_I0_O)        0.118     6.808 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=3, routed)           0.841     7.650    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.268     7.918 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3/O
                         net (fo=6, routed)           0.393     8.311    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.416 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region[41]_i_2__0/O
                         net (fo=20, routed)          0.519     8.935    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1
    SLICE_X30Y79         LUT4 (Prop_lut4_I3_O)        0.105     9.040 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.609     9.649    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_31
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.261    12.244    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y75         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/C
                         clock pessimism              0.192    12.436    
                         clock uncertainty           -0.154    12.282    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.168    12.114    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 2.286ns (32.695%)  route 4.706ns (67.305%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.128     3.670 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.195     4.865    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_7_0[3]
    SLICE_X27Y85         LUT6 (Prop_lut6_I1_O)        0.105     4.970 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.970    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.427 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=5, routed)           1.263     6.690    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X27Y80         LUT5 (Prop_lut5_I0_O)        0.118     6.808 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=3, routed)           0.841     7.650    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.268     7.918 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3/O
                         net (fo=6, routed)           0.492     8.410    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3_n_0
    SLICE_X27Y79         LUT5 (Prop_lut5_I4_O)        0.105     8.515 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region[25]_i_1/O
                         net (fo=20, routed)          0.481     8.995    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X28Y79         LUT4 (Prop_lut4_I3_O)        0.105     9.100 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.434     9.534    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_29
    SLICE_X26Y80         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.263    12.246    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X26Y80         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/C
                         clock pessimism              0.224    12.470    
                         clock uncertainty           -0.154    12.316    
    SLICE_X26Y80         FDRE (Setup_fdre_C_CE)      -0.136    12.180    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 2.286ns (32.695%)  route 4.706ns (67.305%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[3])
                                                      1.128     3.670 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[3]
                         net (fo=17, routed)          1.195     4.865    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_7_0[3]
    SLICE_X27Y85         LUT6 (Prop_lut6_I1_O)        0.105     4.970 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.970    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.427 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=5, routed)           1.263     6.690    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X27Y80         LUT5 (Prop_lut5_I0_O)        0.118     6.808 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=3, routed)           0.841     7.650    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.268     7.918 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3/O
                         net (fo=6, routed)           0.492     8.410    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region[33]_i_3_n_0
    SLICE_X27Y79         LUT5 (Prop_lut5_I4_O)        0.105     8.515 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region[25]_i_1/O
                         net (fo=20, routed)          0.481     8.995    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X28Y79         LUT4 (Prop_lut4_I3_O)        0.105     9.100 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.434     9.534    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_29
    SLICE_X26Y80         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.263    12.246    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X26Y80         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/C
                         clock pessimism              0.224    12.470    
                         clock uncertainty           -0.154    12.316    
    SLICE_X26Y80         FDRE (Setup_fdre_C_CE)      -0.136    12.180    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.167ns (30.921%)  route 4.841ns (69.079%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.133     3.675 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.765     5.440    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X27Y103        LUT6 (Prop_lut6_I1_O)        0.105     5.545 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0/O
                         net (fo=1, routed)           0.000     5.545    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.877 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           1.099     6.976    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X26Y107        LUT5 (Prop_lut5_I4_O)        0.119     7.095 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0/O
                         net (fo=2, routed)           0.548     7.643    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I2_O)        0.268     7.911 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0/O
                         net (fo=8, routed)           0.546     8.457    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0_n_0
    SLICE_X28Y106        LUT4 (Prop_lut4_I2_O)        0.105     8.562 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region[1]_i_1__0/O
                         net (fo=20, routed)          0.488     9.050    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.105     9.155 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.396     9.551    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.431    12.413    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/C
                         clock pessimism              0.109    12.522    
                         clock uncertainty           -0.154    12.368    
    SLICE_X29Y105        FDRE (Setup_fdre_C_CE)      -0.168    12.200    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.167ns (30.921%)  route 4.841ns (69.079%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.133     3.675 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.765     5.440    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X27Y103        LUT6 (Prop_lut6_I1_O)        0.105     5.545 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0/O
                         net (fo=1, routed)           0.000     5.545    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.877 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           1.099     6.976    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X26Y107        LUT5 (Prop_lut5_I4_O)        0.119     7.095 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0/O
                         net (fo=2, routed)           0.548     7.643    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I2_O)        0.268     7.911 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0/O
                         net (fo=8, routed)           0.546     8.457    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0_n_0
    SLICE_X28Y106        LUT4 (Prop_lut4_I2_O)        0.105     8.562 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region[1]_i_1__0/O
                         net (fo=20, routed)          0.488     9.050    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.105     9.155 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.396     9.551    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.431    12.413    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.109    12.522    
                         clock uncertainty           -0.154    12.368    
    SLICE_X29Y105        FDRE (Setup_fdre_C_CE)      -0.168    12.200    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.167ns (30.921%)  route 4.841ns (69.079%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.133     3.675 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.765     5.440    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X27Y103        LUT6 (Prop_lut6_I1_O)        0.105     5.545 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0/O
                         net (fo=1, routed)           0.000     5.545    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.877 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           1.099     6.976    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X26Y107        LUT5 (Prop_lut5_I4_O)        0.119     7.095 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0/O
                         net (fo=2, routed)           0.548     7.643    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I2_O)        0.268     7.911 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0/O
                         net (fo=8, routed)           0.546     8.457    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0_n_0
    SLICE_X28Y106        LUT4 (Prop_lut4_I2_O)        0.105     8.562 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region[1]_i_1__0/O
                         net (fo=20, routed)          0.488     9.050    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.105     9.155 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.396     9.551    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.431    12.413    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]/C
                         clock pessimism              0.109    12.522    
                         clock uncertainty           -0.154    12.368    
    SLICE_X29Y105        FDRE (Setup_fdre_C_CE)      -0.168    12.200    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 2.167ns (30.921%)  route 4.841ns (69.079%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.463     2.542    top_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[9])
                                                      1.133     3.675 r  top_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[9]
                         net (fo=17, routed)          1.765     5.440    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[9]
    SLICE_X27Y103        LUT6 (Prop_lut6_I1_O)        0.105     5.545 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0/O
                         net (fo=1, routed)           0.000     5.545    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry_i_1__0_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.877 f  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10_carry/CO[3]
                         net (fo=2, routed)           1.099     6.976    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_10
    SLICE_X26Y107        LUT5 (Prop_lut5_I4_O)        0.119     7.095 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0/O
                         net (fo=2, routed)           0.548     7.643    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_12__0_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I2_O)        0.268     7.911 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0/O
                         net (fo=8, routed)           0.546     8.457    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region[57]_i_5__0_n_0
    SLICE_X28Y106        LUT4 (Prop_lut4_I2_O)        0.105     8.562 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region[1]_i_1__0/O
                         net (fo=20, routed)          0.488     9.050    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.105     9.155 r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.396     9.551    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    10.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.431    12.413    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y105        FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]/C
                         clock pessimism              0.109    12.522    
                         clock uncertainty           -0.154    12.368    
    SLICE_X29Y105        FDRE (Setup_fdre_C_CE)      -0.168    12.200    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  2.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.316%)  route 0.253ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.557     0.893    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y99         FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.253     1.310    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1
    SLICE_X42Y100        FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.911     1.277    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X42Y100        FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_R)         0.009     1.251    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.316%)  route 0.253ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.557     0.893    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y99         FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.253     1.310    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_1
    SLICE_X42Y100        FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.911     1.277    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X42Y100        FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_R)         0.009     1.251    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.461%)  route 0.162ns (53.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.639     0.975    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X40Y101        FDRE                                         r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.162     1.278    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[0]
    SLICE_X36Y99         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.825     1.191    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.059     1.215    top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.550     0.886    top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y82         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.055     1.082    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[11]
    SLICE_X38Y82         SRLC32E                                      r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.816     1.182    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.283     0.899    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.016    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.468%)  route 0.128ns (47.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.638     0.974    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.128     1.243    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X46Y103        SRL16E                                       r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.910     1.276    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y103        SRL16E                                       r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.286     0.990    
    SLICE_X46Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.173    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.647%)  route 0.239ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.637     0.973    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X46Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg/Q
                         net (fo=2, routed)           0.239     1.376    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_1_in[0]
    SLICE_X53Y103        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.906     1.272    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y103        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y103        FDRE (Hold_fdre_C_D)         0.070     1.303    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.156%)  route 0.135ns (48.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.657     0.993    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y107        FDRE                                         r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135     1.269    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X54Y105        SRL16E                                       r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.931     1.297    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X54Y105        SRL16E                                       r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.287     1.010    
    SLICE_X54Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.638     0.974    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y105        FDRE                                         r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.111     1.213    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X38Y104        SRL16E                                       r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.910     1.276    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y104        SRL16E                                       r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     0.990    
    SLICE_X38Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.120    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_register_slice_0/inst/r.r_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.555     0.891    top_i/peripherals_0/axi_register_slice_0/inst/r.r_pipe/aclk
    SLICE_X47Y90         FDRE                                         r  top_i/peripherals_0/axi_register_slice_0/inst/r.r_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  top_i/peripherals_0/axi_register_slice_0/inst/r.r_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.110     1.129    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X46Y90         SRLC32E                                      r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.823     1.189    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y90         SRLC32E                                      r  top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X46Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.034    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.550     0.886    top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y82         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  top_i/sensor_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.110     1.124    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[9]
    SLICE_X38Y82         SRLC32E                                      r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.816     1.182    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y82         SRLC32E                                      r  top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.283     0.899    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.029    top_i/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y36    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y37    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y88    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y86    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y87    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y84    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y87    top_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.050ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.587ns (12.305%)  route 4.183ns (87.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 102.567 - 100.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.555     2.842    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.348     3.190 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=13, routed)          1.162     4.352    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg_0
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.239     4.591 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST_i_2/O
                         net (fo=1, routed)           3.022     7.612    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SCK_O_1
    OLOGIC_X1Y56         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.396   102.567    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y56         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                         clock pessimism              0.128   102.695    
                         clock uncertainty           -0.325   102.370    
    OLOGIC_X1Y56         FDRE (Setup_fdre_C_D)       -0.707   101.663    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                        101.663    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 94.050    

Slack (MET) :             94.369ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.587ns (12.421%)  route 4.139ns (87.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 102.567 - 100.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.555     2.842    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.348     3.190 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=13, routed)          2.171     5.361    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/scndry_out
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.239     5.600 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.968     7.568    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y56         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.396   102.567    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y56         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                         clock pessimism              0.128   102.695    
                         clock uncertainty           -0.325   102.370    
    OLOGIC_X1Y56         FDRE (Setup_fdre_C_R)       -0.433   101.937    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                        101.937    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                 94.369    

Slack (MET) :             94.595ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.602ns (12.355%)  route 4.271ns (87.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 102.555 - 100.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.601     2.888    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.448     3.336 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.107     6.443    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/io1_i_sync
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.154     6.597 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_i_1/O
                         net (fo=3, routed)           1.163     7.760    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[0]
    SLICE_X42Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.384   102.555    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.128   102.683    
                         clock uncertainty           -0.325   102.358    
    SLICE_X42Y115        FDRE (Setup_fdre_C_D)       -0.002   102.356    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                        102.356    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 94.595    

Slack (MET) :             94.810ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.602ns (12.985%)  route 4.034ns (87.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 102.555 - 100.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.601     2.888    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.448     3.336 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.107     6.443    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/io1_i_sync
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.154     6.597 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_i_1/O
                         net (fo=3, routed)           0.927     7.524    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[0]
    SLICE_X40Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.384   102.555    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]/C
                         clock pessimism              0.128   102.683    
                         clock uncertainty           -0.325   102.358    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.024   102.334    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110_reg[7]
  -------------------------------------------------------------------
                         required time                        102.334    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 94.810    

Slack (MET) :             94.954ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_reg/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.602ns (13.406%)  route 3.889ns (86.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 102.545 - 100.000 ) 
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.601     2.888    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.448     3.336 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=1, routed)           3.107     6.443    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/io1_i_sync
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.154     6.597 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_i_1/O
                         net (fo=3, routed)           0.782     7.379    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[0]
    SLICE_X50Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.374   102.545    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X50Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_reg/C
                         clock pessimism              0.128   102.673    
                         clock uncertainty           -0.325   102.348    
    SLICE_X50Y115        FDRE (Setup_fdre_C_D)       -0.015   102.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RISING_EDGE_CLK_RATIO_4_GEN.Serial_Din_reg
  -------------------------------------------------------------------
                         required time                        102.333    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 94.954    

Slack (MET) :             95.639ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.748ns (18.654%)  route 3.262ns (81.346%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 102.556 - 100.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.552     2.839    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.433     3.272 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=26, routed)          1.197     4.469    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X38Y114        LUT4 (Prop_lut4_I2_O)        0.105     4.574 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=31, routed)          1.273     5.847    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_pntr_plus1_pf_carry
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.952 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2/O
                         net (fo=1, routed)           0.792     6.744    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/ram_afull_i0
    SLICE_X37Y115        LUT6 (Prop_lut6_I2_O)        0.105     6.849 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1/O
                         net (fo=1, routed)           0.000     6.849    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_0
    SLICE_X37Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.385   102.556    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X37Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                         clock pessimism              0.227   102.783    
                         clock uncertainty           -0.325   102.458    
    SLICE_X37Y115        FDRE (Setup_fdre_C_D)        0.030   102.488    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg
  -------------------------------------------------------------------
                         required time                        102.488    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                 95.639    

Slack (MET) :             96.187ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.800ns (23.128%)  route 2.659ns (76.872%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 102.555 - 100.000 ) 
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.556     2.843    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X41Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.348     3.191 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=52, routed)          1.029     4.220    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X38Y115        LUT3 (Prop_lut3_I0_O)        0.242     4.462 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.084     5.546    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X33Y117        LUT6 (Prop_lut6_I2_O)        0.105     5.651 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.546     6.197    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X33Y117        LUT5 (Prop_lut5_I0_O)        0.105     6.302 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.302    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X33Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.384   102.555    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.227   102.782    
                         clock uncertainty           -0.325   102.457    
    SLICE_X33Y117        FDRE (Setup_fdre_C_D)        0.032   102.489    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                        102.489    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 96.187    

Slack (MET) :             96.257ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.893ns (29.670%)  route 2.117ns (70.330%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 102.558 - 100.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.554     2.841    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X39Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.379     3.220 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d2_reg/Q
                         net (fo=8, routed)           0.721     3.941    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spiXfer_done_int
    SLICE_X42Y112        LUT2 (Prop_lut2_I0_O)        0.126     4.067 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_4/O
                         net (fo=1, routed)           0.227     4.294    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_4_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I2_O)        0.283     4.577 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2/O
                         net (fo=3, routed)           0.735     5.312    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/stop_clock
    SLICE_X43Y112        LUT4 (Prop_lut4_I3_O)        0.105     5.417 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/O
                         net (fo=1, routed)           0.433     5.851    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0
    SLICE_X43Y111        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.387   102.558    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y111        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                         clock pessimism              0.227   102.785    
                         clock uncertainty           -0.325   102.460    
    SLICE_X43Y111        FDSE (Setup_fdse_C_S)       -0.352   102.108    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  -------------------------------------------------------------------
                         required time                        102.108    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                 96.257    

Slack (MET) :             96.291ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.692ns (21.733%)  route 2.492ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 102.554 - 100.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.555     2.842    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.348     3.190 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=13, routed)          1.319     4.509    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.239     4.748 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.518     5.266    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2_n_0
    SLICE_X41Y114        LUT5 (Prop_lut5_I4_O)        0.105     5.371 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.655     6.026    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X48Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.383   102.554    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X48Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.256   102.810    
                         clock uncertainty           -0.325   102.485    
    SLICE_X48Y115        FDRE (Setup_fdre_C_CE)      -0.168   102.317    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                        102.317    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 96.291    

Slack (MET) :             96.291ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.692ns (21.733%)  route 2.492ns (78.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 102.554 - 100.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.555     2.842    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.348     3.190 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=13, routed)          1.319     4.509    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.239     4.748 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2/O
                         net (fo=10, routed)          0.518     5.266    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_2_n_0
    SLICE_X41Y114        LUT5 (Prop_lut5_I4_O)        0.105     5.371 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.655     6.026    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0
    SLICE_X48Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.383   102.554    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X48Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]/C
                         clock pessimism              0.256   102.810    
                         clock uncertainty           -0.325   102.485    
    SLICE_X48Y115        FDRE (Setup_fdre_C_CE)      -0.168   102.317    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                        102.317    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                 96.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.939%)  route 0.116ns (45.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.634     1.026    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     1.167 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/Q
                         net (fo=2, routed)           0.116     1.283    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/D
    SLICE_X38Y114        RAMD32                                       r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.905     1.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X38Y114        RAMD32                                       r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.274     1.059    
    SLICE_X38Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.203    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.939%)  route 0.116ns (45.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.634     1.026    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     1.167 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/Q
                         net (fo=2, routed)           0.116     1.283    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/D
    SLICE_X38Y114        RAMD32                                       r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.905     1.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X38Y114        RAMD32                                       r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.274     1.059    
    SLICE_X38Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.117     1.176    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.039%)  route 0.125ns (46.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.634     1.026    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     1.167 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/Q
                         net (fo=2, routed)           0.125     1.292    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/D
    SLICE_X38Y114        RAMD32                                       r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.905     1.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X38Y114        RAMD32                                       r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.274     1.059    
    SLICE_X38Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121     1.180    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.636     1.028    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X47Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141     1.169 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.224    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/Q
    SLICE_X47Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.908     1.336    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X47Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.308     1.028    
    SLICE_X47Y111        FDRE (Hold_fdre_C_D)         0.075     1.103    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.636     1.028    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     1.169 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.224    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/Q
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.909     1.337    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.309     1.028    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.075     1.103    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.635     1.027    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X43Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.223    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/Q
    SLICE_X43Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.906     1.334    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X43Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.307     1.027    
    SLICE_X43Y112        FDRE (Hold_fdre_C_D)         0.075     1.102    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.633     1.025    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.221    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X45Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.903     1.331    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.306     1.025    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.075     1.100    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.636     1.028    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X41Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     1.169 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.055     1.224    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X41Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.908     1.336    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X41Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.308     1.028    
    SLICE_X41Y111        FDRE (Hold_fdre_C_D)         0.075     1.103    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.633     1.025    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/ext_spi_clk
    SLICE_X49Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.221    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/Q
    SLICE_X49Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.905     1.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/ext_spi_clk
    SLICE_X49Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.308     1.025    
    SLICE_X49Y114        FDRE (Hold_fdre_C_D)         0.075     1.100    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.632     1.024    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.141     1.165 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.058     1.223    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.902     1.330    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.306     1.024    
    SLICE_X44Y117        FDRE (Hold_fdre_C_D)         0.076     1.100    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y25  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     FDRE/C             n/a            1.474         100.000     98.526     ILOGIC_X1Y99    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C             n/a            1.474         100.000     98.526     ILOGIC_X1Y63    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C             n/a            1.474         100.000     98.526     OLOGIC_X1Y56    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X39Y111   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X39Y114   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y115   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X39Y111   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X42Y112   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.130         50.000      48.870     SLICE_X38Y113   top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_peripherals_inst_1_clk_wiz_0_0
  To Clock:  clkfbout_peripherals_inst_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_peripherals_inst_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y26  top_i/peripherals_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.538ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.587ns (12.905%)  route 3.962ns (87.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 102.723 - 100.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.445     2.732    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X67Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.348     3.080 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/Q
                         net (fo=2, routed)           1.357     4.437    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_0_in
    SLICE_X64Y100        LUT5 (Prop_lut5_I2_O)        0.239     4.676 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=2, routed)           2.605     7.281    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X1Y147        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.552   102.723    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y147        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.128   102.851    
                         clock uncertainty           -0.325   102.525    
    OLOGIC_X1Y147        FDRE (Setup_fdre_C_D)       -0.707   101.818    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                        101.818    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                 94.538    

Slack (MET) :             94.758ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.633ns (13.753%)  route 3.970ns (86.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 102.723 - 100.000 ) 
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.445     2.732    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X66Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.398     3.130 f  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.802     4.932    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/scndry_out
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.235     5.167 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           2.167     7.335    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y147        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.552   102.723    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y147        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.128   102.851    
                         clock uncertainty           -0.325   102.525    
    OLOGIC_X1Y147        FDRE (Setup_fdre_C_R)       -0.433   102.092    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                        102.092    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 94.758    

Slack (MET) :             95.232ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.602ns (15.078%)  route 3.391ns (84.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns = ( 102.458 - 100.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.778     3.065    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        FDRE (Prop_fdre_C_Q)         0.448     3.513 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=3, routed)           3.391     6.903    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]_0[0]
    SLICE_X63Y98         LUT5 (Prop_lut5_I3_O)        0.154     7.057 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.057    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.286   102.458    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X63Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.128   102.585    
                         clock uncertainty           -0.325   102.260    
    SLICE_X63Y98         FDRE (Setup_fdre_C_D)        0.030   102.290    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                        102.290    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 95.232    

Slack (MET) :             95.384ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.713ns (19.174%)  route 3.006ns (80.826%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 102.615 - 100.000 ) 
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.443     2.730    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X67Y90         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDSE (Prop_fdse_C_Q)         0.379     3.109 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=7, routed)           1.326     4.435    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/empty
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.105     4.540 f  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_3/O
                         net (fo=1, routed)           0.608     5.148    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_3_n_0
    SLICE_X65Y100        LUT6 (Prop_lut6_I0_O)        0.105     5.253 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2/O
                         net (fo=3, routed)           0.687     5.940    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/stop_clock
    SLICE_X65Y101        LUT4 (Prop_lut4_I3_O)        0.124     6.064 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1/O
                         net (fo=1, routed)           0.384     6.449    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0
    SLICE_X66Y101        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.444   102.615    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X66Y101        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                         clock pessimism              0.128   102.743    
                         clock uncertainty           -0.325   102.418    
    SLICE_X66Y101        FDSE (Setup_fdse_C_S)       -0.585   101.833    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]
  -------------------------------------------------------------------
                         required time                        101.833    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 95.384    

Slack (MET) :             95.560ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.208ns (31.514%)  route 2.625ns (68.486%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 102.463 - 100.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.615     2.902    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X66Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.433     3.335 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=8, routed)           0.477     3.812    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.126     3.938 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=14, routed)          0.787     4.724    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X66Y89         LUT4 (Prop_lut4_I2_O)        0.276     5.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.909     5.909    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X82Y90         LUT6 (Prop_lut6_I3_O)        0.268     6.177 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_2__2/O
                         net (fo=1, routed)           0.453     6.630    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_2__2_n_0
    SLICE_X81Y89         LUT4 (Prop_lut4_I1_O)        0.105     6.735 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__4/O
                         net (fo=1, routed)           0.000     6.735    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__4_n_0
    SLICE_X81Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.291   102.463    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X81Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.128   102.590    
                         clock uncertainty           -0.325   102.265    
    SLICE_X81Y89         FDRE (Setup_fdre_C_D)        0.030   102.295    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        102.295    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                 95.560    

Slack (MET) :             95.711ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.694ns (17.649%)  route 3.238ns (82.351%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 102.453 - 100.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.440     2.727    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y81         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.379     3.106 f  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.573     4.679    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.105     4.784 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.210     5.994    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.105     6.099 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_2/O
                         net (fo=1, routed)           0.455     6.554    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_2_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.105     6.659 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     6.659    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X64Y81         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.281   102.453    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X64Y81         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.211   102.664    
                         clock uncertainty           -0.325   102.339    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.032   102.371    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        102.371    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                 95.711    

Slack (MET) :             95.727ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.448ns (13.185%)  route 2.950ns (86.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 102.461 - 100.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.778     3.065    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        FDRE (Prop_fdre_C_Q)         0.448     3.513 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=3, routed)           2.950     6.463    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]_0[0]
    SLICE_X65Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.289   102.461    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X65Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.128   102.588    
                         clock uncertainty           -0.325   102.263    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)       -0.073   102.190    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                        102.190    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                 95.727    

Slack (MET) :             95.798ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.800ns (20.847%)  route 3.038ns (79.153%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 102.455 - 100.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.450     2.737    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X81Y93         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.348     3.085 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/Q
                         net (fo=2, routed)           0.791     3.876    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/reset_RcFIFO_ptr_cdc_from_axi_d1
    SLICE_X80Y91         LUT3 (Prop_lut3_I2_O)        0.242     4.118 f  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=11, routed)          1.469     5.587    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.105     5.692 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2/O
                         net (fo=1, routed)           0.777     6.470    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I1_O)        0.105     6.575 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1/O
                         net (fo=1, routed)           0.000     6.575    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_0
    SLICE_X67Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.283   102.455    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X67Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                         clock pessimism              0.211   102.666    
                         clock uncertainty           -0.325   102.341    
    SLICE_X67Y83         FDRE (Setup_fdre_C_D)        0.032   102.373    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg
  -------------------------------------------------------------------
                         required time                        102.373    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 95.798    

Slack (MET) :             95.860ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.448ns (13.672%)  route 2.829ns (86.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 102.461 - 100.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.778     3.065    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y149        FDRE (Prop_fdre_C_Q)         0.448     3.513 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/Q
                         net (fo=3, routed)           2.829     6.342    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]_0[0]
    SLICE_X66Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.289   102.461    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X66Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110_reg[7]/C
                         clock pessimism              0.128   102.588    
                         clock uncertainty           -0.325   102.263    
    SLICE_X66Y98         FDRE (Setup_fdre_C_D)       -0.061   102.202    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110_reg[7]
  -------------------------------------------------------------------
                         required time                        102.202    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 95.860    

Slack (MET) :             95.899ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@100.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.484ns (14.379%)  route 2.882ns (85.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 102.493 - 100.000 ) 
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.440     2.727    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y81         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.379     3.106 f  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          1.573     4.679    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X67Y83         LUT4 (Prop_lut4_I2_O)        0.105     4.784 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.309     6.093    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X3Y36         RAMB18E1                                     r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905   100.906    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077   100.983 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112   101.095    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541   102.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    99.383 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711   101.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   101.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.322   102.493    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y36         RAMB18E1                                     r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.211   102.705    
                         clock uncertainty           -0.325   102.379    
    RAMB18_X3Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387   101.992    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        101.992    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                 95.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.055%)  route 0.318ns (65.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X62Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     1.136 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.318     1.453    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X3Y36         RAMB18E1                                     r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.884     1.312    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y36         RAMB18E1                                     r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.270     1.041    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.337    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.055     1.168    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.849     1.277    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.305     0.972    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.078     1.050    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.168    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.304     0.972    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.076     1.048    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.168    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/Q
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.849     1.277    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.305     0.972    
    SLICE_X65Y97         FDRE (Hold_fdre_C_D)         0.075     1.047    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.168    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/Q
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.849     1.277    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.305     0.972    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.075     1.047    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.578     0.970    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X81Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.166    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X81Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.845     1.273    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X81Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.303     0.970    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.075     1.045    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.168    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X83Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.304     0.972    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.075     1.047    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.168    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.304     0.972    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.075     1.047    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.574     0.966    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     1.107 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.162    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X67Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.841     1.269    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.303     0.966    
    SLICE_X67Y83         FDRE (Hold_fdre_C_D)         0.075     1.041    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns - disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.601%)  route 0.324ns (66.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.580     0.972    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X62Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     1.136 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/Q
                         net (fo=1, routed)           0.324     1.460    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X3Y36         RAMB18E1                                     r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.884     1.312    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y36         RAMB18E1                                     r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.270     1.041    
    RAMB18_X3Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.337    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         100.000     97.830     RAMB18_X3Y36    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         100.000     97.830     RAMB18_X3Y37    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y24  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         100.000     98.526     ILOGIC_X1Y149   top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y147   top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X81Y93    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X80Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X81Y93    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X81Y93    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X80Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X80Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X81Y93    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X81Y93    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X80Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X80Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y91    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.817ns (34.233%)  route 3.491ns (65.767%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.720     8.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.275     8.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.417    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.030    36.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.541    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                 27.659    

Slack (MET) :             27.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.817ns (34.284%)  route 3.483ns (65.716%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.713     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.275     8.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X57Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.417    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X57Y43         FDRE (Setup_fdre_C_D)        0.030    36.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.541    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                 27.667    

Slack (MET) :             27.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.817ns (34.284%)  route 3.483ns (65.716%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.713     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X57Y43         LUT3 (Prop_lut3_I1_O)        0.275     8.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X57Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.417    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X57Y43         FDRE (Setup_fdre_C_D)        0.032    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                 27.669    

Slack (MET) :             27.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.817ns (34.284%)  route 3.483ns (65.716%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.713     8.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.275     8.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.417    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.032    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                 27.669    

Slack (MET) :             27.815ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.817ns (35.256%)  route 3.337ns (64.744%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.566     8.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.275     8.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.417    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.032    36.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                 27.815    

Slack (MET) :             27.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.817ns (35.523%)  route 3.298ns (64.477%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.528     8.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.275     8.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.445    36.574    
                         clock uncertainty           -0.035    36.539    
    SLICE_X56Y44         FDRE (Setup_fdre_C_D)        0.032    36.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.571    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 27.882    

Slack (MET) :             28.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.817ns (36.580%)  route 3.150ns (63.420%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.129 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.009     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X59Y44         LUT4 (Prop_lut4_I1_O)        0.262     5.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.664     5.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X60Y43         LUT6 (Prop_lut6_I4_O)        0.275     6.132 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.097     7.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.119     7.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.380     8.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.275     8.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.302    36.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.417    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)        0.033    36.544    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 28.002    

Slack (MET) :             28.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.810ns (21.089%)  route 3.031ns (78.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.233     5.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y47         LUT5 (Prop_lut5_I0_O)        0.242     5.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     7.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.514    35.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.854    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 28.439    

Slack (MET) :             28.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.810ns (21.089%)  route 3.031ns (78.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.233     5.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y47         LUT5 (Prop_lut5_I0_O)        0.242     5.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     7.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.514    35.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.854    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 28.439    

Slack (MET) :             28.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.810ns (21.089%)  route 3.031ns (78.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.348     3.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.233     5.155    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y47         LUT5 (Prop_lut5_I0_O)        0.242     5.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     6.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     6.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     6.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     7.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.514    35.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.854    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 28.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.734%)  route 0.195ns (46.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X57Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.128     1.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg/Q
                         net (fo=3, routed)           0.195     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en
    SLICE_X57Y50         LUT3 (Prop_lut3_I1_O)        0.098     2.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X57Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X57Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.145     1.924    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.092     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.217     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X62Y59         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.398     1.670    
    SLICE_X62Y59         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDCE (Prop_fdce_C_Q)         0.128     1.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X58Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.402     1.664    
    SLICE_X58Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X67Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X58Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr_clk_p_i_0_0
  To Clock:  ddr_clk_p_i_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr_clk_p_i_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ddr_clk_p_i_0_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sensor_inst_0_clk_wiz_0_0
  To Clock:  clkfbout_sensor_inst_0_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sensor_inst_0_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         4.000       2.408      BUFGCTRL_X0Y29   top_i/sensor_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.248ns (18.385%)  route 5.540ns (81.615%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 22.364 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.521     3.783    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y63         LUT5 (Prop_lut5_I3_O)        0.277     4.060 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=2, routed)           0.660     4.720    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X28Y61         LUT4 (Prop_lut4_I1_O)        0.275     4.995 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.549     5.544    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.273    22.364    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
                         clock pessimism              0.302    22.667    
                         clock uncertainty           -0.072    22.595    
    SLICE_X28Y61         FDRE (Setup_fdre_C_R)       -0.352    22.243    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.248ns (18.385%)  route 5.540ns (81.615%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 22.364 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.521     3.783    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y63         LUT5 (Prop_lut5_I3_O)        0.277     4.060 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=2, routed)           0.660     4.720    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X28Y61         LUT4 (Prop_lut4_I1_O)        0.275     4.995 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.549     5.544    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.273    22.364    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism              0.302    22.667    
                         clock uncertainty           -0.072    22.595    
    SLICE_X28Y61         FDRE (Setup_fdre_C_R)       -0.352    22.243    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.248ns (18.385%)  route 5.540ns (81.615%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 22.364 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.521     3.783    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y63         LUT5 (Prop_lut5_I3_O)        0.277     4.060 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=2, routed)           0.660     4.720    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X28Y61         LUT4 (Prop_lut4_I1_O)        0.275     4.995 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.549     5.544    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.273    22.364    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
                         clock pessimism              0.302    22.667    
                         clock uncertainty           -0.072    22.595    
    SLICE_X28Y61         FDRE (Setup_fdre_C_R)       -0.352    22.243    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.248ns (18.385%)  route 5.540ns (81.615%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 22.364 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.521     3.783    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y63         LUT5 (Prop_lut5_I3_O)        0.277     4.060 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=2, routed)           0.660     4.720    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X28Y61         LUT4 (Prop_lut4_I1_O)        0.275     4.995 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=4, routed)           0.549     5.544    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.273    22.364    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X28Y61         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                         clock pessimism              0.302    22.667    
                         clock uncertainty           -0.072    22.595    
    SLICE_X28Y61         FDRE (Setup_fdre_C_R)       -0.352    22.243    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.081ns (16.037%)  route 5.660ns (83.963%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 22.327 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.263     3.525    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y62         LUT5 (Prop_lut5_I2_O)        0.267     3.792 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4/O
                         net (fo=14, routed)          0.707     4.499    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.118     4.617 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.879     5.496    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X33Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    22.327    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X33Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.302    22.630    
                         clock uncertainty           -0.072    22.558    
    SLICE_X33Y52         FDRE (Setup_fdre_C_CE)      -0.331    22.227    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 16.731    

Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.081ns (16.037%)  route 5.660ns (83.963%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 22.327 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.263     3.525    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y62         LUT5 (Prop_lut5_I2_O)        0.267     3.792 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4/O
                         net (fo=14, routed)          0.707     4.499    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.118     4.617 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.879     5.496    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X33Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    22.327    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X33Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.302    22.630    
                         clock uncertainty           -0.072    22.558    
    SLICE_X33Y52         FDRE (Setup_fdre_C_CE)      -0.331    22.227    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 16.731    

Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.081ns (16.037%)  route 5.660ns (83.963%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 22.327 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.263     3.525    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y62         LUT5 (Prop_lut5_I2_O)        0.267     3.792 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4/O
                         net (fo=14, routed)          0.707     4.499    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.118     4.617 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.879     5.496    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X33Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    22.327    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X33Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.302    22.630    
                         clock uncertainty           -0.072    22.558    
    SLICE_X33Y52         FDRE (Setup_fdre_C_CE)      -0.331    22.227    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 16.731    

Slack (MET) :             16.740ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.081ns (15.983%)  route 5.682ns (84.017%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 22.327 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.263     3.525    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y62         LUT5 (Prop_lut5_I2_O)        0.267     3.792 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4/O
                         net (fo=14, routed)          0.707     4.499    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.118     4.617 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.902     5.519    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X32Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    22.327    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X32Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.302    22.630    
                         clock uncertainty           -0.072    22.558    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.299    22.259    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                 16.740    

Slack (MET) :             16.740ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.081ns (15.983%)  route 5.682ns (84.017%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 22.327 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.263     3.525    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y62         LUT5 (Prop_lut5_I2_O)        0.267     3.792 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4/O
                         net (fo=14, routed)          0.707     4.499    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.118     4.617 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.902     5.519    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X32Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    22.327    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X32Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.302    22.630    
                         clock uncertainty           -0.072    22.558    
    SLICE_X32Y54         FDRE (Setup_fdre_C_CE)      -0.299    22.259    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                 16.740    

Slack (MET) :             16.851ns  (required time - arrival time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.081ns (16.327%)  route 5.540ns (83.673%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 22.327 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y62         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.348    -0.897 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=156, routed)         2.442     1.545    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[1]
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.240     1.785 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.153    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.108     2.261 f  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           1.263     3.525    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X27Y62         LUT5 (Prop_lut5_I2_O)        0.267     3.792 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_4/O
                         net (fo=14, routed)          0.707     4.499    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X28Y61         LUT2 (Prop_lut2_I1_O)        0.118     4.617 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.759     5.376    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X33Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    22.327    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X33Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.302    22.630    
                         clock uncertainty           -0.072    22.558    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.331    22.227    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 16.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][114]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.545    -0.565    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y75         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][114]/Q
                         net (fo=1, routed)           0.104    -0.297    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y15         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.852    -0.925    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.415    -0.510    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.355    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][185]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.554    -0.556    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y64         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][185]/Q
                         net (fo=1, routed)           0.103    -0.290    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y12         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.859    -0.918    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.415    -0.503    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.348    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.553    -0.557    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y66         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/Q
                         net (fo=1, routed)           0.103    -0.290    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[24]
    RAMB36_X2Y13         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.855    -0.922    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.415    -0.507    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155    -0.352    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][146]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.549    -0.561    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][146]/Q
                         net (fo=1, routed)           0.103    -0.294    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.849    -0.928    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.415    -0.513    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.358    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.742%)  route 0.174ns (55.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.558    -0.552    top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X33Y53         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  top_i/sensor_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=8, routed)           0.174    -0.237    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y10         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.865    -0.912    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.415    -0.497    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.314    top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/count_tt_reg/S
                            (rising edge-triggered cell FDSE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.606%)  route 0.167ns (50.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.558    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=24, routed)          0.167    -0.222    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_rst
    SLICE_X48Y50         FDSE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/count_tt_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.825    -0.952    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X48Y50         FDSE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/count_tt_reg/C
                         clock pessimism              0.667    -0.285    
    SLICE_X48Y50         FDSE (Hold_fdse_C_S)        -0.018    -0.303    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/count_tt_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff8_reg/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.606%)  route 0.167ns (50.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.558    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=24, routed)          0.167    -0.222    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_rst
    SLICE_X48Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.825    -0.952    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X48Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff8_reg/C
                         clock pessimism              0.667    -0.285    
    SLICE_X48Y50         FDRE (Hold_fdre_C_R)        -0.018    -0.303    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff8_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.606%)  route 0.167ns (50.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.558    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=24, routed)          0.167    -0.222    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_rst
    SLICE_X48Y50         FDSE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.825    -0.952    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X48Y50         FDSE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]/C
                         clock pessimism              0.667    -0.285    
    SLICE_X48Y50         FDSE (Hold_fdse_C_S)        -0.018    -0.303    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.606%)  route 0.167ns (50.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.558    -0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/Q
                         net (fo=24, routed)          0.167    -0.222    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_rst
    SLICE_X48Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.825    -0.952    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X48Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]/C
                         clock pessimism              0.667    -0.285    
    SLICE_X48Y50         FDRE (Hold_fdre_C_R)        -0.018    -0.303    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.046%)  route 0.220ns (60.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.579    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.220    -0.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X58Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.432    -0.497    
    SLICE_X58Y55         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk_sensor_inst_0_clk_wiz_0_0
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y11     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y11     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y10     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y10     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y13     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y13     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y15     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y15     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y14     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         24.000      21.528     RAMB36_X2Y14     top_i/sensor_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         12.000      10.870     SLICE_X58Y56     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  ser_clk_sensor_inst_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.905ns  (logic 0.384ns (42.431%)  route 0.521ns (57.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 2.367 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.188ns = ( 0.812 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.431     0.812    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.384     1.196 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.521     1.717    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276     2.367    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.421     2.788    
                         clock uncertainty           -0.056     2.732    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)       -0.012     2.720    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.720    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.837ns  (logic 0.437ns (52.237%)  route 0.400ns (47.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 2.371 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( 0.815 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.434     0.815    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.437     1.252 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.400     1.652    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n
    SLICE_X66Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.280     2.371    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.418     2.789    
                         clock uncertainty           -0.056     2.733    
    SLICE_X66Y69         FDRE (Setup_fdre_C_D)       -0.012     2.721    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.721    
                         arrival time                          -1.652    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.814ns  (logic 0.437ns (53.711%)  route 0.377ns (46.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 2.371 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( 0.815 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.434     0.815    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.437     1.252 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.377     1.629    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_n
    SLICE_X66Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.280     2.371    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.418     2.789    
                         clock uncertainty           -0.056     2.733    
    SLICE_X66Y69         FDRE (Setup_fdre_C_D)       -0.027     2.706    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.706    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.786ns  (logic 0.384ns (48.843%)  route 0.402ns (51.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 2.370 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 0.813 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432     0.813    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X65Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.384     1.197 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.402     1.600    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n
    SLICE_X64Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.279     2.370    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X64Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.419     2.789    
                         clock uncertainty           -0.056     2.733    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.047     2.686    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.686    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.783ns  (logic 0.384ns (49.036%)  route 0.399ns (50.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 2.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.189ns = ( 0.811 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.430     0.811    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X67Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.384     1.195 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.399     1.595    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n
    SLICE_X66Y77         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277     2.368    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y77         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.418     2.786    
                         clock uncertainty           -0.056     2.730    
    SLICE_X66Y77         FDRE (Setup_fdre_C_D)       -0.027     2.703    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.703    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.763ns  (logic 0.384ns (50.311%)  route 0.379ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 2.367 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.188ns = ( 0.812 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.431     0.812    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.384     1.196 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.379     1.576    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_n
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276     2.367    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.421     2.788    
                         clock uncertainty           -0.056     2.732    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)       -0.033     2.699    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.699    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.781ns  (logic 0.384ns (49.162%)  route 0.397ns (50.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 2.371 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.186ns = ( 0.814 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.433     0.814    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/ddr_clk_i
    SLICE_X67Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.384     1.198 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.397     1.596    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n
    SLICE_X66Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.280     2.371    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/ddr_clk_i
    SLICE_X66Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.419     2.790    
                         clock uncertainty           -0.056     2.734    
    SLICE_X66Y69         FDRE (Setup_fdre_C_D)       -0.015     2.719    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.719    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.779ns  (logic 0.384ns (49.288%)  route 0.395ns (50.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 2.367 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.188ns = ( 0.812 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.431     0.812    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.384     1.196 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.395     1.592    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_n
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276     2.367    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.421     2.788    
                         clock uncertainty           -0.056     2.732    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)       -0.012     2.720    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.720    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.697ns  (logic 0.437ns (62.658%)  route 0.260ns (37.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 2.372 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.185ns = ( 0.815 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.434     0.815    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.437     1.252 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.260     1.513    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_n
    SLICE_X67Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.281     2.372    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X67Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.419     2.791    
                         clock uncertainty           -0.056     2.735    
    SLICE_X67Y68         FDRE (Setup_fdre_C_D)       -0.047     2.688    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.688    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 fall@2.000ns)
  Data Path Delay:        0.657ns  (logic 0.384ns (58.438%)  route 0.273ns (41.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 2.365 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.189ns = ( 0.811 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     2.836 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     3.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -2.301 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -0.704    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    -0.619 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.430     0.811    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X64Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.384     1.195 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n_reg/Q
                         net (fo=1, routed)           0.273     1.469    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n
    SLICE_X63Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.274     2.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_reg[0]/C
                         clock pessimism              0.386     2.751    
                         clock uncertainty           -0.056     2.695    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)       -0.047     2.648    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                          2.648    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                  1.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.497%)  route 0.074ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.569    -0.541    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/ddr_clk_i
    SLICE_X56Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[10]/Q
                         net (fo=5, routed)           0.074    -0.326    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/data11
    SLICE_X56Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.837    -0.940    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/ddr_clk_i
    SLICE_X56Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[8]/C
                         clock pessimism              0.398    -0.541    
    SLICE_X56Y80         FDCE (Hold_fdce_C_D)         0.078    -0.463    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.426%)  route 0.105ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.569    -0.541    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X67Y77         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.296    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[11]_0[0]
    SLICE_X64Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X64Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[10]/C
                         clock pessimism              0.413    -0.528    
    SLICE_X64Y77         FDCE (Hold_fdce_C_D)         0.075    -0.453    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.947%)  route 0.364ns (72.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.543    -0.567    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X45Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/Q
                         net (fo=2, routed)           0.364    -0.063    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg[1]
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.810    -0.967    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]/C
                         clock pessimism              0.662    -0.305    
    SLICE_X51Y80         FDCE (Hold_fdce_C_D)         0.071    -0.234    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.171%)  route 0.119ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.547    -0.563    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/ddr_clk_i
    SLICE_X53Y66         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[11]/Q
                         net (fo=5, routed)           0.119    -0.303    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/data0
    SLICE_X53Y67         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.812    -0.965    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/ddr_clk_i
    SLICE_X53Y67         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[9]/C
                         clock pessimism              0.414    -0.550    
    SLICE_X53Y67         FDCE (Hold_fdce_C_D)         0.076    -0.474    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.146%)  route 0.260ns (64.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/Q
                         net (fo=4, routed)           0.260    -0.165    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/rising_o
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[0]/C
                         clock pessimism              0.662    -0.304    
    SLICE_X49Y77         FDCE (Hold_fdce_C_CE)       -0.039    -0.343    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.146%)  route 0.260ns (64.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/Q
                         net (fo=4, routed)           0.260    -0.165    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/rising_o
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[1]/C
                         clock pessimism              0.662    -0.304    
    SLICE_X49Y77         FDCE (Hold_fdce_C_CE)       -0.039    -0.343    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.146%)  route 0.260ns (64.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/Q
                         net (fo=4, routed)           0.260    -0.165    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/rising_o
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[2]/C
                         clock pessimism              0.662    -0.304    
    SLICE_X49Y77         FDCE (Hold_fdce_C_CE)       -0.039    -0.343    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.146%)  route 0.260ns (64.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/rising_o_reg/Q
                         net (fo=4, routed)           0.260    -0.165    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/rising_o
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X49Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[3]/C
                         clock pessimism              0.662    -0.304    
    SLICE_X49Y77         FDCE (Hold_fdce_C_CE)       -0.039    -0.343    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.811%)  route 0.366ns (72.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.546    -0.564    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/ddr_clk_i
    SLICE_X45Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]/Q
                         net (fo=5, routed)           0.366    -0.057    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/data5
    SLICE_X50Y68         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/ddr_clk_i
    SLICE_X50Y68         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[2]/C
                         clock pessimism              0.662    -0.304    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.063    -0.241    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.970ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.542    -0.568    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/ddr_clk_i
    SLICE_X53Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[11]/Q
                         net (fo=5, routed)           0.126    -0.302    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/data0
    SLICE_X53Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.807    -0.970    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/ddr_clk_i
    SLICE_X53Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[9]/C
                         clock pessimism              0.401    -0.568    
    SLICE_X53Y77         FDCE (Hold_fdce_C_D)         0.071    -0.497    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk_sensor_inst_0_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y27   top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X67Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X66Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X66Y77     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X58Y77     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y77     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y77     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y69     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y77     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X66Y77     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X54Y64     top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  top_i/clk_wiz_0/inst/clk_in1
  To Clock:  top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_1
  To Clock:  clkfbout_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  delay_clk_top_clk_wiz_0_1
  To Clock:  delay_clk_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         delay_clk_top_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  top_i/sensor_0/gmax0505_streamer_0/inst/idelayctrl_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  top_i/sensor_0/gmax0505_streamer_0/inst/idelayctrl_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_top_clk_wiz_0_1
  To Clock:  eth_clk_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_top_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y5    top_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  sensor_clk_top_clk_wiz_0_1
  To Clock:  sensor_clk_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sensor_clk_top_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    top_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk_top_clk_wiz_0_1
  To Clock:  usb_clk_top_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk_top_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         83.333      81.741     BUFGCTRL_X0Y4    top_i/clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       98.164ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.164ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.630ns  (logic 1.109ns (68.052%)  route 0.521ns (31.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
    SLICE_X38Y113        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.521     1.630    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X37Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)       -0.206    99.794    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         99.794    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                 98.164    

Slack (MET) :             98.239ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.586ns  (logic 1.100ns (69.359%)  route 0.486ns (30.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
    SLICE_X38Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.486     1.586    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X36Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.175    99.825    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         99.825    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                 98.239    

Slack (MET) :             98.307ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.473ns  (logic 1.107ns (75.171%)  route 0.366ns (24.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
    SLICE_X38Y113        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.366     1.473    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X37Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)       -0.220    99.780    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         99.780    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                 98.307    

Slack (MET) :             98.342ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.619ns  (logic 1.087ns (67.158%)  route 0.532ns (32.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
    SLICE_X38Y113        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     1.087 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.532     1.619    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X37Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)       -0.039    99.961    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.961    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 98.342    

Slack (MET) :             98.455ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.367ns  (logic 1.100ns (80.494%)  route 0.267ns (19.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
    SLICE_X38Y113        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.267     1.367    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X36Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.178    99.822    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         99.822    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                 98.455    

Slack (MET) :             98.492ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.449ns  (logic 1.081ns (74.606%)  route 0.368ns (25.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
    SLICE_X38Y113        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.368     1.449    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X37Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)       -0.059    99.941    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         99.941    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 98.492    

Slack (MET) :             98.527ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.446ns  (logic 1.084ns (74.955%)  route 0.362ns (25.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
    SLICE_X38Y113        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.362     1.446    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X36Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.027    99.973    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         99.973    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                 98.527    

Slack (MET) :             98.530ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.458ns  (logic 1.084ns (74.373%)  route 0.374ns (25.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
    SLICE_X38Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.374     1.458    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X36Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X36Y112        FDRE (Setup_fdre_C_D)       -0.012    99.988    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         99.988    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                 98.530    

Slack (MET) :             98.978ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.822ns  (logic 0.398ns (48.395%)  route 0.424ns (51.605%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.424     0.822    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)       -0.200    99.800    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         99.800    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 98.978    

Slack (MET) :             98.998ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.749%)  route 0.486ns (58.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.486     0.834    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X30Y114        FDRE (Setup_fdre_C_D)       -0.168    99.832    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         99.832    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 98.998    





---------------------------------------------------------------------------------------------------
From Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       98.920ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.920ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.879ns  (logic 0.398ns (45.258%)  route 0.481ns (54.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.481     0.879    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.201    99.799    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         99.799    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 98.920    

Slack (MET) :             98.926ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.001ns  (logic 0.433ns (43.238%)  route 0.568ns (56.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.568     1.001    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X63Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.073    99.927    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.927    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 98.926    

Slack (MET) :             98.968ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.822ns  (logic 0.348ns (42.349%)  route 0.474ns (57.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.474     0.822    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X63Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.210    99.790    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         99.790    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 98.968    

Slack (MET) :             98.981ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.096%)  route 0.459ns (56.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.459     0.807    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X60Y85         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)       -0.212    99.788    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         99.788    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 98.981    

Slack (MET) :             99.027ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.898ns  (logic 0.379ns (42.202%)  route 0.519ns (57.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.519     0.898    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X63Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.075    99.925    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.925    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 99.027    

Slack (MET) :             99.031ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.894ns  (logic 0.379ns (42.377%)  route 0.515ns (57.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.515     0.894    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X61Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)       -0.075    99.925    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         99.925    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 99.031    

Slack (MET) :             99.059ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.866ns  (logic 0.379ns (43.751%)  route 0.487ns (56.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.487     0.866    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X64Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.075    99.925    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         99.925    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 99.059    

Slack (MET) :             99.064ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.076%)  route 0.376ns (51.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.724    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X59Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.212    99.788    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         99.788    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 99.064    

Slack (MET) :             99.077ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.636%)  route 0.368ns (51.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.368     0.716    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[8]
    SLICE_X65Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.207    99.793    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         99.793    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 99.077    

Slack (MET) :             99.078ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.713ns  (logic 0.348ns (48.782%)  route 0.365ns (51.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.365     0.713    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X60Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X60Y83         FDRE (Setup_fdre_C_D)       -0.209    99.791    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         99.791    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 99.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.053ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.713ns  (logic 1.109ns (64.748%)  route 0.604ns (35.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
    SLICE_X46Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.604     1.713    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.234     9.766    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.624ns  (logic 1.100ns (67.754%)  route 0.524ns (32.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
    SLICE_X46Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.524     1.624    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.187     9.813    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.368ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.588ns  (logic 1.084ns (68.257%)  route 0.504ns (31.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
    SLICE_X46Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.504     1.588    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.044     9.956    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.956    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                  8.368    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.334ns  (logic 1.107ns (82.988%)  route 0.227ns (17.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
    SLICE_X46Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.227     1.334    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.251     9.749    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.461ns  (logic 1.087ns (74.378%)  route 0.374ns (25.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
    SLICE_X46Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     1.087 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.374     1.461    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.072     9.928    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 1.100ns (88.291%)  route 0.146ns (11.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
    SLICE_X46Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.146     1.246    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.195     9.805    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.304ns  (logic 1.081ns (82.884%)  route 0.223ns (17.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
    SLICE_X46Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.223     1.304    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.073     9.927    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.336ns  (logic 1.084ns (81.117%)  route 0.252ns (18.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
    SLICE_X46Y115        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.252     1.336    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X47Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y114        FDRE (Setup_fdre_C_D)       -0.027     9.973    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -1.336    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.348ns (40.377%)  route 0.514ns (59.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.514     0.862    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y116        FDRE (Setup_fdre_C_D)       -0.210     9.790    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.959ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.881ns  (logic 0.398ns (45.188%)  route 0.483ns (54.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114                                     0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.881    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X30Y115        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y115        FDRE (Setup_fdre_C_D)       -0.160     9.840    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  8.959    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.772ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.772ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.020ns  (logic 0.348ns (34.113%)  route 0.672ns (65.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.672     1.020    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X67Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y83         FDRE (Setup_fdre_C_D)       -0.208     9.792    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  8.772    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.617%)  route 0.469ns (57.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.817    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)       -0.168     9.832    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.044ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.748ns  (logic 0.348ns (46.493%)  route 0.400ns (53.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.400     0.748    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)       -0.208     9.792    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  9.044    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.335%)  route 0.387ns (52.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.387     0.735    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)       -0.209     9.791    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.382     0.730    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.210     9.790    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.504%)  route 0.355ns (50.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     0.703    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.212     9.788    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.092ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.864%)  route 0.350ns (50.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.350     0.698    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)       -0.210     9.790    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  9.092    

Slack (MET) :             9.112ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.720ns  (logic 0.348ns (48.340%)  route 0.372ns (51.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.372     0.720    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X62Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)       -0.168     9.832    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  9.112    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.779ns  (logic 0.379ns (48.642%)  route 0.400ns (51.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.400     0.779    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X83Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y87         FDRE (Setup_fdre_C_D)       -0.075     9.925    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.160ns  (required time - arrival time)
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.442%)  route 0.388ns (50.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88                                      0.000     0.000 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.388     0.767    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X80Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y87         FDRE (Setup_fdre_C_D)       -0.073     9.927    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  9.160    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       22.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.125ns  (logic 0.348ns (30.934%)  route 0.777ns (69.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.777     1.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X65Y60         FDCE (Setup_fdce_C_D)       -0.208    23.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 22.667    

Slack (MET) :             23.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.838ns  (logic 0.379ns (45.223%)  route 0.459ns (54.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.459     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)       -0.063    23.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.937    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 23.099    

Slack (MET) :             23.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.684ns  (logic 0.348ns (50.848%)  route 0.336ns (49.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.336     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y59         FDCE (Setup_fdce_C_D)       -0.208    23.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 23.108    

Slack (MET) :             23.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.436%)  route 0.356ns (50.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y54         FDCE (Setup_fdce_C_D)       -0.166    23.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 23.130    

Slack (MET) :             23.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.728ns  (logic 0.379ns (52.079%)  route 0.349ns (47.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y59         FDCE (Setup_fdce_C_D)       -0.075    23.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                 23.197    

Slack (MET) :             23.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.739ns  (logic 0.379ns (51.252%)  route 0.360ns (48.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.360     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y53         FDCE (Setup_fdce_C_D)       -0.033    23.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 23.228    

Slack (MET) :             23.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.936%)  route 0.351ns (48.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.351     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y54         FDCE (Setup_fdce_C_D)       -0.031    23.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.969    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 23.239    

Slack (MET) :             23.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.174%)  route 0.347ns (47.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y54         FDCE (Setup_fdce_C_D)       -0.033    23.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.967    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 23.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Setup :          588  Failing Endpoints,  Worst Slack       -4.557ns,  Total Violation    -2460.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.056ns  (logic 0.590ns (28.703%)  route 1.466ns (71.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.619    73.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/sync_en_i
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.242    73.663 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20/O
                         net (fo=16, routed)          0.846    74.510    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/par_clk_i
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y77         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.509    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.056ns  (logic 0.590ns (28.703%)  route 1.466ns (71.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.619    73.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/sync_en_i
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.242    73.663 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20/O
                         net (fo=16, routed)          0.846    74.510    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/par_clk_i
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y77         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.509    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.056ns  (logic 0.590ns (28.703%)  route 1.466ns (71.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.619    73.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/sync_en_i
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.242    73.663 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20/O
                         net (fo=16, routed)          0.846    74.510    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/par_clk_i
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y77         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.509    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.056ns  (logic 0.590ns (28.703%)  route 1.466ns (71.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.619    73.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/sync_en_i
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.242    73.663 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20/O
                         net (fo=16, routed)          0.846    74.510    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/par_clk_i
    SLICE_X60Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y77         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.509    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.050ns  (logic 0.590ns (28.784%)  route 1.460ns (71.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.606    73.408    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sync_en_i
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.242    73.650 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer[0]_i_1__11/O
                         net (fo=16, routed)          0.854    74.504    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sel
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/par_clk_i
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[4]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y72         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.504    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.050ns  (logic 0.590ns (28.784%)  route 1.460ns (71.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.606    73.408    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sync_en_i
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.242    73.650 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer[0]_i_1__11/O
                         net (fo=16, routed)          0.854    74.504    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sel
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/par_clk_i
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[5]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y72         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.504    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.050ns  (logic 0.590ns (28.784%)  route 1.460ns (71.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.606    73.408    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sync_en_i
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.242    73.650 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer[0]_i_1__11/O
                         net (fo=16, routed)          0.854    74.504    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sel
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/par_clk_i
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[6]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y72         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.504    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.552ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.050ns  (logic 0.590ns (28.784%)  route 1.460ns (71.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.606    73.408    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sync_en_i
    SLICE_X49Y72         LUT6 (Prop_lut6_I1_O)        0.242    73.650 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer[0]_i_1__11/O
                         net (fo=16, routed)          0.854    74.504    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/sel
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/par_clk_i
    SLICE_X60Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[7]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X60Y72         FDCE (Setup_fdce_C_CE)      -0.168    69.952    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/hold_off_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         69.952    
                         arrival time                         -74.504    
  -------------------------------------------------------------------
                         slack                                 -4.552    

Slack (VIOLATED) :        -4.548ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.043ns  (logic 0.590ns (28.874%)  route 1.453ns (71.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 70.362 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.619    73.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/sync_en_i
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.242    73.663 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20/O
                         net (fo=16, routed)          0.834    74.497    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0
    SLICE_X60Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.271    70.362    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/par_clk_i
    SLICE_X60Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[0]/C
                         clock pessimism              0.000    70.362    
                         clock uncertainty           -0.245    70.117    
    SLICE_X60Y75         FDCE (Setup_fdce_C_CE)      -0.168    69.949    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         69.949    
                         arrival time                         -74.497    
  -------------------------------------------------------------------
                         slack                                 -4.548    

Slack (VIOLATED) :        -4.548ns  (required time - arrival time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        2.043ns  (logic 0.590ns (28.874%)  route 1.453ns (71.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 70.362 - 72.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 72.454 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.375    72.454    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.348    72.802 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=51, routed)          0.619    73.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/sync_en_i
    SLICE_X47Y73         LUT6 (Prop_lut6_I1_O)        0.242    73.663 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20/O
                         net (fo=16, routed)          0.834    74.497    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer[0]_i_1__20_n_0
    SLICE_X60Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.271    70.362    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/par_clk_i
    SLICE_X60Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[1]/C
                         clock pessimism              0.000    70.362    
                         clock uncertainty           -0.245    70.117    
    SLICE_X60Y75         FDCE (Setup_fdce_C_CE)      -0.168    69.949    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         69.949    
                         arrival time                         -74.497    
  -------------------------------------------------------------------
                         slack                                 -4.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][202]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.491%)  route 0.169ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=19, routed)          0.169     1.190    top_i/sensor_0/ila_0/inst/ila_core_inst/TRIGGER_I[202]
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][202]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.808    -0.969    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][202]_srl8_srlopt/C
                         clock pessimism              0.000    -0.969    
                         clock uncertainty            0.245    -0.724    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.076    -0.648    top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][202]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][193]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.200%)  route 0.185ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=19, routed)          0.185     1.208    top_i/sensor_0/ila_0/inst/ila_core_inst/TRIGGER_I[193]
    SLICE_X45Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][193]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.813    -0.964    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][193]_srl8_srlopt/C
                         clock pessimism              0.000    -0.964    
                         clock uncertainty            0.245    -0.719    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.075    -0.644    top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][193]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][200]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.621%)  route 0.198ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=19, routed)          0.198     1.218    top_i/sensor_0/ila_0/inst/ila_core_inst/TRIGGER_I[200]
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][200]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.808    -0.969    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][200]_srl8_srlopt/C
                         clock pessimism              0.000    -0.969    
                         clock uncertainty            0.245    -0.724    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.078    -0.646    top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][200]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.575%)  route 0.182ns (49.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=19, routed)          0.182     1.202    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[24]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.247 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_4/O
                         net (fo=1, routed)           0.000     1.247    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[8]
    SLICE_X39Y73         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X39Y73         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.091    -0.632    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.885ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.154%)  route 0.176ns (57.846%))
  Logic Levels:           0  
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=19, routed)          0.176     1.183    top_i/sensor_0/ila_0/inst/ila_core_inst/TRIGGER_I[201]
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.808    -0.969    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8_srlopt/C
                         clock pessimism              0.000    -0.969    
                         clock uncertainty            0.245    -0.724    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.022    -0.702    top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.899ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8_srlopt/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.805%)  route 0.186ns (59.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=19, routed)          0.186     1.193    top_i/sensor_0/ila_0/inst/ila_core_inst/TRIGGER_I[203]
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.808    -0.969    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X37Y74         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8_srlopt/C
                         clock pessimism              0.000    -0.969    
                         clock uncertainty            0.245    -0.724    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.018    -0.706    top_i/sensor_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8_srlopt
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.140%)  route 0.184ns (46.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=19, routed)          0.184     1.230    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[22]
    SLICE_X39Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.275 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_6/O
                         net (fo=1, routed)           0.000     1.275    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[6]
    SLICE_X39Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.813    -0.964    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X39Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.964    
                         clock uncertainty            0.245    -0.719    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.091    -0.628    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.907ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.806%)  route 0.211ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=19, routed)          0.211     1.234    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[17]
    SLICE_X45Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.279 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_11/O
                         net (fo=1, routed)           0.000     1.279    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[1]
    SLICE_X45Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.813    -0.964    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X45Y70         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    -0.964    
                         clock uncertainty            0.245    -0.719    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.091    -0.628    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.925ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.687%)  route 0.188ns (45.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=19, routed)          0.188     1.196    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[20]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.099     1.295 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_8/O
                         net (fo=1, routed)           0.000     1.295    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[4]
    SLICE_X39Y73         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X39Y73         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.092    -0.631    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.936ns  (arrival time - required time)
  Source:                 top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.020%)  route 0.200ns (46.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.544     0.880    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y73         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=19, routed)          0.200     1.208    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[23]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.098     1.306 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_5/O
                         net (fo=1, routed)           0.000     1.306    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/PROBES_I[7]
    SLICE_X39Y73         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/CLK_I
    SLICE_X39Y73         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.092    -0.631    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.936    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.746ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.046ns  (logic 0.348ns (33.255%)  route 0.698ns (66.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.698     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y58         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 31.746    

Slack (MET) :             31.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.099ns  (logic 0.433ns (39.385%)  route 0.666ns (60.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.666     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)       -0.074    32.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.926    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 31.827    

Slack (MET) :             31.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.550%)  route 0.490ns (58.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.490     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y52         FDCE (Setup_fdce_C_D)       -0.170    32.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.830    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 31.992    

Slack (MET) :             32.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.717ns  (logic 0.348ns (48.514%)  route 0.369ns (51.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.369     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y59         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 32.071    

Slack (MET) :             32.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.295%)  route 0.349ns (46.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.349     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y52         FDCE (Setup_fdce_C_D)       -0.161    32.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.839    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.092    

Slack (MET) :             32.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.760ns  (logic 0.379ns (49.869%)  route 0.381ns (50.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.381     0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y58         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                 32.165    

Slack (MET) :             32.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.721ns  (logic 0.379ns (52.535%)  route 0.342ns (47.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.342     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y58         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 32.204    

Slack (MET) :             32.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.248%)  route 0.375ns (49.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X62Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y52         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 32.217    





---------------------------------------------------------------------------------------------------
From Clock:  ser_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Setup :          116  Failing Endpoints,  Worst Slack       -1.178ns,  Total Violation      -42.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.677ns  (logic 0.735ns (15.714%)  route 3.942ns (84.286%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 22.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    19.211 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          1.938    21.150    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.232    21.382 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[8]_i_3__14/O
                         net (fo=3, routed)           1.326    22.707    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[8]_i_3__14_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.105    22.812 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[0]_i_1__14/O
                         net (fo=1, routed)           0.678    23.491    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out0
    SLICE_X62Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.277    22.368    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X62Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[0]/C
                         clock pessimism              0.140    22.508    
                         clock uncertainty           -0.192    22.316    
    SLICE_X62Y69         FDCE (Setup_fdce_C_D)       -0.004    22.312    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -23.491    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (VIOLATED) :        -1.067ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.406ns  (logic 0.738ns (16.751%)  route 3.668ns (83.249%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 22.368 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    19.211 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          1.938    21.150    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr[1]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.232    21.382 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[8]_i_3__14/O
                         net (fo=3, routed)           1.326    22.707    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[8]_i_3__14_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I0_O)        0.108    22.815 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[4]_i_1__14/O
                         net (fo=1, routed)           0.404    23.219    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[4]_i_1__14_n_0
    SLICE_X62Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.277    22.368    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X62Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[4]/C
                         clock pessimism              0.140    22.508    
                         clock uncertainty           -0.192    22.316    
    SLICE_X62Y69         FDCE (Setup_fdce_C_D)       -0.164    22.152    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         22.152    
                         arrival time                         -23.219    
  -------------------------------------------------------------------
                         slack                                 -1.067    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.442ns  (logic 0.695ns (15.646%)  route 3.747ns (84.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 22.314 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/ddr_clk_i
    SLICE_X60Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.348    19.161 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.473    21.634    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr[1]
    SLICE_X52Y65         LUT6 (Prop_lut6_I2_O)        0.242    21.876 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[8]_i_3__8/O
                         net (fo=3, routed)           1.274    23.150    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[8]_i_3__8_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.105    23.255 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[0]_i_1__8/O
                         net (fo=1, routed)           0.000    23.255    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/p_0_out0
    SLICE_X40Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.223    22.314    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_clk_i
    SLICE_X40Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[0]/C
                         clock pessimism              0.140    22.454    
                         clock uncertainty           -0.192    22.262    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.030    22.292    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -23.255    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.492ns  (logic 0.735ns (16.362%)  route 3.757ns (83.638%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 22.365 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    19.211 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.454    21.666    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.232    21.898 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_3__14/O
                         net (fo=3, routed)           1.303    23.201    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_3__14_n_0
    SLICE_X67Y74         LUT5 (Prop_lut5_I2_O)        0.105    23.306 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_1__14/O
                         net (fo=1, routed)           0.000    23.306    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_1__14_n_0
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    22.365    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]/C
                         clock pessimism              0.140    22.505    
                         clock uncertainty           -0.192    22.313    
    SLICE_X67Y74         FDCE (Setup_fdce_C_D)        0.030    22.343    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         22.343    
                         arrival time                         -23.306    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.506ns  (logic 0.749ns (16.622%)  route 3.757ns (83.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 22.365 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    19.211 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.454    21.666    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.232    21.898 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_3__14/O
                         net (fo=3, routed)           1.303    23.201    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_3__14_n_0
    SLICE_X67Y74         LUT5 (Prop_lut5_I4_O)        0.119    23.320 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[2]_i_1__14/O
                         net (fo=1, routed)           0.000    23.320    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[2]_i_1__14_n_0
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    22.365    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]/C
                         clock pessimism              0.140    22.505    
                         clock uncertainty           -0.192    22.313    
    SLICE_X67Y74         FDCE (Setup_fdce_C_D)        0.069    22.382    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         22.382    
                         arrival time                         -23.320    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.452ns  (logic 0.705ns (15.836%)  route 3.747ns (84.164%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 22.314 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/ddr_clk_i
    SLICE_X60Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.348    19.161 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.473    21.634    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr[1]
    SLICE_X52Y65         LUT6 (Prop_lut6_I2_O)        0.242    21.876 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[8]_i_3__8/O
                         net (fo=3, routed)           1.274    23.150    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[8]_i_3__8_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.115    23.265 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[4]_i_1__8/O
                         net (fo=1, routed)           0.000    23.265    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[4]_i_1__8_n_0
    SLICE_X40Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.223    22.314    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_clk_i
    SLICE_X40Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[4]/C
                         clock pessimism              0.140    22.454    
                         clock uncertainty           -0.192    22.262    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.069    22.331    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.818ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.387ns  (logic 0.735ns (16.755%)  route 3.652ns (83.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 22.362 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    19.211 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.429    21.640    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr[1]
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.232    21.872 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_4__14/O
                         net (fo=3, routed)           1.223    23.095    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[10]_i_4__14_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.105    23.200 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[6]_i_1__14/O
                         net (fo=1, routed)           0.000    23.200    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[6]_i_1__14_n_0
    SLICE_X58Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.271    22.362    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X58Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[6]/C
                         clock pessimism              0.140    22.502    
                         clock uncertainty           -0.192    22.310    
    SLICE_X58Y76         FDCE (Setup_fdce_C_D)        0.072    22.382    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         22.382    
                         arrival time                         -23.200    
  -------------------------------------------------------------------
                         slack                                 -0.818    

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.262ns  (logic 0.695ns (16.309%)  route 3.567ns (83.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 22.311 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/ddr_clk_i
    SLICE_X60Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.348    19.161 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.348    21.509    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr[1]
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.242    21.751 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[9]_i_3__8/O
                         net (fo=3, routed)           1.219    22.970    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[9]_i_3__8_n_0
    SLICE_X47Y76         LUT5 (Prop_lut5_I4_O)        0.105    23.075 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[1]_i_1__8/O
                         net (fo=1, routed)           0.000    23.075    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[1]_i_1__8_n_0
    SLICE_X47Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    22.311    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_clk_i
    SLICE_X47Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[1]/C
                         clock pessimism              0.140    22.451    
                         clock uncertainty           -0.192    22.259    
    SLICE_X47Y76         FDCE (Setup_fdce_C_D)        0.032    22.291    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                         -23.075    
  -------------------------------------------------------------------
                         slack                                 -0.784    

Slack (VIOLATED) :        -0.774ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.308ns  (logic 0.695ns (16.131%)  route 3.613ns (83.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 22.310 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.245ns = ( 18.755 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.374    18.755    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDCE (Prop_fdce_C_Q)         0.348    19.103 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]/Q
                         net (fo=5, routed)           2.273    21.376    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/data11
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.242    21.618 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o[9]_i_4__5/O
                         net (fo=3, routed)           1.340    22.959    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o[9]_i_4__5_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.105    23.064 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o[1]_i_1__5/O
                         net (fo=1, routed)           0.000    23.064    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o[1]_i_1__5_n_0
    SLICE_X44Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.219    22.310    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_clk_i
    SLICE_X44Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[1]/C
                         clock pessimism              0.140    22.450    
                         clock uncertainty           -0.192    22.258    
    SLICE_X44Y74         FDCE (Setup_fdce_C_D)        0.032    22.290    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         22.290    
                         arrival time                         -23.064    
  -------------------------------------------------------------------
                         slack                                 -0.774    

Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.284ns  (logic 0.717ns (16.739%)  route 3.567ns (83.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 22.311 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    N19                                               0.000    20.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    20.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836    20.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110    21.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    15.699 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    17.296    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.085    17.381 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.432    18.813    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/ddr_clk_i
    SLICE_X60Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.348    19.161 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr_reg[1]/Q
                         net (fo=15, routed)          2.348    21.509    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_ptr[1]
    SLICE_X55Y66         LUT6 (Prop_lut6_I2_O)        0.242    21.751 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[9]_i_3__8/O
                         net (fo=3, routed)           1.219    22.970    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[9]_i_3__8_n_0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.127    23.097 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[5]_i_1__8/O
                         net (fo=1, routed)           0.000    23.097    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o[5]_i_1__8_n_0
    SLICE_X47Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    22.311    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_clk_i
    SLICE_X47Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[5]/C
                         clock pessimism              0.140    22.451    
                         clock uncertainty           -0.192    22.259    
    SLICE_X47Y76         FDCE (Setup_fdce_C_D)        0.069    22.328    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/par_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         22.328    
                         arrival time                         -23.097    
  -------------------------------------------------------------------
                         slack                                 -0.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.223ns (31.232%)  route 0.491ns (68.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.570    -0.540    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/ddr_clk_i
    SLICE_X59Y81         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr_reg[3]/Q
                         net (fo=14, routed)          0.491     0.079    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr[3]
    SLICE_X53Y80         LUT5 (Prop_lut5_I1_O)        0.095     0.174 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.174    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o[2]_i_1__0_n_0
    SLICE_X53Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.810    -0.967    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_clk_i
    SLICE_X53Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[2]/C
                         clock pessimism              0.717    -0.250    
                         clock uncertainty            0.192    -0.058    
    SLICE_X53Y80         FDCE (Hold_fdce_C_D)         0.107     0.049    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.185ns (24.604%)  route 0.567ns (75.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.570    -0.540    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/ddr_clk_i
    SLICE_X56Y81         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr_reg[2]/Q
                         net (fo=14, routed)          0.567     0.168    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr[2]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.044     0.212 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o[4]_i_1__3/O
                         net (fo=1, routed)           0.000     0.212    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o[4]_i_1__3_n_0
    SLICE_X59Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.836    -0.941    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_clk_i
    SLICE_X59Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[4]/C
                         clock pessimism              0.717    -0.224    
                         clock uncertainty            0.192    -0.032    
    SLICE_X59Y79         FDCE (Hold_fdce_C_D)         0.107     0.075    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.226ns (31.520%)  route 0.491ns (68.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.570    -0.540    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/ddr_clk_i
    SLICE_X59Y81         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr_reg[3]/Q
                         net (fo=14, routed)          0.491     0.079    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_ptr[3]
    SLICE_X53Y80         LUT5 (Prop_lut5_I1_O)        0.098     0.177 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.177    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o[10]_i_1__0_n_0
    SLICE_X53Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.810    -0.967    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_clk_i
    SLICE_X53Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[10]/C
                         clock pessimism              0.717    -0.250    
                         clock uncertainty            0.192    -0.058    
    SLICE_X53Y80         FDCE (Hold_fdce_C_D)         0.092     0.034    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.570    -0.540    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/ddr_clk_i
    SLICE_X56Y81         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr_reg[2]/Q
                         net (fo=14, routed)          0.567     0.168    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_ptr[2]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.045     0.213 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.213    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/p_0_out0
    SLICE_X59Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.836    -0.941    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_clk_i
    SLICE_X59Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[0]/C
                         clock pessimism              0.717    -0.224    
                         clock uncertainty            0.192    -0.032    
    SLICE_X59Y79         FDCE (Hold_fdce_C_D)         0.092     0.060    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.947%)  route 0.591ns (76.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.567    -0.543    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/ddr_clk_i
    SLICE_X65Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_ptr_reg[2]/Q
                         net (fo=14, routed)          0.591     0.188    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_ptr[2]
    SLICE_X65Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.233 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.233    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_o[2]_i_1_n_0
    SLICE_X65Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.832    -0.945    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_clk_i
    SLICE_X65Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_o_reg[2]/C
                         clock pessimism              0.717    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X65Y75         FDCE (Hold_fdce_C_D)         0.107     0.071    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/par_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.226ns (28.158%)  route 0.577ns (71.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.570    -0.540    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/ddr_clk_i
    SLICE_X61Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDCE (Prop_fdce_C_Q)         0.128    -0.412 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_ptr_reg[3]/Q
                         net (fo=14, routed)          0.577     0.164    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_ptr[3]
    SLICE_X54Y81         LUT5 (Prop_lut5_I1_O)        0.098     0.262 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_o[5]_i_1__6/O
                         net (fo=1, routed)           0.000     0.262    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_o[5]_i_1__6_n_0
    SLICE_X54Y81         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.836    -0.941    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_clk_i
    SLICE_X54Y81         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_o_reg[5]/C
                         clock pessimism              0.717    -0.224    
                         clock uncertainty            0.192    -0.032    
    SLICE_X54Y81         FDCE (Hold_fdce_C_D)         0.131     0.099    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.354%)  route 0.578ns (75.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.570    -0.540    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/ddr_clk_i
    SLICE_X60Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_ptr_reg[2]/Q
                         net (fo=14, routed)          0.578     0.178    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_ptr[2]
    SLICE_X65Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.223 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o[6]_i_1__2/O
                         net (fo=1, routed)           0.000     0.223    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o[6]_i_1__2_n_0
    SLICE_X65Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_clk_i
    SLICE_X65Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[6]/C
                         clock pessimism              0.717    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.091     0.058    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.209ns (27.411%)  route 0.553ns (72.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.572    -0.538    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/Q
                         net (fo=14, routed)          0.553     0.179    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr[2]
    SLICE_X57Y78         LUT5 (Prop_lut5_I3_O)        0.045     0.224 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[9]_i_1__14/O
                         net (fo=1, routed)           0.000     0.224    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o[9]_i_1__14_n_0
    SLICE_X57Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X57Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[9]/C
                         clock pessimism              0.717    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X57Y78         FDCE (Hold_fdce_C_D)         0.091     0.058    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.224ns (27.792%)  route 0.582ns (72.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.545    -0.565    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/ddr_clk_i
    SLICE_X49Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.128    -0.437 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_ptr_reg[3]/Q
                         net (fo=14, routed)          0.582     0.145    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_ptr[3]
    SLICE_X50Y79         LUT5 (Prop_lut5_I1_O)        0.096     0.241 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o[3]_i_1__10/O
                         net (fo=1, routed)           0.000     0.241    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o[3]_i_1__10_n_0
    SLICE_X50Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_clk_i
    SLICE_X50Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o_reg[3]/C
                         clock pessimism              0.717    -0.251    
                         clock uncertainty            0.192    -0.059    
    SLICE_X50Y79         FDCE (Hold_fdce_C_D)         0.131     0.072    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             par_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.918%)  route 0.552ns (69.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.566    -0.544    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/ddr_clk_i
    SLICE_X66Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.148    -0.396 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_ptr_reg[3]/Q
                         net (fo=14, routed)          0.552     0.156    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_ptr[3]
    SLICE_X54Y77         LUT5 (Prop_lut5_I1_O)        0.099     0.255 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o[9]_i_1__5/O
                         net (fo=1, routed)           0.000     0.255    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o[9]_i_1__5_n_0
    SLICE_X54Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.832    -0.945    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_clk_i
    SLICE_X54Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[9]/C
                         clock pessimism              0.717    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X54Y77         FDCE (Hold_fdce_C_D)         0.120     0.084    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  ser_clk_sensor_inst_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.379ns (20.923%)  route 1.432ns (79.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 2.302 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.190ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.429    -1.190    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/bit_aligner_0/par_clk_i
    SLICE_X56Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.379    -0.811 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.432     0.622    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X53Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.211     2.302    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X53Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.442    
                         clock uncertainty           -0.192     2.250    
    SLICE_X53Y76         FDCE (Setup_fdce_C_D)       -0.073     2.177    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.177    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.379ns (19.955%)  route 1.520ns (80.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 2.365 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.240ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.379    -1.240    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/bit_aligner_0/par_clk_i
    SLICE_X47Y68         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.379    -0.861 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.520     0.660    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X63Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.274     2.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X63Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.505    
                         clock uncertainty           -0.192     2.313    
    SLICE_X63Y77         FDCE (Setup_fdce_C_D)       -0.081     2.232    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.433ns (22.911%)  route 1.457ns (77.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 2.314 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.378    -1.241    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/par_clk_i
    SLICE_X42Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.433    -0.808 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.457     0.649    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.223     2.314    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.454    
                         clock uncertainty           -0.192     2.262    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)       -0.027     2.235    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.379ns (19.896%)  route 1.526ns (80.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 2.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.245ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.374    -1.245    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/bit_aligner_0/par_clk_i
    SLICE_X45Y72         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDCE (Prop_fdce_C_Q)         0.379    -0.866 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.526     0.660    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X54Y65         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277     2.368    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X54Y65         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.508    
                         clock uncertainty           -0.192     2.316    
    SLICE_X54Y65         FDCE (Setup_fdce_C_D)       -0.031     2.285    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.285    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.379ns (20.458%)  route 1.474ns (79.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 2.365 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.242ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.377    -1.242    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/par_clk_i
    SLICE_X44Y70         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.379    -0.863 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.474     0.611    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X61Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.274     2.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X61Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.505    
                         clock uncertainty           -0.192     2.313    
    SLICE_X61Y78         FDCE (Setup_fdce_C_D)       -0.024     2.289    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.289    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.379ns (20.653%)  route 1.456ns (79.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 2.367 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.251ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.368    -1.251    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/par_clk_i
    SLICE_X52Y67         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.379    -0.872 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.456     0.585    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X59Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276     2.367    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X59Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.507    
                         clock uncertainty           -0.192     2.315    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.032     2.283    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.283    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.932%)  route 1.349ns (78.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 2.310 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.372    -1.247    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/par_clk_i
    SLICE_X44Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDCE (Prop_fdce_C_Q)         0.379    -0.868 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.349     0.481    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X45Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.219     2.310    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X45Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.450    
                         clock uncertainty           -0.192     2.258    
    SLICE_X45Y75         FDCE (Setup_fdce_C_D)       -0.059     2.199    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.199    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.379ns (21.932%)  route 1.349ns (78.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 2.307 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.372    -1.247    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/par_clk_i
    SLICE_X43Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.379    -0.868 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.349     0.482    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.216     2.307    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.447    
                         clock uncertainty           -0.192     2.255    
    SLICE_X51Y80         FDCE (Setup_fdce_C_D)       -0.039     2.216    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.216    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.379ns (21.529%)  route 1.381ns (78.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 2.367 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.431    -1.188    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/par_clk_i
    SLICE_X55Y65         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.379    -0.809 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.381     0.573    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X54Y82         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276     2.367    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X54Y82         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.507    
                         clock uncertainty           -0.192     2.315    
    SLICE_X54Y82         FDCE (Setup_fdce_C_D)       -0.002     2.313    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.313    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@4.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.379ns (21.859%)  route 1.355ns (78.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 2.365 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.372    -1.247    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/bit_aligner_0/par_clk_i
    SLICE_X49Y71         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.379    -0.868 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           1.355     0.487    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X55Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    N19                                               0.000     4.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     4.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     5.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -0.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     1.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     1.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.274     2.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X55Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.140     2.505    
                         clock uncertainty           -0.192     2.313    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)       -0.073     2.240    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.240    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  1.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.920%)  route 0.584ns (78.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.571    -0.539    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/par_clk_i
    SLICE_X58Y67         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.375 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.584     0.209    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X63Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X63Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.075     0.042    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.959%)  route 0.644ns (82.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.543    -0.567    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/par_clk_i
    SLICE_X47Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.644     0.218    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X55Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.833    -0.944    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X55Y78         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X55Y78         FDCE (Hold_fdce_C_D)         0.078     0.043    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.527%)  route 0.620ns (81.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/par_clk_i
    SLICE_X44Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.620     0.195    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X45Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.808    -0.969    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X45Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.252    
                         clock uncertainty            0.192    -0.060    
    SLICE_X45Y75         FDCE (Hold_fdce_C_D)         0.066     0.006    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.958%)  route 0.603ns (81.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.571    -0.539    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/par_clk_i
    SLICE_X55Y66         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.603     0.204    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X63Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X63Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.047     0.014    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.557%)  route 0.662ns (82.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.967ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/par_clk_i
    SLICE_X43Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.662     0.237    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.810    -0.967    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X51Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.250    
                         clock uncertainty            0.192    -0.058    
    SLICE_X51Y80         FDCE (Hold_fdce_C_D)         0.072     0.014    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.367%)  route 0.671ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.542    -0.568    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/bit_aligner_0/par_clk_i
    SLICE_X48Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.671     0.244    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X54Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.834    -0.943    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X54Y79         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.226    
                         clock uncertainty            0.192    -0.034    
    SLICE_X54Y79         FDCE (Hold_fdce_C_D)         0.053     0.019    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.147%)  route 0.681ns (82.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.544    -0.566    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/par_clk_i
    SLICE_X45Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.681     0.256    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X54Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X54Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.060     0.027    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.164ns (19.537%)  route 0.675ns (80.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.543    -0.567    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/par_clk_i
    SLICE_X46Y75         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.675     0.272    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/D[0]
    SLICE_X54Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X54Y80         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X54Y80         FDCE (Hold_fdce_C_D)         0.076     0.043    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.616%)  route 0.659ns (82.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.572    -0.538    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/par_clk_i
    SLICE_X55Y65         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.659     0.262    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X54Y82         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.837    -0.940    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X54Y82         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.223    
                         clock uncertainty            0.192    -0.031    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.064     0.033    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/bit_slip_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ser_clk_sensor_inst_0_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.164ns (19.596%)  route 0.673ns (80.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.717ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.548    -0.562    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/par_clk_i
    SLICE_X42Y69         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/bit_slip_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/bit_aligner_0/bit_slip_o_reg/Q
                         net (fo=2, routed)           0.673     0.275    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/D[0]
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.717    -0.249    
                         clock uncertainty            0.192    -0.057    
    SLICE_X43Y77         FDCE (Hold_fdce_C_D)         0.076     0.019    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.893ns (25.429%)  route 2.619ns (74.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.635     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X62Y50         FDCE (Recov_fdce_C_CLR)     -0.258    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.110    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 29.027    

Slack (MET) :             29.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.893ns (25.429%)  route 2.619ns (74.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.635     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X62Y50         FDCE (Recov_fdce_C_CLR)     -0.258    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.110    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 29.027    

Slack (MET) :             29.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.893ns (25.429%)  route 2.619ns (74.571%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.635     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X62Y50         FDCE (Recov_fdce_C_CLR)     -0.258    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.110    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 29.027    

Slack (MET) :             29.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.893ns (25.423%)  route 2.620ns (74.577%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.636     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.303    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.384    36.514    
                         clock uncertainty           -0.035    36.479    
    SLICE_X61Y49         FDCE (Recov_fdce_C_CLR)     -0.331    36.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.148    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.064    

Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.893ns (27.193%)  route 2.391ns (72.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331    36.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.037    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.893ns (27.193%)  route 2.391ns (72.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331    36.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.037    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.893ns (27.193%)  route 2.391ns (72.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331    36.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.037    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.893ns (27.193%)  route 2.391ns (72.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331    36.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.037    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.893ns (27.193%)  route 2.391ns (72.807%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 36.116 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.288    36.404    
                         clock uncertainty           -0.035    36.368    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.331    36.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.037    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.893ns (27.258%)  route 2.383ns (72.742%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.571ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.456     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X55Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.379     3.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.658     4.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I2_O)        0.105     4.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.662     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I3_O)        0.126     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.664     6.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.283     6.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     6.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X62Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750    34.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.303    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X62Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.384    36.514    
                         clock uncertainty           -0.035    36.479    
    SLICE_X62Y49         FDCE (Recov_fdce_C_CLR)     -0.258    36.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.221    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                 29.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.935%)  route 0.173ns (55.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X62Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.379     1.690    
    SLICE_X62Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.337%)  route 0.184ns (56.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.379     1.688    
    SLICE_X62Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.337%)  route 0.184ns (56.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.184     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.379     1.688    
    SLICE_X62Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Setup :         1224  Failing Endpoints,  Worst Slack       -4.622ns,  Total Violation    -5236.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.958ns  (logic 0.484ns (24.720%)  route 1.474ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.324    74.411    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out
    SLICE_X67Y74         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.331    69.789    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -74.411    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.958ns  (logic 0.484ns (24.720%)  route 1.474ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.324    74.411    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out
    SLICE_X67Y74         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.331    69.789    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -74.411    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/edge_cap_0/rising_o_reg/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.958ns  (logic 0.484ns (24.720%)  route 1.474ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.324    74.411    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/edge_cap_0/p_0_out
    SLICE_X67Y74         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/edge_cap_0/rising_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/edge_cap_0/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/edge_cap_0/rising_o_reg/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.331    69.789    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/edge_cap_0/rising_o_reg
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -74.411    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/par_data_o_reg[1]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.958ns  (logic 0.484ns (24.720%)  route 1.474ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.324    74.411    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/p_0_out
    SLICE_X67Y74         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/par_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/par_data_o_reg[1]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.331    69.789    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/par_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -74.411    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_o_reg[8]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.958ns  (logic 0.484ns (24.720%)  route 1.474ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.324    74.411    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/p_0_out
    SLICE_X67Y74         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_o_reg[8]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.331    69.789    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -74.411    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[168]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.958ns  (logic 0.484ns (24.720%)  route 1.474ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 70.365 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.324    74.411    top_i/sensor_0/gmax0505_streamer_0/inst/p_0_out
    SLICE_X67Y74         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[168]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.274    70.365    top_i/sensor_0/gmax0505_streamer_0/inst/par_clk_i
    SLICE_X67Y74         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[168]/C
                         clock pessimism              0.000    70.365    
                         clock uncertainty           -0.245    70.120    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.331    69.789    top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[168]
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -74.411    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/par_data_o_reg[0]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.826%)  route 1.466ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 70.366 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    74.403    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/p_0_out
    SLICE_X64Y73         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/par_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.275    70.366    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/par_clk_i
    SLICE_X64Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/par_data_o_reg[0]/C
                         clock pessimism              0.000    70.366    
                         clock uncertainty           -0.245    70.121    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.331    69.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[10].channel_n/par_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -74.403    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/par_data_o_reg[2]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.826%)  route 1.466ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 70.366 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    74.403    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/p_0_out
    SLICE_X64Y73         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/par_data_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.275    70.366    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/par_clk_i
    SLICE_X64Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/par_data_o_reg[2]/C
                         clock pessimism              0.000    70.366    
                         clock uncertainty           -0.245    70.121    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.331    69.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/par_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -74.403    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.826%)  route 1.466ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 70.366 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    74.403    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/p_0_out
    SLICE_X64Y73         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.275    70.366    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_clk_i
    SLICE_X64Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[11]/C
                         clock pessimism              0.000    70.366    
                         clock uncertainty           -0.245    70.121    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.331    69.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -74.403    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/par_data_o_reg[7]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@72.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.826%)  route 1.466ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 70.366 - 72.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 72.453 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    70.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    71.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    72.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    72.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    72.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    73.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    74.403    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/p_0_out
    SLICE_X64Y73         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/par_data_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     72.000    72.000 r  
    N19                                               0.000    72.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    72.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    72.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    73.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    67.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    69.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    69.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.275    70.366    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/par_clk_i
    SLICE_X64Y73         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/par_data_o_reg[7]/C
                         clock pessimism              0.000    70.366    
                         clock uncertainty           -0.245    70.121    
    SLICE_X64Y73         FDCE (Recov_fdce_C_CLR)     -0.331    69.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/par_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         69.790    
                         arrival time                         -74.403    
  -------------------------------------------------------------------
                         slack                                 -4.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/par_data_o_reg[5]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/p_0_out
    SLICE_X42Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/par_data_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/par_clk_i
    SLICE_X42Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/par_data_o_reg[5]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.245    -0.721    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/par_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/edge_cap_0/rising_o_reg/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/edge_cap_0/p_0_out
    SLICE_X42Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/edge_cap_0/rising_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/edge_cap_0/par_clk_i
    SLICE_X42Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/edge_cap_0/rising_o_reg/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.245    -0.721    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/edge_cap_0/rising_o_reg
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[33]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/p_0_out
    SLICE_X42Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/par_clk_i
    SLICE_X42Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[33]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.245    -0.721    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[53]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/p_0_out
    SLICE_X42Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/par_clk_i
    SLICE_X42Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[53]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.245    -0.721    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.788    top_i/sensor_0/gmax0505_streamer_0/inst/par_data_o_reg[53]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/bit_slip_o_reg/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.485%)  route 0.353ns (65.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.275     1.421    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/p_0_out
    SLICE_X46Y76         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/bit_slip_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/par_clk_i
    SLICE_X46Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/bit_slip_o_reg/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/timer_aligner_0/bit_slip_o_reg
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[5]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.485%)  route 0.353ns (65.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.275     1.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/p_0_out
    SLICE_X46Y76         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_clk_i
    SLICE_X46Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[5]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/par_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[11]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.485%)  route 0.353ns (65.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.275     1.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/p_0_out
    SLICE_X46Y76         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_clk_i
    SLICE_X46Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[11]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[3]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.485%)  route 0.353ns (65.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.275     1.421    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/p_0_out
    SLICE_X46Y76         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_clk_i
    SLICE_X46Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[3]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.790    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/decoder_0/par_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.225ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.164%)  route 0.343ns (64.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.264     1.411    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/p_0_out
    SLICE_X49Y76         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/par_clk_i
    SLICE_X49Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.815    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.164%)  route 0.343ns (64.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.968ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.264     1.411    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/p_0_out
    SLICE_X49Y76         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.809    -0.968    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/par_clk_i
    SLICE_X49Y76         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13]/C
                         clock pessimism              0.000    -0.968    
                         clock uncertainty            0.245    -0.723    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.815    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/timer_aligner_0/hold_off_timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  2.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.379ns (14.618%)  route 2.214ns (85.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.214     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X48Y45         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                 20.817    

Slack (MET) :             21.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.379ns (16.072%)  route 1.979ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.979     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X48Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 21.052    

Slack (MET) :             21.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.379ns (16.098%)  route 1.975ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.975     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 21.056    

Slack (MET) :             21.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.379ns (16.098%)  route 1.975ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.975     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 21.056    

Slack (MET) :             21.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.379ns (16.098%)  route 1.975ns (83.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.975     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 21.056    

Slack (MET) :             21.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.379ns (16.838%)  route 1.872ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 22.334 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    22.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.290    22.624    
                         clock uncertainty           -0.072    22.553    
    SLICE_X52Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 21.150    

Slack (MET) :             21.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.379ns (16.838%)  route 1.872ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 22.334 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    22.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.290    22.624    
                         clock uncertainty           -0.072    22.553    
    SLICE_X52Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 21.150    

Slack (MET) :             21.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.379ns (16.838%)  route 1.872ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 22.334 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.872     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    22.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.290    22.624    
                         clock uncertainty           -0.072    22.553    
    SLICE_X52Y44         FDCE (Recov_fdce_C_CLR)     -0.331    22.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 21.150    

Slack (MET) :             21.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.379ns (16.991%)  route 1.852ns (83.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.852     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X49Y43         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 21.179    

Slack (MET) :             21.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@24.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.379ns (16.991%)  route 1.852ns (83.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.657ns = ( 22.343 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.852     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y43         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    N19                                               0.000    24.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    24.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    24.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.014    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    21.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.252    22.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.290    22.633    
                         clock uncertainty           -0.072    22.562    
    SLICE_X49Y43         FDCE (Recov_fdce_C_CLR)     -0.331    22.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 21.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.562    -0.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.407 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.137    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X48Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.829    -0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X48Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.433    -0.514    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.840%)  route 0.173ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.578    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X64Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.391 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.173    -0.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X61Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.847    -0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.432    -0.497    
    SLICE_X61Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.579    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.848    -0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.432    -0.496    
    SLICE_X60Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - par_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.281%)  route 0.177ns (55.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.579    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.848    -0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.432    -0.496    
    SLICE_X60Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  ser_clk_sensor_inst_0_clk_wiz_0_0

Setup :          304  Failing Endpoints,  Worst Slack       -4.565ns,  Total Violation    -1291.476ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.565ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.819%)  route 1.466ns (75.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 10.369 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    14.403    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out
    SLICE_X54Y64         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.278    10.369    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]/C
                         clock pessimism              0.000    10.369    
                         clock uncertainty           -0.239    10.130    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.292     9.838    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.565ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.819%)  route 1.466ns (75.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 10.369 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    14.403    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out
    SLICE_X54Y64         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.278    10.369    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[3]/C
                         clock pessimism              0.000    10.369    
                         clock uncertainty           -0.239    10.130    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.292     9.838    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.944ns  (logic 0.484ns (24.903%)  route 1.460ns (75.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 10.370 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.310    14.397    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/p_0_out
    SLICE_X58Y66         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.279    10.370    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/ddr_clk_i
    SLICE_X58Y66         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[1]/C
                         clock pessimism              0.000    10.370    
                         clock uncertainty           -0.239    10.131    
    SLICE_X58Y66         FDCE (Recov_fdce_C_CLR)     -0.292     9.839    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.944ns  (logic 0.484ns (24.903%)  route 1.460ns (75.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 10.370 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.310    14.397    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/p_0_out
    SLICE_X58Y66         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.279    10.370    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/ddr_clk_i
    SLICE_X58Y66         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[3]/C
                         clock pessimism              0.000    10.370    
                         clock uncertainty           -0.239    10.131    
    SLICE_X58Y66         FDCE (Recov_fdce_C_CLR)     -0.292     9.839    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.532ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[3]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.878ns  (logic 0.484ns (25.771%)  route 1.394ns (74.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 10.369 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.244    14.331    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/p_0_out
    SLICE_X61Y68         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.278    10.369    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/ddr_clk_i
    SLICE_X61Y68         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[3]/C
                         clock pessimism              0.000    10.369    
                         clock uncertainty           -0.239    10.130    
    SLICE_X61Y68         FDCE (Recov_fdce_C_CLR)     -0.331     9.799    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/decoder_0/par_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                 -4.532    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.819%)  route 1.466ns (75.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 10.369 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    14.403    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out
    SLICE_X54Y64         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.278    10.369    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]/C
                         clock pessimism              0.000    10.369    
                         clock uncertainty           -0.239    10.130    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.258     9.872    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -4.531    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.484ns (24.819%)  route 1.466ns (75.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 10.369 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.316    14.403    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/p_0_out
    SLICE_X54Y64         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.278    10.369    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/ddr_clk_i
    SLICE_X54Y64         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]/C
                         clock pessimism              0.000    10.369    
                         clock uncertainty           -0.239    10.130    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.258     9.872    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -4.531    

Slack (VIOLATED) :        -4.523ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.944ns  (logic 0.484ns (24.903%)  route 1.460ns (75.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 10.370 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.310    14.397    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/p_0_out
    SLICE_X58Y66         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.279    10.370    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/ddr_clk_i
    SLICE_X58Y66         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[0]/C
                         clock pessimism              0.000    10.370    
                         clock uncertainty           -0.239    10.131    
    SLICE_X58Y66         FDCE (Recov_fdce_C_CLR)     -0.258     9.873    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                 -4.523    

Slack (VIOLATED) :        -4.523ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.944ns  (logic 0.484ns (24.903%)  route 1.460ns (75.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 10.370 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.310    14.397    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/p_0_out
    SLICE_X58Y66         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.279    10.370    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/ddr_clk_i
    SLICE_X58Y66         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[2]/C
                         clock pessimism              0.000    10.370    
                         clock uncertainty           -0.239    10.131    
    SLICE_X58Y66         FDCE (Recov_fdce_C_CLR)     -0.258     9.873    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                 -4.523    

Slack (VIOLATED) :        -4.501ns  (required time - arrival time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.885ns  (logic 0.484ns (25.671%)  route 1.401ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 10.368 - 12.000 ) 
    Source Clock Delay      (SCD):    2.453ns = ( 12.453 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    11.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374    12.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379    12.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.150    12.982    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.105    13.087 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        1.252    14.338    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/p_0_out
    SLICE_X54Y65         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    N19                                               0.000    12.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000    12.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798    12.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    13.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     7.560 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     9.014    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077     9.091 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277    10.368    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/ddr_clk_i
    SLICE_X54Y65         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[1]/C
                         clock pessimism              0.000    10.368    
                         clock uncertainty           -0.239    10.129    
    SLICE_X54Y65         FDCE (Recov_fdce_C_CLR)     -0.292     9.837    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/par_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 -4.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.175ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.174%)  route 0.289ns (60.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.210     1.356    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/p_0_out
    SLICE_X45Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/ddr_clk_i
    SLICE_X45Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X45Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.175ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[6]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.174%)  route 0.289ns (60.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.210     1.356    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/p_0_out
    SLICE_X45Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/ddr_clk_i
    SLICE_X45Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[6]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X45Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/decoder_0/par_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/edge_cap0/capture_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[7]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[7]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[9]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[9]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/decoder_0/par_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/decoder_0/edge_cap0/capture_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[3]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[3]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/decoder_0/par_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[6]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[6]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[8]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[8]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]/CLR
                            (removal check against rising-edge clock ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk_sensor_inst_0_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.696%)  route 0.307ns (62.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.546     0.882    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.079     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/nrst_i
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.146 f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1/O
                         net (fo=1489, routed)        0.229     1.375    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/p_0_out
    SLICE_X43Y77         FDCE                                         f  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.811    -0.966    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/ddr_clk_i
    SLICE_X43Y77         FDCE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]/C
                         clock pessimism              0.000    -0.966    
                         clock uncertainty            0.239    -0.727    
    SLICE_X43Y77         FDCE (Remov_fdce_C_CLR)     -0.092    -0.819    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/decoder_0/par_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  2.194    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0

Max Delay            16 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.498ns (28.972%)  route 1.221ns (71.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.559     2.638    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y109        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.379     3.017 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=56, routed)          0.687     3.704    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     3.823 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=89, routed)          0.534     4.357    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X41Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.387     2.558    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X41Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.433ns (27.033%)  route 1.169ns (72.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.545     2.624    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.433     3.057 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           1.169     4.226    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X52Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.225     2.397    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X52Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.433ns (36.207%)  route 0.763ns (63.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.551     2.630    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X32Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_fdre_C_Q)         0.433     3.063 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.763     3.826    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X34Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.384     2.555    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X34Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.379ns (36.771%)  route 0.652ns (63.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.555     2.634    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X49Y109        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDSE (Prop_fdse_C_Q)         0.379     3.013 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/Q
                         net (fo=2, routed)           0.652     3.665    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X44Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.385     2.556    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/ext_spi_clk
    SLICE_X44Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.379ns (39.597%)  route 0.578ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.556     2.635    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X45Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.379     3.014 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/Q
                         net (fo=2, routed)           0.578     3.592    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X44Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.386     2.557    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X44Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.379ns (41.073%)  route 0.544ns (58.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.556     2.635    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X45Y111        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDSE (Prop_fdse_C_Q)         0.379     3.014 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/Q
                         net (fo=2, routed)           0.544     3.558    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X43Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.387     2.558    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X43Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.379ns (47.943%)  route 0.412ns (52.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.555     2.634    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X49Y109        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.379     3.013 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/Q
                         net (fo=2, routed)           0.412     3.425    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X49Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.384     2.555    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/ext_spi_clk
    SLICE_X49Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.379ns (49.118%)  route 0.393ns (50.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.558     2.637    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X35Y111        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDSE (Prop_fdse_C_Q)         0.379     3.016 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=8, routed)           0.393     3.409    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/prmry_in
    SLICE_X38Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.388     2.559    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X38Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_RX_FIFO_Rst_en_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.379ns (49.477%)  route 0.387ns (50.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.558     2.637    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X39Y110        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_RX_FIFO_Rst_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.379     3.016 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_RX_FIFO_Rst_en_d1_reg/Q
                         net (fo=2, routed)           0.387     3.403    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/SPICR_RX_FIFO_Rst_en_d1
    SLICE_X39Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.387     2.558    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/ext_spi_clk
    SLICE_X39Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.785%)  route 0.382ns (50.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.556     2.635    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X45Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.379     3.014 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/Q
                         net (fo=2, routed)           0.382     3.396    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X42Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.386     2.557    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X42Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.747%)  route 0.102ns (38.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.632     0.968    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X50Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           0.102     1.234    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X52Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.904     1.332    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X52Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.611%)  route 0.127ns (47.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.636     0.972    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X49Y109        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/Q
                         net (fo=5, routed)           0.127     1.240    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.909     1.337    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X49Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.800%)  route 0.137ns (49.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.636     0.972    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/s_axi_aclk
    SLICE_X44Y110        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDSE (Prop_fdse_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg[0]/Q
                         net (fo=3, routed)           0.137     1.250    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X44Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.908     1.336    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/ext_spi_clk
    SLICE_X44Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.750%)  route 0.115ns (41.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.636     0.972    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X46Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]/Q
                         net (fo=2, routed)           0.115     1.251    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X47Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.908     1.336    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/ext_spi_clk
    SLICE_X47Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.605%)  route 0.168ns (54.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.630     0.966    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X44Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.168     1.275    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X46Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.900     1.328    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X46Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.328%)  route 0.189ns (59.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.633     0.969    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.189     1.286    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.902     1.330    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.380%)  route 0.177ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.633     0.969    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.177     1.287    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.902     1.330    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.099%)  route 0.179ns (55.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.633     0.969    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.179     1.289    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.902     1.330    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.474%)  route 0.176ns (55.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.636     0.972    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X45Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/Q
                         net (fo=2, routed)           0.176     1.289    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X44Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.905     1.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X44Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_RX_FIFO_Rst_en_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.924%)  route 0.180ns (56.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.636     0.972    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X39Y110        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_RX_FIFO_Rst_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_RX_FIFO_Rst_en_d1_reg/Q
                         net (fo=2, routed)           0.180     1.293    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/SPICR_RX_FIFO_Rst_en_d1
    SLICE_X39Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.905     1.333    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/ext_spi_clk
    SLICE_X39Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[0]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 0.852ns (16.454%)  route 4.329ns (83.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  FPGA_GPIO_IN_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[0]
    V5                   IBUF (Prop_ibuf_I_O)         0.852     0.852 r  FPGA_GPIO_IN_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.329     5.181    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X58Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.282     2.265    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[3]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 0.857ns (16.907%)  route 4.210ns (83.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  FPGA_GPIO_IN_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[3]
    V4                   IBUF (Prop_ibuf_I_O)         0.857     0.857 r  FPGA_GPIO_IN_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.210     5.067    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X59Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.282     2.265    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X59Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 PSS_PMC_UART_rxd
                            (input port)
  Destination:            top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 0.960ns (19.733%)  route 3.905ns (80.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  PSS_PMC_UART_rxd (IN)
                         net (fo=0)                   0.000     0.000    PSS_PMC_UART_rxd
    AB10                 IBUF (Prop_ibuf_I_O)         0.960     0.960 r  PSS_PMC_UART_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.905     4.865    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X54Y106        FDRE                                         r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.438     2.420    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y106        FDRE                                         r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[2]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.812ns  (logic 0.899ns (18.674%)  route 3.913ns (81.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[2]
    AB4                  IBUF (Prop_ibuf_I_O)         0.899     0.899 r  FPGA_GPIO_IN_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.913     4.812    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X53Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.223     2.206    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[4]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 0.936ns (19.764%)  route 3.798ns (80.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB1                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[4]
    AB1                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  FPGA_GPIO_IN_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           3.798     4.734    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X60Y87         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.283     2.266    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X60Y87         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[5]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 0.961ns (20.434%)  route 3.743ns (79.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  FPGA_GPIO_IN_tri_i[5] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[5]
    AB12                 IBUF (Prop_ibuf_I_O)         0.961     0.961 r  FPGA_GPIO_IN_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)           3.743     4.704    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X58Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.282     2.265    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[1]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 0.921ns (19.772%)  route 3.736ns (80.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[1]
    AB2                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  FPGA_GPIO_IN_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.736     4.657    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X58Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.283     2.266    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[6]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 0.915ns (19.995%)  route 3.663ns (80.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  FPGA_GPIO_IN_tri_i[6] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[6]
    Y8                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  FPGA_GPIO_IN_tri_i_IBUF[6]_inst/O
                         net (fo=1, routed)           3.663     4.578    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X60Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.283     2.266    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[7]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.276ns  (logic 0.894ns (20.917%)  route 3.381ns (79.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[7] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[7]
    Y21                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  FPGA_GPIO_IN_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)           3.381     4.276    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X62Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.283     2.266    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X62Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ESP_PSS_UART_rxd
                            (input port)
  Destination:            top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.002ns  (logic 1.423ns (35.563%)  route 2.579ns (64.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  ESP_PSS_UART_rxd (IN)
                         net (fo=0)                   0.000     0.000    ESP_PSS_UART_rxd
    C22                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ESP_PSS_UART_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.579     4.002    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y104        FDRE                                         r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.389     2.371    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.045ns (7.599%)  route 0.547ns (92.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.547     0.547    top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.592 r  top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.592    top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y72         FDRE                                         r  top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.830     1.196    top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y72         FDRE                                         r  top_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ESP_PSS_UART_rxd
                            (input port)
  Destination:            top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.260ns (15.726%)  route 1.393ns (84.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  ESP_PSS_UART_rxd (IN)
                         net (fo=0)                   0.000     0.000    ESP_PSS_UART_rxd
    C22                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ESP_PSS_UART_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.393     1.653    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X44Y104        FDRE                                         r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.910     1.276    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y104        FDRE                                         r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[7]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.191ns (9.289%)  route 1.867ns (90.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[7] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[7]
    Y21                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  FPGA_GPIO_IN_tri_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.867     2.059    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X62Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.846     1.212    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X62Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[6]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.191ns  (logic 0.212ns (9.679%)  route 1.979ns (90.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  FPGA_GPIO_IN_tri_i[6] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[6]
    Y8                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  FPGA_GPIO_IN_tri_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.979     2.191    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X60Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.846     1.212    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[1]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.253ns  (logic 0.217ns (9.645%)  route 2.036ns (90.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[1]
    AB2                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  FPGA_GPIO_IN_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.036     2.253    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X58Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.845     1.211    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[2]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.288ns  (logic 0.195ns (8.541%)  route 2.092ns (91.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[2]
    AB4                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  FPGA_GPIO_IN_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.092     2.288    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X53Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.818     1.184    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y89         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[5]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.257ns (11.229%)  route 2.035ns (88.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  FPGA_GPIO_IN_tri_i[5] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[5]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 r  FPGA_GPIO_IN_tri_i_IBUF[5]_inst/O
                         net (fo=1, routed)           2.035     2.292    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X58Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.845     1.211    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[4]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.317ns  (logic 0.232ns (10.014%)  route 2.085ns (89.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB1                                               0.000     0.000 r  FPGA_GPIO_IN_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[4]
    AB1                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  FPGA_GPIO_IN_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.085     2.317    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X60Y87         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.844     1.210    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X60Y87         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 PSS_PMC_UART_rxd
                            (input port)
  Destination:            top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.347ns  (logic 0.256ns (10.915%)  route 2.091ns (89.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  PSS_PMC_UART_rxd (IN)
                         net (fo=0)                   0.000     0.000    PSS_PMC_UART_rxd
    AB10                 IBUF (Prop_ibuf_I_O)         0.256     0.256 r  PSS_PMC_UART_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.091     2.347    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X54Y106        FDRE                                         r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.931     1.297    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X54Y106        FDRE                                         r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FPGA_GPIO_IN_tri_i[3]
                            (input port)
  Destination:            top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.420ns  (logic 0.154ns (6.359%)  route 2.266ns (93.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  FPGA_GPIO_IN_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GPIO_IN_tri_i[3]
    V4                   IBUF (Prop_ibuf_I_O)         0.154     0.154 r  FPGA_GPIO_IN_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.266     2.420    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X59Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.845     1.211    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X59Y88         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.379ns (37.426%)  route 0.634ns (62.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.552     2.839    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X45Y115        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDSE (Prop_fdse_C_Q)         0.379     3.218 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=10, routed)          0.634     3.852    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/empty
    SLICE_X43Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.386     2.368    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/s_axi_aclk
    SLICE_X43Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.875ns  (logic 0.379ns (43.325%)  route 0.496ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.557     2.844    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X39Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.379     3.223 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.496     3.719    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X42Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.387     2.369    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/s_axi_aclk
    SLICE_X42Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.678ns  (logic 0.433ns (63.863%)  route 0.245ns (36.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.556     2.843    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X42Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.433     3.276 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.245     3.521    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/prmry_in
    SLICE_X42Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.387     2.369    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/s_axi_aclk
    SLICE_X42Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.676ns  (logic 0.379ns (56.034%)  route 0.297ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.550     2.837    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.379     3.216 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.297     3.513    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X32Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.384     2.366    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X32Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.630ns  (logic 0.379ns (60.134%)  route 0.251ns (39.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.557     2.844    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X39Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.379     3.223 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.251     3.474    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X40Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.387     2.369    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X40Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.433ns (77.168%)  route 0.128ns (22.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.548     2.835    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X46Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.433     3.268 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.128     3.396    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X47Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.380     2.362    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X47Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.530%)  route 0.062ns (27.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.630     1.022    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X46Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     1.186 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.062     1.248    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X47Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.900     1.266    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X47Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.636     1.028    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X39Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     1.169 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.118     1.287    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X40Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.908     1.274    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X40Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.633     1.025    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X33Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141     1.166 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.124     1.290    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X32Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.903     1.269    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X32Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.948%)  route 0.119ns (42.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.635     1.027    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X42Y112        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.191 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.119     1.310    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/prmry_in
    SLICE_X42Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.908     1.274    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/s_axi_aclk
    SLICE_X42Y111        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.448%)  route 0.167ns (56.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.631     1.023    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X44Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.128     1.151 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.167     1.318    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.903     1.269    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.102%)  route 0.169ns (56.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.632     1.024    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X44Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_fdre_C_Q)         0.128     1.152 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.169     1.321    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X42Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.902     1.268    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X42Y117        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.631     1.023    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X44Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.157     1.321    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.901     1.267    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.950%)  route 0.136ns (49.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.654     1.046    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X31Y114        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141     1.187 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.136     1.323    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X31Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.925     1.291    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y113        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.583%)  route 0.173ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.631     1.023    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X44Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.128     1.151 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.173     1.324    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.900     1.266    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y119        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.135%)  route 0.176ns (57.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.631     1.023    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X44Y118        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.128     1.151 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.176     1.327    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.903     1.269    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X44Y116        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.433ns (54.071%)  route 0.368ns (45.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.613     2.900    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X66Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.433     3.333 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.368     3.701    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X65Y105        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.444     2.426    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X65Y105        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.379ns (43.062%)  route 0.501ns (56.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.441     2.728    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y82         FDRE (Prop_fdre_C_Q)         0.379     3.107 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.501     3.608    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X80Y85         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.288     2.271    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X80Y85         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.708%)  route 0.488ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.443     2.730    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X67Y90         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDSE (Prop_fdse_C_Q)         0.379     3.109 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=7, routed)           0.488     3.597    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/empty
    SLICE_X67Y94         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.289     2.272    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/s_axi_aclk
    SLICE_X67Y94         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.522%)  route 0.347ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.443     2.730    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X66Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.433     3.163 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.347     3.510    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X65Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.288     2.271    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/s_axi_aclk
    SLICE_X65Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.433ns (55.962%)  route 0.341ns (44.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.443     2.730    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X66Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.433     3.163 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.341     3.504    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X65Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.288     2.271    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X65Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.681ns  (logic 0.433ns (63.582%)  route 0.248ns (36.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.443     2.730    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X66Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.433     3.163 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.248     3.411    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/prmry_in
    SLICE_X66Y92         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.289     2.272    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.950%)  route 0.139ns (52.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.572     0.964    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X59Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.128     1.092 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.139     1.231    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X59Y84         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.841     1.207    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y84         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.386%)  route 0.148ns (53.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.581     0.973    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X83Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.128     1.101 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.148     1.249    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X85Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.850     1.216    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.394%)  route 0.154ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.576     0.968    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X67Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.128     1.096 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.154     1.250    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X64Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.844     1.210    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X64Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.541%)  route 0.121ns (42.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.578     0.970    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X66Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164     1.134 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.121     1.255    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/prmry_in
    SLICE_X66Y92         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.847     1.213    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.204%)  route 0.155ns (54.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.581     0.973    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X83Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.128     1.101 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.155     1.256    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.850     1.216    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.204%)  route 0.155ns (54.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.582     0.974    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X83Y90         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.128     1.102 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.155     1.257    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y90         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.851     1.217    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y90         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.059%)  route 0.163ns (55.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.577     0.969    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X65Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.128     1.097 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.163     1.259    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[8]
    SLICE_X65Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.846     1.212    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X65Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.148ns (50.664%)  route 0.144ns (49.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.576     0.968    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X66Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.148     1.116 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.144     1.260    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X66Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.846     1.212    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X66Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.887%)  route 0.147ns (51.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.581     0.973    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X83Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.147     1.261    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X85Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.850     1.216    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y89         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.831%)  route 0.171ns (57.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.573     0.965    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X60Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.128     1.093 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.171     1.263    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X59Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.839     1.205    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/frame_engine_0/inst/frame_readout_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.433ns (44.004%)  route 0.551ns (55.996%))
  Logic Levels:           0  
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    -1.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.371    -1.248    top_i/sensor_0/frame_engine_0/inst/clk_i
    SLICE_X42Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/frame_readout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.433    -0.815 r  top_i/sensor_0/frame_engine_0/inst/frame_readout_o_reg/Q
                         net (fo=3, routed)           0.551    -0.264    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X42Y81         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.227     2.210    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y81         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/sync_done_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.379ns (42.471%)  route 0.513ns (57.529%))
  Logic Levels:           0  
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    -1.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.371    -1.248    top_i/sensor_0/gmax0505_streamer_0/inst/par_clk_i
    SLICE_X43Y74         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/sync_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.869 r  top_i/sensor_0/gmax0505_streamer_0/inst/sync_done_o_reg/Q
                         net (fo=4, routed)           0.513    -0.355    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X41Y77         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.223     2.206    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y77         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/sensor_0/frame_engine_0/inst/ready_o_reg/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.867%)  route 0.485ns (56.133%))
  Logic Levels:           0  
  Clock Path Skew:        3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    -1.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.371    -1.248    top_i/sensor_0/frame_engine_0/inst/clk_i
    SLICE_X41Y74         FDPE                                         r  top_i/sensor_0/frame_engine_0/inst/ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDPE (Prop_fdpe_C_Q)         0.379    -0.869 r  top_i/sensor_0/frame_engine_0/inst/ready_o_reg/Q
                         net (fo=5, routed)           0.485    -0.384    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X42Y79         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.225     2.208    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y79         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/frame_engine_0/inst/ready_o_reg/C
                            (rising edge-triggered cell FDPE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.304ns (42.049%)  route 0.419ns (57.951%))
  Logic Levels:           0  
  Clock Path Skew:        4.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    -1.689    top_i/sensor_0/frame_engine_0/inst/clk_i
    SLICE_X41Y74         FDPE                                         r  top_i/sensor_0/frame_engine_0/inst/ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDPE (Prop_fdpe_C_Q)         0.304    -1.385 r  top_i/sensor_0/frame_engine_0/inst/ready_o_reg/Q
                         net (fo=5, routed)           0.419    -0.966    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X42Y79         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.377     2.456    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y79         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/sensor_0/gmax0505_streamer_0/inst/sync_done_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.741ns  (logic 0.304ns (41.005%)  route 0.437ns (58.995%))
  Logic Levels:           0  
  Clock Path Skew:        4.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    -1.689    top_i/sensor_0/gmax0505_streamer_0/inst/par_clk_i
    SLICE_X43Y74         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/sync_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.304    -1.385 r  top_i/sensor_0/gmax0505_streamer_0/inst/sync_done_o_reg/Q
                         net (fo=4, routed)           0.437    -0.947    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X41Y77         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374     2.453    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y77         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/sensor_0/frame_engine_0/inst/frame_readout_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.811ns  (logic 0.347ns (42.787%)  route 0.464ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    -1.689    top_i/sensor_0/frame_engine_0/inst/clk_i
    SLICE_X42Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/frame_readout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.347    -1.342 r  top_i/sensor_0/frame_engine_0/inst/frame_readout_o_reg/Q
                         net (fo=3, routed)           0.464    -0.878    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X42Y81         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.379     2.458    top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y81         FDRE                                         r  top_i/sensor_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.379ns (16.657%)  route 1.896ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        4.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.896     1.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.240     3.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.139ns  (logic 0.379ns (17.721%)  route 1.760ns (82.279%))
  Logic Levels:           0  
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.760     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.241     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.139ns  (logic 0.379ns (17.721%)  route 1.760ns (82.279%))
  Logic Levels:           0  
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.439    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X55Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.379    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.760     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X53Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.241     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    -1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X52Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.279    -1.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    -1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X52Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X52Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.279ns (53.667%)  route 0.241ns (46.333%))
  Logic Levels:           0  
  Clock Path Skew:        5.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    -1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X53Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.279    -1.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.241    -1.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X53Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X53Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.279ns (53.667%)  route 0.241ns (46.333%))
  Logic Levels:           0  
  Clock Path Skew:        5.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    -1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X51Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.279    -1.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.241    -1.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X51Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X51Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    -1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.304    -1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X56Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.279    -1.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.218    -1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X56Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    -1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.304    -1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X56Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.279    -1.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    -1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X56Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X56Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        5.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.301    -1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X54Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.319    -1.289 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.212    -1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X54Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.457     3.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X54Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        5.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    -1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.304    -1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X58Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.319    -1.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.212    -1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X58Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.459     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X58Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.279ns (49.698%)  route 0.282ns (50.302%))
  Logic Levels:           0  
  Clock Path Skew:        5.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    -1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.285    -1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.279    -1.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.282    -1.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444     3.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        5.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.243    -1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X51Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.279    -1.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.331    -1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X51Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.394     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X51Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.279ns (48.358%)  route 0.298ns (51.642%))
  Logic Levels:           0  
  Clock Path Skew:        5.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.286    -1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X61Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.279    -1.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298    -1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446     3.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0

Max Delay            16 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.899ns  (logic 0.590ns (20.355%)  route 2.309ns (79.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.444     2.523    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X61Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.348     2.871 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=14, routed)          1.366     4.237    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X82Y96         LUT2 (Prop_lut2_I0_O)        0.242     4.479 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=95, routed)          0.943     5.422    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.289     2.461    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 0.379ns (24.358%)  route 1.177ns (75.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.440     2.519    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X64Y86         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          1.177     4.075    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X81Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.287     2.459    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X81Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.013ns  (logic 0.379ns (37.427%)  route 0.634ns (62.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.614     2.693    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X63Y105        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.379     3.072 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.634     3.706    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X66Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.443     2.614    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X66Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.179ns  (logic 0.379ns (32.159%)  route 0.800ns (67.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.440     2.519    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X63Y87         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDSE (Prop_fdse_C_Q)         0.379     2.898 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=8, routed)           0.800     3.698    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/prmry_in
    SLICE_X64Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.288     2.460    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X64Y91         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.433ns (39.658%)  route 0.659ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.445     2.524    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/s_axi_aclk
    SLICE_X66Y94         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDSE (Prop_fdse_C_Q)         0.433     2.957 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I/SPISSR_WR_GEN[0].SPISSR_Data_reg_reg[0]/Q
                         net (fo=3, routed)           0.659     3.616    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X66Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.444     2.615    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/ext_spi_clk
    SLICE_X66Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.046ns  (logic 0.379ns (36.244%)  route 0.667ns (63.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.445     2.524    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X65Y96         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDSE (Prop_fdse_C_Q)         0.379     2.903 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg[1]/Q
                         net (fo=2, routed)           0.667     3.570    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X66Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.289     2.461    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/ext_spi_clk
    SLICE_X66Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.379ns (38.551%)  route 0.604ns (61.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.444     2.523    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X63Y95         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.379     2.902 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg[5]/Q
                         net (fo=2, routed)           0.604     3.506    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X64Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.289     2.461    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/ext_spi_clk
    SLICE_X64Y98         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.918ns  (logic 0.433ns (47.144%)  route 0.485ns (52.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.444     2.523    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X62Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.433     2.956 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           0.485     3.441    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X64Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.444     2.615    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X64Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.348ns (38.910%)  route 0.546ns (61.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.445     2.524    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X65Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.348     2.872 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg[8]/Q
                         net (fo=2, routed)           0.546     3.418    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X66Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.444     2.615    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/ext_spi_clk
    SLICE_X66Y100        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.376%)  route 0.495ns (56.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.445     2.524    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X65Y96         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDSE (Prop_fdse_C_Q)         0.379     2.903 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/Q
                         net (fo=2, routed)           0.495     3.398    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.286     2.458    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.874%)  route 0.114ns (47.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.579     0.915    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X65Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/Q
                         net (fo=2, routed)           0.114     1.157    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X66Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/ext_spi_clk
    SLICE_X66Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.900%)  route 0.111ns (44.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.579     0.915    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X65Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg[7]/Q
                         net (fo=5, routed)           0.111     1.167    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X66Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X66Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.832%)  route 0.116ns (45.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.579     0.915    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X65Y96         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg[6]/Q
                         net (fo=2, routed)           0.116     1.172    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.849     1.277    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X65Y97         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.523%)  route 0.103ns (38.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.580     0.916    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X62Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           0.103     1.182    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.849     1.277    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X63Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.496%)  route 0.150ns (51.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.573     0.909    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X61Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.150     1.199    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X62Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.840     1.268    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.432%)  route 0.174ns (57.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.573     0.909    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X65Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.174     1.210    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.840     1.268    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.405%)  route 0.167ns (56.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.581     0.917    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X80Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.128     1.045 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.167     1.211    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.120%)  route 0.176ns (57.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.573     0.909    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X61Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.176     1.212    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X62Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.840     1.268    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y82         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.171%)  route 0.168ns (56.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.581     0.917    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X80Y88         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.128     1.045 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.168     1.213    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.848     1.276    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y87         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.049%)  route 0.165ns (53.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.671ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.574     0.910    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X60Y83         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.165     1.216    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y81         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.839     1.267    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y81         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.763ns  (logic 1.100ns (62.385%)  route 0.663ns (37.615%))
  Logic Levels:           0  
  Clock Path Skew:        -5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     4.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.663     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X54Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.282    -1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.627ns  (logic 1.081ns (66.436%)  route 0.546ns (33.564%))
  Logic Levels:           0  
  Clock Path Skew:        -5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444     3.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.546     5.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.606ns  (logic 1.084ns (67.486%)  route 0.522ns (32.514%))
  Logic Levels:           0  
  Clock Path Skew:        -5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.522     5.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 1.107ns (70.233%)  route 0.469ns (29.767%))
  Logic Levels:           0  
  Clock Path Skew:        -5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444     3.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.469     5.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.519ns  (logic 1.109ns (72.997%)  route 0.410ns (27.003%))
  Logic Levels:           0  
  Clock Path Skew:        -5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.410     5.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 1.084ns (72.786%)  route 0.405ns (27.214%))
  Logic Levels:           0  
  Clock Path Skew:        -5.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.405     5.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.487ns  (logic 1.107ns (74.439%)  route 0.380ns (25.561%))
  Logic Levels:           0  
  Clock Path Skew:        -5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.380     5.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.481ns  (logic 1.087ns (73.390%)  route 0.394ns (26.610%))
  Logic Levels:           0  
  Clock Path Skew:        -5.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.444     3.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.394     5.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 1.109ns (74.774%)  route 0.374ns (25.226%))
  Logic Levels:           0  
  Clock Path Skew:        -5.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441     3.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X58Y59         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.665 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.374     5.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.284    -1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X58Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.481ns  (logic 1.087ns (73.412%)  route 0.394ns (26.588%))
  Logic Levels:           0  
  Clock Path Skew:        -5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     2.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.440     3.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y60         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.394     5.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X54Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.282    -1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.931%)  route 0.069ns (35.069%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.128     1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.069     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.936%)  route 0.067ns (32.064%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.067     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.218%)  route 0.113ns (46.782%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.128     1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.113     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X50Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X50Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.417%)  route 0.121ns (48.583%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.128     1.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.121     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.625%)  route 0.108ns (43.375%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.108     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X50Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X50Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.625%)  route 0.108ns (43.375%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.108     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X50Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X50Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.011%)  route 0.115ns (44.989%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.115     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.166%)  route 0.124ns (46.834%))
  Logic Levels:           0  
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.555     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X53Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.124     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.824    -0.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X52Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.290%)  route 0.127ns (49.710%))
  Logic Levels:           0  
  Clock Path Skew:        -2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.128     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.127     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X54Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.846    -0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X54Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        -2.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.048     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.114     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X54Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.846    -0.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X54Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 4.168ns (99.807%)  route 0.008ns (0.193%))
  Logic Levels:           25  (CARRY4=25)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns
    Source Clock Delay      (SCD):    -1.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.392    -1.227    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/SRL_CLK_I
    SLICE_X34Y54         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.118 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.000     0.118    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/drive_ci
    SLICE_X34Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.541 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.541    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.641 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.641    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.741 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.741    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.841 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.841    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.941 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     0.941    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.041 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.041    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.141 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.141    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.241 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.241    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.341 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.341    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.441 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.441    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.541 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.541    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.641 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.641    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.741 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.741    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.841 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.841    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.941 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.941    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.041 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.041    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.141 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.141    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.241 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.241    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.341 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.341    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.441 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.441    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.541 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.008     2.549    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.649 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.649    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.749 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.749    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.849 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.849    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.949 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.949    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X34Y78         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.224    -1.685    top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CLK_I
    SLICE_X34Y78         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.754ns  (logic 2.007ns (53.470%)  route 1.747ns (46.530%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns
    Source Clock Delay      (SCD):    -1.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.428    -1.191    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X26Y55         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.141 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.649     0.790    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X26Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.339 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.716     2.055    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.126     2.181 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.382     2.563    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X31Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.276    -1.633    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.514ns  (logic 2.053ns (58.430%)  route 1.461ns (41.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns
    Source Clock Delay      (SCD):    -1.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.425    -1.194    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X26Y60         SRL16E                                       r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     0.138 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.398     0.536    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X26Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.616     1.152 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.063     2.215    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.105     2.320 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.320    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X31Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.276    -1.633    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.869ns (55.223%)  route 1.515ns (44.777%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns
    Source Clock Delay      (SCD):    -1.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.475    -1.144    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X30Y49         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.201 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.603     0.804    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.419     1.223 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.913     2.136    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.105     2.241 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.241    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X31Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.276    -1.633    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.709ns  (logic 1.534ns (56.629%)  route 1.175ns (43.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.431    -1.188    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/CFG_CLK_I
    SLICE_X30Y52         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.324     0.136 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C/Q
                         net (fo=1, routed)           0.689     0.826    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_Q_1
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.105     0.931 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_i_2/O
                         net (fo=1, routed)           0.486     1.416    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_MUX8
    SLICE_X31Y53         LUT2 (Prop_lut2_I0_O)        0.105     1.521 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_i_1/O
                         net (fo=1, routed)           0.000     1.521    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.276    -1.633    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/CLK_I
    SLICE_X31Y53         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 1.437ns (55.050%)  route 1.173ns (44.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.391    -1.228    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X32Y53         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.104 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.660     0.764    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I2_O)        0.105     0.869 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.513     1.383    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/O
    SLICE_X31Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.276    -1.633    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X31Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 1.447ns (56.359%)  route 1.120ns (43.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.431    -1.188    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X30Y54         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.144 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.684    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I2_O)        0.115     0.799 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.581     1.380    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.272    -1.637    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 1.447ns (56.359%)  route 1.120ns (43.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.431    -1.188    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X30Y54         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.144 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.684    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I2_O)        0.115     0.799 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.581     1.380    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.272    -1.637    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 1.447ns (56.359%)  route 1.120ns (43.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.431    -1.188    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X30Y54         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.144 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.684    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I2_O)        0.115     0.799 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.581     1.380    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.272    -1.637    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 1.447ns (56.359%)  route 1.120ns (43.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns
    Source Clock Delay      (SCD):    -1.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.431    -1.188    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X30Y54         SRLC32E                                      r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.144 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.540     0.684    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I2_O)        0.115     0.799 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.581     1.380    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.272    -1.637    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X27Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.279ns (52.273%)  route 0.255ns (47.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.234    -1.675    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X45Y57         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.279    -1.396 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.255    -1.141    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X45Y57         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.389    -1.230    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X45Y57         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.304ns (58.103%)  route 0.219ns (41.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.253    -1.656    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X40Y49         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.304    -1.352 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.219    -1.133    top_i/sensor_0/ila_0/inst/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X36Y49         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.409    -1.210    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X36Y49         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.548ns  (logic 0.304ns (55.499%)  route 0.244ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.233    -1.676    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X43Y60         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.304    -1.372 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/Q
                         net (fo=4, routed)           0.244    -1.128    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X42Y58         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.388    -1.231    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X42Y58         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.555ns  (logic 0.347ns (62.521%)  route 0.208ns (37.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    -1.673    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X38Y55         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.347    -1.326 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/Q
                         net (fo=2, routed)           0.208    -1.118    top_i/sensor_0/ila_0/inst/ila_core_inst/debug_data_in[6]
    SLICE_X36Y55         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.391    -1.228    top_i/sensor_0/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X36Y55         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.558ns  (logic 0.347ns (62.138%)  route 0.211ns (37.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    -1.673    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y51         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.347    -1.326 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.211    -1.114    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X35Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.392    -1.227    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X35Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.319ns (56.962%)  route 0.241ns (43.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    -1.673    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.319    -1.354 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.241    -1.113    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[7]
    SLICE_X35Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.392    -1.227    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X35Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.575ns  (logic 0.319ns (55.433%)  route 0.256ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.235    -1.674    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X42Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.319    -1.355 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.256    -1.098    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X42Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.389    -1.230    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X42Y56         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.582ns  (logic 0.347ns (59.615%)  route 0.235ns (40.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.236    -1.673    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X34Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.347    -1.326 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.235    -1.091    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X37Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.391    -1.228    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X37Y50         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.347ns (63.435%)  route 0.200ns (36.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.272    -1.637    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X26Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.290 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.200    -1.090    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X27Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.428    -1.191    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y54         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.347ns (62.880%)  route 0.205ns (37.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.272    -1.637    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X26Y52         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.347    -1.290 r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.205    -1.085    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X27Y51         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.428    -1.191    top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X27Y51         FDRE                                         r  top_i/sensor_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 2.753ns (39.396%)  route 4.235ns (60.604%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.556     2.843    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y111        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDSE (Prop_fdse_C_Q)         0.379     3.222 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           4.235     7.457    badc_spi_0_ss_iobuf_0/I
    P20                  OBUFT (Prop_obuft_I_O)       2.374     9.832 r  badc_spi_0_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.832    badc_spi_0_ss_io[0]
    P20                                                               r  badc_spi_0_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 2.739ns (40.145%)  route 4.083ns (59.855%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.552     2.839    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X49Y113        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDSE (Prop_fdse_C_Q)         0.379     3.218 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           4.083     7.301    badc_spi_0_io1_iobuf/I
    P21                  OBUFT (Prop_obuft_I_O)       2.360     9.661 r  badc_spi_0_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.661    badc_spi_0_io1_io
    P21                                                               r  badc_spi_0_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 2.772ns (42.271%)  route 3.786ns (57.729%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.378     2.665    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.379     3.044 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/Q
                         net (fo=1, routed)           3.786     6.830    badc_spi_0_sck_iobuf/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.393     9.222 r  badc_spi_0_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.222    badc_spi_0_sck_io
    R19                                                               r  badc_spi_0_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 2.739ns (46.557%)  route 3.144ns (53.443%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.552     2.839    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X49Y113        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDSE (Prop_fdse_C_Q)         0.379     3.218 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           3.144     6.362    badc_spi_0_io0_iobuf/I
    H15                  OBUFT (Prop_obuft_I_O)       2.360     8.721 r  badc_spi_0_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     8.721    badc_spi_0_io0_io
    H15                                                               r  badc_spi_0_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.310ns  (logic 1.309ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.627     1.019    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y56         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         FDRE (Prop_fdre_C_Q)         0.177     1.196 r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     1.197    badc_spi_0_sck_iobuf/I
    R19                  OBUFT (Prop_obuft_I_O)       1.132     2.328 r  badc_spi_0_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.328    badc_spi_0_sck_io
    R19                                                               r  badc_spi_0_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.509ns  (logic 0.942ns (62.393%)  route 0.568ns (37.607%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.632     1.024    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X113Y63        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     1.165 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/Q
                         net (fo=1, routed)           0.568     1.732    badc_spi_0_io1_iobuf/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      0.801     2.533 r  badc_spi_0_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.533    badc_spi_0_io1_io
    P21                                                               r  badc_spi_0_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 0.942ns (39.210%)  route 1.460ns (60.790%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.553     0.945    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.086 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/Q
                         net (fo=1, routed)           1.460     2.546    badc_spi_0_io0_iobuf/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.801     3.346 r  badc_spi_0_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.346    badc_spi_0_io0_io
    H15                                                               r  badc_spi_0_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            badc_spi_0_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 0.956ns (33.250%)  route 1.919ns (66.750%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.553     0.945    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X53Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.086 f  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/Q
                         net (fo=1, routed)           1.919     3.005    badc_spi_0_ss_iobuf_0/T
    P20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.815     3.820 r  badc_spi_0_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.820    badc_spi_0_ss_io[0]
    P20                                                               r  badc_spi_0_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_NRST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 3.649ns (40.678%)  route 5.321ns (59.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374     2.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.321     8.153    ETH_NRST_OBUF[0]
    G22                  OBUF (Prop_obuf_I_O)         3.270    11.423 r  ETH_NRST_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.423    ETH_NRST[0]
    G22                                                               r  ETH_NRST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_NRST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 3.666ns (41.341%)  route 5.202ns (58.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.374     2.453    top_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y77         FDRE                                         r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  top_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          5.202     8.034    USB_NRST_OBUF[0]
    F22                  OBUF (Prop_obuf_I_O)         3.287    11.321 r  USB_NRST_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.321    USB_NRST[0]
    F22                                                               r  USB_NRST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.886ns  (logic 2.811ns (35.646%)  route 5.075ns (64.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.376     2.455    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.348     2.803 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           5.075     7.878    FPGA_GPIO_OUT_tri_o_OBUF[10]
    U5                   OBUF (Prop_obuf_I_O)         2.463    10.341 r  FPGA_GPIO_OUT_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.341    FPGA_GPIO_OUT_tri_o[10]
    U5                                                                r  FPGA_GPIO_OUT_tri_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 2.850ns (36.457%)  route 4.968ns (63.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.439     2.518    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.348     2.866 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           4.968     7.834    FPGA_GPIO_OUT_tri_o_OBUF[15]
    R6                   OBUF (Prop_obuf_I_O)         2.502    10.336 r  FPGA_GPIO_OUT_tri_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.336    FPGA_GPIO_OUT_tri_o[15]
    R6                                                                r  FPGA_GPIO_OUT_tri_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 2.714ns (34.607%)  route 5.128ns (65.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.376     2.455    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.379     2.834 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           5.128     7.962    FPGA_GPIO_OUT_tri_o_OBUF[17]
    W7                   OBUF (Prop_obuf_I_O)         2.335    10.298 r  FPGA_GPIO_OUT_tri_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.298    FPGA_GPIO_OUT_tri_o[17]
    W7                                                                r  FPGA_GPIO_OUT_tri_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.763ns  (logic 2.733ns (35.203%)  route 5.030ns (64.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.376     2.455    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.379     2.834 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           5.030     7.864    FPGA_GPIO_OUT_tri_o_OBUF[2]
    Y4                   OBUF (Prop_obuf_I_O)         2.354    10.218 r  FPGA_GPIO_OUT_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.218    FPGA_GPIO_OUT_tri_o[2]
    Y4                                                                r  FPGA_GPIO_OUT_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 3.627ns (47.633%)  route 3.988ns (52.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.439     2.518    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.379     2.897 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           3.988     6.885    FPGA_GPIO_OUT_tri_o_OBUF[0]
    D16                  OBUF (Prop_obuf_I_O)         3.248    10.133 r  FPGA_GPIO_OUT_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.133    FPGA_GPIO_OUT_tri_o[0]
    D16                                                               r  FPGA_GPIO_OUT_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 3.727ns (49.554%)  route 3.794ns (50.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.439     2.518    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.348     2.866 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           3.794     6.660    FPGA_GPIO_OUT_tri_o_OBUF[13]
    E18                  OBUF (Prop_obuf_I_O)         3.379    10.039 r  FPGA_GPIO_OUT_tri_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.039    FPGA_GPIO_OUT_tri_o[13]
    E18                                                               r  FPGA_GPIO_OUT_tri_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 2.705ns (36.042%)  route 4.800ns (63.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.376     2.455    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.379     2.834 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           4.800     7.634    FPGA_GPIO_OUT_tri_o_OBUF[11]
    U6                   OBUF (Prop_obuf_I_O)         2.326     9.961 r  FPGA_GPIO_OUT_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.961    FPGA_GPIO_OUT_tri_o[11]
    U6                                                                r  FPGA_GPIO_OUT_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PSS_PMC_UART_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 2.838ns (39.319%)  route 4.381ns (60.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.611     2.690    top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X59Y103        FDSE                                         r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDSE (Prop_fdse_C_Q)         0.379     3.069 r  top_i/peripherals_0/axi_uartlite_pmc/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.381     7.450    PSS_PMC_UART_txd_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         2.459     9.909 r  PSS_PMC_UART_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.909    PSS_PMC_UART_txd
    AB11                                                              r  PSS_PMC_UART_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.277ns (57.019%)  route 0.962ns (42.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.576     0.912    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y92         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.962     2.015    FPGA_GPIO_OUT_tri_o_OBUF[19]
    J15                  OBUF (Prop_obuf_I_O)         1.136     3.151 r  FPGA_GPIO_OUT_tri_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.151    FPGA_GPIO_OUT_tri_o[19]
    J15                                                               r  FPGA_GPIO_OUT_tri_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.322ns (53.810%)  route 1.135ns (46.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.577     0.913    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y94         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.135     2.175    FPGA_GPIO_OUT_tri_o_OBUF[18]
    K15                  OBUF (Prop_obuf_I_O)         1.194     3.369 r  FPGA_GPIO_OUT_tri_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.369    FPGA_GPIO_OUT_tri_o[18]
    K15                                                               r  FPGA_GPIO_OUT_tri_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESP_PSS_UART_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.395ns (54.572%)  route 1.161ns (45.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.634     0.970    top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X52Y105        FDSE                                         r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  top_i/peripherals_0/axi_uartlite_esp/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.161     2.272    ESP_PSS_UART_txd_OBUF
    B22                  OBUF (Prop_obuf_I_O)         1.254     3.527 r  ESP_PSS_UART_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.527    ESP_PSS_UART_txd
    B22                                                               r  ESP_PSS_UART_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.403ns (52.449%)  route 1.272ns (47.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.577     0.913    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y94         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           1.272     2.326    FPGA_GPIO_OUT_tri_o_OBUF[9]
    E19                  OBUF (Prop_obuf_I_O)         1.262     3.588 r  FPGA_GPIO_OUT_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.588    FPGA_GPIO_OUT_tri_o[9]
    E19                                                               r  FPGA_GPIO_OUT_tri_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.358ns (50.111%)  route 1.352ns (49.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.576     0.912    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           1.352     2.405    FPGA_GPIO_OUT_tri_o_OBUF[12]
    F19                  OBUF (Prop_obuf_I_O)         1.217     3.622 r  FPGA_GPIO_OUT_tri_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.622    FPGA_GPIO_OUT_tri_o[12]
    F19                                                               r  FPGA_GPIO_OUT_tri_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.417ns (51.999%)  route 1.308ns (48.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.577     0.913    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y94         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           1.308     2.349    FPGA_GPIO_OUT_tri_o_OBUF[8]
    E21                  OBUF (Prop_obuf_I_O)         1.289     3.637 r  FPGA_GPIO_OUT_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.637    FPGA_GPIO_OUT_tri_o[8]
    E21                                                               r  FPGA_GPIO_OUT_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.399ns (49.617%)  route 1.421ns (50.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.576     0.912    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y92         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           1.421     2.473    FPGA_GPIO_OUT_tri_o_OBUF[7]
    E20                  OBUF (Prop_obuf_I_O)         1.258     3.731 r  FPGA_GPIO_OUT_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.731    FPGA_GPIO_OUT_tri_o[7]
    E20                                                               r  FPGA_GPIO_OUT_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.263ns (44.220%)  route 1.594ns (55.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.576     0.912    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           1.594     2.646    FPGA_GPIO_OUT_tri_o_OBUF[21]
    U19                  OBUF (Prop_obuf_I_O)         1.122     3.769 r  FPGA_GPIO_OUT_tri_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.769    FPGA_GPIO_OUT_tri_o[21]
    U19                                                               r  FPGA_GPIO_OUT_tri_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.376ns (47.940%)  route 1.494ns (52.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.577     0.913    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y94         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           1.494     2.548    FPGA_GPIO_OUT_tri_o_OBUF[14]
    D20                  OBUF (Prop_obuf_I_O)         1.235     3.783 r  FPGA_GPIO_OUT_tri_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.783    FPGA_GPIO_OUT_tri_o[14]
    D20                                                               r  FPGA_GPIO_OUT_tri_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_GPIO_OUT_tri_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.273ns (43.704%)  route 1.640ns (56.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.576     0.912    top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  top_i/peripherals_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           1.640     2.693    FPGA_GPIO_OUT_tri_o_OBUF[22]
    T22                  OBUF (Prop_obuf_I_O)         1.132     3.825 r  FPGA_GPIO_OUT_tri_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.825    FPGA_GPIO_OUT_tri_o[22]
    T22                                                               r  FPGA_GPIO_OUT_tri_o[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_peripherals_inst_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_peripherals_inst_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 0.085ns (2.303%)  route 3.606ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_peripherals_inst_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    25.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085    26.079 f  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123    26.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085    26.287 f  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725    28.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.691    24.321 f  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.881    26.202    top_i/peripherals_0/clk_wiz_0/inst/clkfbout_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.085    26.287 f  top_i/peripherals_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.725    28.012    top_i/peripherals_0/clk_wiz_0/inst/clkfbout_buf_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_peripherals_inst_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.026ns (1.838%)  route 1.389ns (98.162%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.441ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/clkfbout_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clkfbout_buf_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_sensor_inst_0_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_sensor_inst_0_clk_wiz_0_0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.065ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     2.369 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    -0.382 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576     0.194    top_i/sensor_0/clk_wiz_0/inst/clkfbout_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.223 f  top_i/sensor_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859     1.082    top_i/sensor_0/clk_wiz_0/inst/clkfbout_buf_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_sensor_inst_0_clk_wiz_0_0'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.077ns (2.656%)  route 2.822ns (97.344%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.065ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/clkfbout_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.367    -1.542    top_i/sensor_0/clk_wiz_0/inst/clkfbout_buf_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.165ns  (logic 0.085ns (2.686%)  route 3.080ns (97.314%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y31       BUFG                         0.000     5.000 f  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.515     6.515    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.165     3.350 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.567     4.917    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     5.002 f  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.513     6.515    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.026ns (2.318%)  route 1.095ns (97.682%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.580     0.580    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.122    -0.542 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.518    -0.024    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.578     0.580    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  delay_clk_top_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'delay_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/idelayctrl_0/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.085ns (2.701%)  route 3.062ns (97.299%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_top_clk_wiz_0_1 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y31       BUFG                         0.000     2.500 f  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.515     4.015    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     0.850 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     2.417    top_i/clk_wiz_0/inst/delay_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     2.502 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.495     3.997    top_i/sensor_0/gmax0505_streamer_0/inst/delay_clk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  top_i/sensor_0/gmax0505_streamer_0/inst/idelayctrl_0/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'delay_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/idelayctrl_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.164ns  (logic 0.026ns (2.234%)  route 1.138ns (97.766%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.580     0.580    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    top_i/clk_wiz_0/inst/delay_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.620     0.622    top_i/sensor_0/gmax0505_streamer_0/inst/delay_clk
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  top_i/sensor_0/gmax0505_streamer_0/inst/idelayctrl_0/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 3.718ns (51.545%)  route 3.495ns (48.455%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.615     2.902    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X66Y101        FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDSE (Prop_fdse_C_Q)         0.433     3.335 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.495     6.830    disp_spi_0_ss_iobuf_0/I
    E15                  OBUFT (Prop_obuft_I_O)       3.285    10.115 r  disp_spi_0_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.115    disp_spi_0_ss_io[0]
    E15                                                               r  disp_spi_0_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 3.634ns (49.676%)  route 3.681ns (50.324%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.445     2.732    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X64Y99         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDSE (Prop_fdse_C_Q)         0.379     3.111 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           3.681     6.792    disp_spi_0_io1_iobuf/I
    H17                  OBUFT (Prop_obuft_I_O)       3.255    10.047 r  disp_spi_0_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.047    disp_spi_0_io1_io
    H17                                                               r  disp_spi_0_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 3.638ns (50.473%)  route 3.570ns (49.527%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.445     2.732    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X64Y99         FDSE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDSE (Prop_fdse_C_Q)         0.379     3.111 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           3.570     6.681    disp_spi_0_io0_iobuf/I
    F16                  OBUFT (Prop_obuft_I_O)       3.259     9.940 r  disp_spi_0_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.940    disp_spi_0_io0_io
    F16                                                               r  disp_spi_0_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.650ns (52.686%)  route 3.278ns (47.314%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.123     1.202    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.725     3.012    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.691    -0.679 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     1.202    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.085     1.287 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.613     2.900    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X67Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.379     3.279 f  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/Q
                         net (fo=1, routed)           3.278     6.557    disp_spi_0_sck_iobuf/T
    E16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.271     9.828 r  disp_spi_0_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.828    disp_spi_0_sck_io
    E16                                                               r  disp_spi_0_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 1.372ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.711     1.103    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y147        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y147        FDRE (Prop_fdre_C_Q)         0.177     1.280 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     1.281    disp_spi_0_sck_iobuf/I
    E16                  OBUFT (Prop_obuft_I_O)       1.195     2.476 r  disp_spi_0_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.476    disp_spi_0_sck_io
    E16                                                               r  disp_spi_0_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 0.965ns (62.491%)  route 0.579ns (37.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.719     1.111    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X113Y149       FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/Q
                         net (fo=1, routed)           0.579     1.831    disp_spi_0_io1_iobuf/T
    H17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.655 r  disp_spi_0_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.655    disp_spi_0_io1_io
    H17                                                               r  disp_spi_0_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 0.965ns (36.694%)  route 1.665ns (63.306%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.660     1.052    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X67Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141     1.193 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/Q
                         net (fo=1, routed)           1.665     2.858    disp_spi_0_io0_iobuf/T
    F16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.682 r  disp_spi_0_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.682    disp_spi_0_io0_io
    F16                                                               r  disp_spi_0_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_spi_0_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 0.965ns (36.685%)  route 1.666ns (63.315%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.030     0.366    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.677     1.069    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.415    -0.346 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     0.366    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.392 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.660     1.052    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X67Y108        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y108        FDRE (Prop_fdre_C_Q)         0.141     1.193 r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/Q
                         net (fo=1, routed)           1.666     2.859    disp_spi_0_ss_iobuf_0/T
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.683 r  disp_spi_0_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.683    disp_spi_0_ss_io[0]
    E15                                                               r  disp_spi_0_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_clk_top_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'eth_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_CLK25M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 3.371ns (43.520%)  route 4.375ns (56.480%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_top_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y31       BUFG                         0.000    20.000 f  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.515    21.515    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.165    18.350 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.567    19.917    top_i/clk_wiz_0/inst/eth_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085    20.002 f  top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           2.808    22.810    ETH_CLK25M_OBUF
    D21                  OBUF (Prop_obuf_I_O)         3.286    26.097 f  ETH_CLK25M_OBUF_inst/O
                         net (fo=0)                   0.000    26.097    ETH_CLK25M
    D21                                                               f  ETH_CLK25M (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'eth_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_CLK25M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.267ns (47.743%)  route 1.387ns (52.257%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.580     0.580    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122    -0.542 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -0.024    top_i/clk_wiz_0/inst/eth_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=1, routed)           0.869     0.871    ETH_CLK25M_OBUF
    D21                  OBUF (Prop_obuf_I_O)         1.241     2.113 r  ETH_CLK25M_OBUF_inst/O
                         net (fo=0)                   0.000     2.113    ETH_CLK25M
    D21                                                               r  ETH_CLK25M (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  par_clk_sensor_inst_0_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/pulse_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            texp0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 2.758ns (40.807%)  route 4.000ns (59.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.110     1.946    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -4.301 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.704    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.085    -2.619 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.371    -1.248    top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/clk_i
    SLICE_X41Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/pulse_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDCE (Prop_fdce_C_Q)         0.379    -0.869 r  top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/pulse_o_reg/Q
                         net (fo=1, routed)           4.000     3.132    texp0_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         2.379     5.511 r  texp0_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.511    texp0_0
    Y6                                                                r  texp0_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/pulse_o_reg/C
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            texp0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.290ns (41.567%)  route 1.813ns (58.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.338     0.338 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.779    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.665 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.136    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    -1.110 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.543    -0.567    top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/clk_i
    SLICE_X41Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/pulse_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/pulse_o_reg/Q
                         net (fo=1, routed)           1.813     1.387    texp0_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.149     2.536 r  texp0_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.536    texp0_0
    Y6                                                                r  texp0_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sensor_clk_top_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'sensor_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SENSOR_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 2.444ns (36.779%)  route 4.201ns (63.221%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_top_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y31       BUFG                         0.000    10.000 f  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.515    11.515    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     8.350 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     9.917    top_i/clk_wiz_0/inst/sensor_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    10.002 f  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           2.634    12.636    SENSOR_CLK_OBUF
    M22                  OBUF (Prop_obuf_I_O)         2.359    14.995 f  SENSOR_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    14.995    SENSOR_CLK
    M22                                                               f  SENSOR_CLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'sensor_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SENSOR_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.156ns (47.041%)  route 1.301ns (52.959%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sensor_clk_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.580     0.580    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    top_i/clk_wiz_0/inst/sensor_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.783     0.785    SENSOR_CLK_OBUF
    M22                  OBUF (Prop_obuf_I_O)         1.130     1.914 r  SENSOR_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.914    SENSOR_CLK
    M22                                                               r  SENSOR_CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usb_clk_top_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'usb_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            USB_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.753ns  (logic 3.381ns (43.615%)  route 4.371ns (56.385%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_top_clk_wiz_0_1 fall edge)
                                                     41.667    41.667 f  
    BUFGCTRL_X0Y31       BUFG                         0.000    41.667 f  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        1.515    43.182    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    40.017 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    41.584    top_i/clk_wiz_0/inst/usb_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085    41.669 f  top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           2.804    44.473    USB_REFCLK_OBUF
    A22                  OBUF (Prop_obuf_I_O)         3.296    47.769 f  USB_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    47.769    USB_REFCLK
    A22                                                               f  USB_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'usb_clk_top_clk_wiz_0_1'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            USB_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.277ns (48.010%)  route 1.383ns (51.990%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk_top_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.580     0.580    top_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    top_i/clk_wiz_0/inst/usb_clk_top_clk_wiz_0_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.865     0.867    USB_REFCLK_OBUF
    A22                  OBUF (Prop_obuf_I_O)         1.251     2.119 r  USB_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.119    USB_REFCLK
    A22                                                               r  USB_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  badc_spi_clk_peripherals_inst_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 badc_spi_0_io1_io
                            (input port)
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.882ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  badc_spi_0_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    badc_spi_0_io1_iobuf/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.882     0.882 r  badc_spi_0_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.882    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.392     2.563    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 badc_spi_0_io0_io
                            (input port)
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.882ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  badc_spi_0_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    badc_spi_0_io0_iobuf/IO
    H15                  IBUF (Prop_ibuf_I_O)         0.882     0.882 r  badc_spi_0_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.882    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         1.397     2.568    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 badc_spi_0_io0_io
                            (input port)
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.179ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  badc_spi_0_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    badc_spi_0_io0_iobuf/IO
    H15                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  badc_spi_0_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.179    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.902     1.330    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y99         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 badc_spi_0_io1_io
                            (input port)
  Destination:            top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by badc_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.179ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  badc_spi_0_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    badc_spi_0_io1_iobuf/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  badc_spi_0_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.179    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=231, routed)         0.898     1.326    top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y63         FDRE                                         r  top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 0.115ns (3.001%)  route 3.717ns (96.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.563     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.115     2.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.154     3.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.303     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 0.115ns (3.001%)  route 3.717ns (96.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.563     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.115     2.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.154     3.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.303     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 0.115ns (3.001%)  route 3.717ns (96.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.563     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.115     2.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.154     3.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.303     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.832ns  (logic 0.115ns (3.001%)  route 3.717ns (96.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          2.563     2.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X63Y45         LUT5 (Prop_lut5_I0_O)        0.115     2.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.154     3.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.303     3.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.601ns  (logic 0.325ns (9.026%)  route 3.276ns (90.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.477     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     2.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     3.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.601ns  (logic 0.325ns (9.026%)  route 3.276ns (90.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.477     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     2.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     3.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.601ns  (logic 0.325ns (9.026%)  route 3.276ns (90.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.477     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     2.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     3.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.601ns  (logic 0.325ns (9.026%)  route 3.276ns (90.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.477     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     2.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     3.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.601ns  (logic 0.325ns (9.026%)  route 3.276ns (90.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.477     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     2.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     3.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.601ns  (logic 0.325ns (9.026%)  route 3.276ns (90.974%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.477     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.105     1.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.772     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.105     2.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.652     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.115     3.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.288     3.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.000ns (0.000%)  route 0.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.653     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.000ns (0.000%)  route 0.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.653     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.000ns (0.000%)  route 0.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.653     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.000ns (0.000%)  route 0.653ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.653     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.000ns (0.000%)  route 0.718ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.718     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.000ns (0.000%)  route 0.718ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.718     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.000ns (0.000%)  route 0.718ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.718     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X70Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.000ns (0.000%)  route 0.729ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X64Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X64Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.763     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X69Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.763     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X69Y45         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y45         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  disp_spi_clk_peripherals_inst_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_spi_0_io1_io
                            (input port)
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.385ns  (logic 1.385ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.638ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.647ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  disp_spi_0_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    disp_spi_0_io1_iobuf/IO
    H17                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  disp_spi_0_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.385    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.112     1.094    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.171 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.541     2.712    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.329    -0.617 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     1.095    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077     1.172 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         1.552     2.723    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_spi_0_io1_io
                            (input port)
  Destination:            top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by disp_spi_clk_peripherals_inst_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  disp_spi_0_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    disp_spi_0_io1_iobuf/IO
    H17                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  disp_spi_0_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.222    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3514, routed)        0.033     0.399    top_i/peripherals_0/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.950     1.378    top_i/peripherals_0/clk_wiz_0/inst/clk_in1_peripherals_inst_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.747    -0.369 r  top_i/peripherals_0/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     0.399    top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.428 r  top_i/peripherals_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=265, routed)         0.988     1.416    top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y149        FDRE                                         r  top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  par_clk_sensor_inst_0_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdig0_0
                            (input port)
  Destination:            top_i/sensor_0/frame_engine_0/inst/edge_cap_1/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 0.867ns (18.731%)  route 3.764ns (81.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  tdig0_0 (IN)
                         net (fo=0)                   0.000     0.000    tdig0_0
    W5                   IBUF (Prop_ibuf_I_O)         0.867     0.867 r  tdig0_0_IBUF_inst/O
                         net (fo=1, routed)           3.764     4.631    top_i/sensor_0/frame_engine_0/inst/edge_cap_1/fot_i
    SLICE_X41Y74         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_1/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    -1.689    top_i/sensor_0/frame_engine_0/inst/edge_cap_1/clk_i
    SLICE_X41Y74         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_1/capture_reg_reg[1]/C

Slack:                    inf
  Source:                 tdig1_0
                            (input port)
  Destination:            top_i/sensor_0/frame_engine_0/inst/edge_cap_3/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 0.896ns (21.438%)  route 3.284ns (78.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  tdig1_0 (IN)
                         net (fo=0)                   0.000     0.000    tdig1_0
    Y5                   IBUF (Prop_ibuf_I_O)         0.896     0.896 r  tdig1_0_IBUF_inst/O
                         net (fo=1, routed)           3.284     4.180    top_i/sensor_0/frame_engine_0/inst/edge_cap_3/fval_i
    SLICE_X43Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_3/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        1.220    -1.689    top_i/sensor_0/frame_engine_0/inst/edge_cap_3/clk_i
    SLICE_X43Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_3/capture_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdig1_0
                            (input port)
  Destination:            top_i/sensor_0/frame_engine_0/inst/edge_cap_3/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.193ns (9.797%)  route 1.777ns (90.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  tdig1_0 (IN)
                         net (fo=0)                   0.000     0.000    tdig1_0
    Y5                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  tdig1_0_IBUF_inst/O
                         net (fo=1, routed)           1.777     1.970    top_i/sensor_0/frame_engine_0/inst/edge_cap_3/fval_i
    SLICE_X43Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_3/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.808    -0.969    top_i/sensor_0/frame_engine_0/inst/edge_cap_3/clk_i
    SLICE_X43Y75         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_3/capture_reg_reg[1]/C

Slack:                    inf
  Source:                 tdig0_0
                            (input port)
  Destination:            top_i/sensor_0/frame_engine_0/inst/edge_cap_1/capture_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.172ns  (logic 0.165ns (7.578%)  route 2.008ns (92.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  tdig0_0 (IN)
                         net (fo=0)                   0.000     0.000    tdig0_0
    W5                   IBUF (Prop_ibuf_I_O)         0.165     0.165 r  tdig0_0_IBUF_inst/O
                         net (fo=1, routed)           2.008     2.172    top_i/sensor_0/frame_engine_0/inst/edge_cap_1/fot_i
    SLICE_X41Y74         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_1/capture_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4096, routed)        0.808    -0.969    top_i/sensor_0/frame_engine_0/inst/edge_cap_1/clk_i
    SLICE_X41Y74         FDCE                                         r  top_i/sensor_0/frame_engine_0/inst/edge_cap_1/capture_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ser_clk_sensor_inst_0_clk_wiz_0_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr_data_n_i_0_0[13]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.140ns  (logic 1.801ns (22.130%)  route 6.339ns (77.870%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 0.367 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ddr_data_n_i_0_0[13] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_data_n_i[0]
    R18                  IBUFDS (Prop_ibufds_IB_O)    0.831     0.831 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.496     3.327    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_data
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     4.297 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.843     8.140    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/D[0]
    SLICE_X63Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     2.798 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -2.440 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -0.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -0.909 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276     0.367    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[13]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 1.801ns (22.524%)  route 6.196ns (77.476%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ddr_data_n_i_0_0[13] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_data_n_i[0]
    R18                  IBUFDS (Prop_ibufds_IB_O)    0.831     0.831 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.496     3.327    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_data
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     4.297 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.700     7.998    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/D[0]
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.276    -1.633    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X62Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[13].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[14]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.808ns  (logic 1.790ns (22.925%)  route 6.018ns (77.075%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 0.366 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  ddr_data_n_i_0_0[14] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_data_n_i[0]
    P16                  IBUFDS (Prop_ibufds_IB_O)    0.820     0.820 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.446     3.266    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_data
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     4.236 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.572     7.808    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/D[0]
    SLICE_X67Y76         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     2.798 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -2.440 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -0.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -0.909 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.275     0.366    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X67Y76         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[15]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.751ns  (logic 1.833ns (23.647%)  route 5.918ns (76.353%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 0.368 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  ddr_data_n_i_0_0[15] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_data_n_i[0]
    N15                  IBUFDS (Prop_ibufds_IB_O)    0.863     0.863 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.098     2.961    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_data
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     3.931 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.820     7.751    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/D[0]
    SLICE_X64Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     2.798 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -2.440 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -0.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -0.909 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277     0.368    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X64Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[15].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[7]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.704ns  (logic 1.795ns (23.296%)  route 5.909ns (76.704%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 0.372 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K20                                               0.000     0.000 f  ddr_data_n_i_0_0[7] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_data_n_i[0]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.825     0.825 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.064     2.888    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_data
    IDELAY_X1Y135        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     3.858 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.846     7.704    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/D[0]
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     2.798 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -2.440 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -0.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -0.909 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.281     0.372    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[4]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.661ns  (logic 1.783ns (23.274%)  route 5.878ns (76.726%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 0.368 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 f  ddr_data_n_i_0_0[4] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_data_n_i[0]
    L21                  IBUFDS (Prop_ibufds_IB_O)    0.813     0.813 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.012     2.825    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_data
    IDELAY_X1Y140        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     3.795 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.867     7.661    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/D[0]
    SLICE_X67Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     2.798 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -2.440 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -0.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -0.909 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277     0.368    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X67Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[8]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.658ns  (logic 1.876ns (24.491%)  route 5.783ns (75.509%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  ddr_data_n_i_0_0[8] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_data_n_i[0]
    T16                  IBUFDS (Prop_ibufds_IB_O)    0.906     0.906 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.181     3.087    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_data
    IDELAY_X1Y136        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     4.057 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.602     7.658    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_des_0/D[0]
    SLICE_X63Y80         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277    -1.632    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y80         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[14]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.649ns  (logic 1.790ns (23.402%)  route 5.859ns (76.598%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  ddr_data_n_i_0_0[14] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_data_n_i[0]
    P16                  IBUFDS (Prop_ibufds_IB_O)    0.820     0.820 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.446     3.266    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_data
    IDELAY_X1Y143        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     4.236 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.413     7.649    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/D[0]
    SLICE_X66Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.279    -1.630    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[14].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[9]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.649ns  (logic 1.807ns (23.627%)  route 5.842ns (76.373%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 f  ddr_data_n_i_0_0[9] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_data_n_i[0]
    N22                  IBUFDS (Prop_ibufds_IB_O)    0.837     0.837 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.280     3.117    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_data
    IDELAY_X1Y133        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     4.087 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.562     7.649    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_des_0/D[0]
    SLICE_X62Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -4.440 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -2.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -2.909 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.274    -1.635    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X62Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_n_i_0_0[12]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.547ns  (logic 1.841ns (24.387%)  route 5.707ns (75.613%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 0.368 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 f  ddr_data_n_i_0_0[12] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_data_n_i[0]
    R20                  IBUFDS (Prop_ibufds_IB_O)    0.871     0.871 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ibufds_0/O
                         net (fo=1, routed)           2.108     2.979    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_data
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.970     3.949 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           3.598     7.547    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_des_0/D[0]
    SLICE_X64Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.798     2.798 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.801    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    -2.440 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    -0.986    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.077    -0.909 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         1.277     0.368    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X64Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr_data_p_i_0_0[6]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.162ns  (logic 0.598ns (18.906%)  route 2.564ns (81.094%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 1.060 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  ddr_data_p_i_0_0[6] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_data_p_i[0]
    L18                  IBUFDS (Prop_ibufds_I_O)     0.319     0.319 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.793     1.111    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_data
    IDELAY_X1Y138        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.390 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.772     3.162    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/D[0]
    SLICE_X65Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     2.369 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -0.382 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.194    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.223 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.837     1.060    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X65Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[0]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.216ns  (logic 0.605ns (18.818%)  route 2.611ns (81.182%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  ddr_data_p_i_0_0[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_data_p_i[0]
    J20                  IBUFDS (Prop_ibufds_I_O)     0.326     0.326 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ibufds_0/O
                         net (fo=1, routed)           0.775     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_data
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.380 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.836     3.216    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/D[0]
    SLICE_X66Y77         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.835    -0.942    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/ddr_clk_i
    SLICE_X66Y77         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[3]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.278ns  (logic 0.614ns (18.718%)  route 2.664ns (81.282%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  ddr_data_p_i_0_0[3] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_data_p_i[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.335     0.335 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.771     1.106    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_data
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.385 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.893     3.278    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/D[0]
    SLICE_X66Y67         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.840    -0.937    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y67         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[6]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.280ns  (logic 0.598ns (18.230%)  route 2.682ns (81.771%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  ddr_data_p_i_0_0[6] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_data_p_i[0]
    L18                  IBUFDS (Prop_ibufds_I_O)     0.319     0.319 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.793     1.111    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_data
    IDELAY_X1Y138        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.390 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.889     3.280    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/D[0]
    SLICE_X63Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.836    -0.941    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X63Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[1]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.281ns  (logic 0.607ns (18.501%)  route 2.674ns (81.499%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  ddr_data_p_i_0_0[1] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_data_p_i[0]
    J21                  IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.828     1.156    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_data
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.435 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.846     3.281    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/D[0]
    SLICE_X66Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.837    -0.940    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y79         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[7]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.325ns  (logic 0.604ns (18.159%)  route 2.721ns (81.841%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  ddr_data_p_i_0_0[7] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_data_p_i[0]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.325     0.325 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.974     1.298    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_data
    IDELAY_X1Y135        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.577 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.748     3.325    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/D[0]
    SLICE_X65Y80         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.838    -0.939    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X65Y80         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[3]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.330ns  (logic 0.614ns (18.425%)  route 2.716ns (81.575%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 1.062 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  ddr_data_p_i_0_0[3] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_data_p_i[0]
    J18                  IBUFDS (Prop_ibufds_I_O)     0.335     0.335 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.771     1.106    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_data
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.385 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.945     3.330    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/D[0]
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     2.369 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -0.382 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.194    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.223 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.839     1.062    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y68         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[1]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.346ns  (logic 0.607ns (18.143%)  route 2.739ns (81.857%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 1.059 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  ddr_data_p_i_0_0[1] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_data_p_i[0]
    J21                  IBUFDS (Prop_ibufds_I_O)     0.328     0.328 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.828     1.156    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_data
    IDELAY_X1Y141        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.435 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.911     3.346    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/D[0]
    SLICE_X67Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     2.369 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -0.382 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.194    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.223 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.836     1.059    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X67Y78         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/ddr_des_0/data_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[4]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.389ns  (logic 0.592ns (17.482%)  route 2.796ns (82.518%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  ddr_data_p_i_0_0[4] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_data_p_i[0]
    L21                  IBUFDS (Prop_ibufds_I_O)     0.313     0.313 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ibufds_0/O
                         net (fo=1, routed)           0.936     1.249    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_data
    IDELAY_X1Y140        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.528 r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/idelay2_0/DATAOUT
                         net (fo=2, routed)           1.861     3.389    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/D[0]
    SLICE_X66Y85         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N19                                               0.000     0.000 r  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.382 r  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.806    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    -1.777 r  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.843    -0.934    top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/ddr_clk_i
    SLICE_X66Y85         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/ddr_des_0/data_reg[1]/C

Slack:                    inf
  Source:                 ddr_data_p_i_0_0[0]
                            (input port)
  Destination:            top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ser_clk_sensor_inst_0_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.409ns  (logic 0.605ns (17.753%)  route 2.803ns (82.247%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 1.061 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  ddr_data_p_i_0_0[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_data_p_i[0]
    J20                  IBUFDS (Prop_ibufds_I_O)     0.326     0.326 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ibufds_0/O
                         net (fo=1, routed)           0.775     1.101    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_data
    IDELAY_X1Y149        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      0.279     1.380 r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/idelay2_0/DATAOUT
                         net (fo=2, routed)           2.029     3.409    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/D[0]
    SLICE_X67Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk_sensor_inst_0_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    N19                                               0.000     2.000 f  ddr_clk_p_i_0_0 (IN)
                         net (fo=0)                   0.000     2.000    top_i/sensor_0/clk_wiz_0/inst/clk_in1_p
    N19                  IBUFDS (Prop_ibufds_I_O)     0.369     2.369 f  top_i/sensor_0/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.849    top_i/sensor_0/clk_wiz_0/inst/clk_in1_sensor_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -0.382 f  top_i/sensor_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.194    top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     0.223 f  top_i/sensor_0/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=352, routed)         0.838     1.061    top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/ddr_clk_i
    SLICE_X67Y69         FDRE                                         r  top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/ddr_des_0/data_n_reg/C  (IS_INVERTED)





