INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/C1W/sim/C1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C1W
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/gp/GITverilog/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/conv_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_seq
