$date
	Sat May 17 14:34:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sumador_tb $end
$var parameter 32 ! DURATION $end
$var reg 3 " Entrada [2:0] $end
$var reg 1 # clk $end
$var integer 32 $ i [31:0] $end
$scope module UUT $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' Cin $end
$var wire 1 ( Cout $end
$var wire 1 ) S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
x)
x(
x'
x&
x%
b0 $
0#
bx "
$end
#50000
1#
#100000
0)
0(
0%
0&
0'
0#
b1 $
b0 "
#150000
1#
#200000
1)
1'
0#
b10 $
b1 "
#250000
1#
#300000
1&
0'
0#
b11 $
b10 "
#350000
1#
#400000
0)
1(
1'
0#
b100 $
b11 "
#450000
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
