Aim: To design and implement two input NAND Gate and NOR Gate 
using CMOS Logic and measure its porpogation delay wrt each input considering wrost case condition
