ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 1
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32_sfdp_data.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c"
  25              		.section	.text.driver_check_FlagBUSY,"ax",%progbits
  26              		.align	1
  27              		.global	driver_check_FlagBUSY
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	driver_check_FlagBUSY:
  33              	.LVL0:
  34              	.LFB867:
   1:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
   2:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   ******************************************************************************
   3:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @file    stm32_sfdp_data.c
   4:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @author  MCD Application Team
   5:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief   This file includes a driver for SFDP support
   6:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   ******************************************************************************
   7:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @attention
   8:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
   9:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * All rights reserved.
  11:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
  12:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * in the root directory of this software component.
  14:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
  16:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   ******************************************************************************
  17:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  18:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  19:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /* Includes ------------------------------------------------------------------*/
  20:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #include "stm32_extmem_conf.h"
  21:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  22:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #if defined(EXTMEM_DRIVER_NOR_SFDP) && (EXTMEM_DRIVER_NOR_SFDP == 1)
  23:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #include "stm32_sfdp_driver_api.h"
  24:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #include "stm32_sfdp_data.h"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 2


  25:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #if EXTMEM_DRIVER_NOR_SFDP_DEBUG_LEVEL != 0 && defined(EXTMEM_MACRO_DEBUG)
  26:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #include <stdio.h>
  27:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* EXTMEM_DRIVER_NOR_SFDP_DEBUG_LEVEL != 0 && EXTMEM_MACRO_DEBUG */
  28:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #include <string.h>
  29:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  30:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA Data module
  31:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @ingroup NOR_SFDP
  32:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
  33:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  34:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  35:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /* Private defines ------------------------------------------------------------*/
  36:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Private_Defines Private Defines
  37:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * This group contains all private defines of the NOR SFDP data module.
  38:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
  39:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  40:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  41:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @brief Reset method definition
  42:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
  43:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * Defines the reset method used for SFDP.
  44:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  45:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef enum
  46:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
  47:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_NONE,
  48:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_FH_4DATA_8CLOCK,
  49:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_FH_4DATA_10CLOCK,
  50:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_FH_4DATA_16CLOCK,
  51:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_INSTRUCTION_F0,
  52:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_INSTRUCTION_66_99,
  53:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_ERROR
  54:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } RESET_METHOD;
  55:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  56:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @brief TRUE definition
  57:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
  58:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * Defines the value for true.
  59:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  60:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define EXTMEM_SFDP_TRUE  1u      /**< True value */
  61:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  62:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @brief FALSE definition
  63:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
  64:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * Defines the value for false.
  65:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  66:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define EXTMEM_SFDP_FALSE 0u      /**< False value */
  67:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  68:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @brief No address management definition
  69:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *
  70:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * Value indicating no address management case.
  71:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  72:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define EXTMEM_ADDRESS_NONE 0xFFu      /**< No address management */
  73:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  74:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
  75:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Clock definition for 200 MHz
  76:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  77:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define CLOCK_200MHZ   200000000u
  78:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
  79:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Clock definition for 166 MHz
  80:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  81:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define CLOCK_166MHZ   166000000u
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 3


  82:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
  83:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Clock definition for 133 MHz
  84:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  85:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define CLOCK_133MHZ   133000000u
  86:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
  87:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Clock definition for 100 MHz
  88:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  89:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define CLOCK_100MHZ   100000000u
  90:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
  91:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
  92:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP signature
  93:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  94:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_SIGNATURE                0x50444653U
  95:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_SIGNATURE_INVERTED       0x44505346U
  96:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
  97:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP header size
  98:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
  99:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_HEADER_SIZE              8U
 100:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 101:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 102:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP param header size
 103:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 104:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_PARAM_HEADER_SIZE        8U
 105:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 106:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 107:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP basic table default size
 108:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 109:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE  23u
 110:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 111:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 112:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP Basic Parameter Table (MSB and LSB)
 113:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 114:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_BASIC_PARAMETER_TABLE_MSB    0xFFU
 115:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_BASIC_PARAMETER_TABLE_LSB    0x00U
 116:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 117:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 118:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief DEBUG macro string
 119:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 120:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #if EXTMEM_DRIVER_NOR_SFDP_DEBUG_LEVEL > 3 && defined(EXTMEM_MACRO_DEBUG)
 121:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_DEBUG_STR(_STR_)     do{                              \
 122:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                       EXTMEM_MACRO_DEBUG("\t\tSFDP::");\
 123:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                       EXTMEM_MACRO_DEBUG(_STR_);       \
 124:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                       EXTMEM_MACRO_DEBUG("\n");        \
 125:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     }while(0);
 126:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #else
 127:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_DEBUG_STR(_STR_)
 128:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* EXTMEM_DRIVER_NOR_SFDP_DEBUG_LEVEL > 3 && EXTMEM_MACRO_DEBUG */
 129:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 130:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 131:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief DEBUG macro string + integer value
 132:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 133:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #if EXTMEM_DRIVER_NOR_SFDP_DEBUG_LEVEL > 3 && defined(EXTMEM_MACRO_DEBUG)
 134:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_DEBUG_INT(_STR_,_INT_) do {                                                \
 135:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          char int_char[50];                             \
 136:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          EXTMEM_MACRO_DEBUG("\t\tSFDP::");              \
 137:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          (void)sprintf(int_char,"%s0x%x",_STR_, _INT_); \
 138:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          EXTMEM_MACRO_DEBUG((uint8_t *)int_char);       \
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 4


 139:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          EXTMEM_MACRO_DEBUG("\n");                      \
 140:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        }while(0);
 141:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #else
 142:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define SFDP_DEBUG_INT(_STR_,_INT_)
 143:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* EXTMEM_DRIVER_NOR_SFDP_DEBUG_LEVEL > 3 && EXTMEM_MACRO_DEBUG */
 144:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 145:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 146:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief DEBUG macro for function call
 147:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 148:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #define CHECK_FUNCTION_CALL(_FUNC_)  do{                             \
 149:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          retr = _FUNC_;              \
 150:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          if ( EXTMEM_SFDP_OK != retr)\
 151:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          {                           \
 152:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            goto error;               \
 153:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          }                           \
 154:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        }while(0);
 155:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 156:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 157:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @}
 158:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 159:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 160:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /* Private typedefs ---------------------------------------------------------*/
 161:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Private_TypeDefs Private typedefs
 162:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
 163:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 164:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 165:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 166:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Memory link configuration structure.
 167:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 168:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef struct
 169:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 170:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SAL_XSPI_PhysicalLinkTypeDef PhyLink;    /*!< Physical link type */
 171:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t                      DummyCycle; /*!< Number of dummy cycles */
 172:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } TableConfig_t;
 173:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 174:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 175:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 176:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP parameter header structure.
 177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef struct
 179:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 180:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t ID_lsb;                 /*!< Least significant byte of ID */
 181:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t Minor_revision;         /*!< Minor revision */
 182:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t Major_revision;         /*!< Major revision */
 183:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t Length;                 /*!< Length of the table */
 184:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t TableAddressPointer[3]; /*!< Table address pointer */
 185:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t ID_msb;                 /*!< Most significant byte of ID */
 186:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_ParameterHeader_t;
 187:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 188:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 189:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP parameter table structure.
 190:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 191:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef struct
 192:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 193:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_ParamID_TypeDef type;  /*!< List of parameter tables available */
 194:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t address;           /*!< Address of the table */
 195:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t size;               /*!< Size of the table */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 5


 196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_ParameterTable_t;
 197:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 198:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 199:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP JEDEC Basic Parameters structure.
 200:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 201:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef struct
 202:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 203:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t size;
 204:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   union
 205:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint8_t data_BYTE[23 * 4]; /*!< Data in bytes format */
 207:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t data_DWORD[23];   /*!< Data in DWORD format */
 208:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 210:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t BlockSectorEraseSizes:2;
 213:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t WriteGranularity:1;
 214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t VolatileRegisterProtect:1;
 215:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t WriteEnableInstructionVolatileRegister:1;
 216:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :3;
 217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4KEraseInstruction:8;
 218:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Support_1S1S2SFastRead:1;
 219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t AddressBytes:2;
 220:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Support_DTR:1;
 221:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Support_1S2S2SFastRead:1;
 222:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Support_1S4S4SFastRead:1;
 223:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Support_1S1S4SFastRead:1;
 224:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :8;
 225:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D1;
 226:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 228:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t FlashSize;
 229:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D2;
 230:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 231:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Fast read */
 232:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 233:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 234:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4S4S_DummyClock:5;
 235:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4S4S_ModeClock:3;
 236:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4S4S_FastReadInstruction:8;
 237:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S4S_DummyClock:5;
 238:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S4S_ModeClock:3;
 239:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S4S_FastReadInstruction:8;
 240:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D3;
 241:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 242:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S2S_DummyClock:5;
 244:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S2S_ModeClock:3;
 245:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S2S_FastReadInstruction:8;
 246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2S2S_DummyClock:5;
 247:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2S2S_ModeClock:3;
 248:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2S2S_FastReadInstruction:8;
 249:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D4;
 250:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 252:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _2S2S2S_FastReadSupport:1;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 6


 253:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :3;
 254:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_FastReadSupport:1;
 255:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :27;
 256:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D5;
 257:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :16;
 260:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _2S2S2S_DummyClock:5;
 261:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _2S2S2S_ModeClock:3;
 262:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _2S2S2S_FastReadInstruction:8;
 263:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D6;
 264:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 265:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 266:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :16;
 267:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_DummyClock:5;
 268:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_ModeClock:3;
 269:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_FastReadInstruction:8;
 270:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D7;
 271:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 272:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Erase */
 273:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 274:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 275:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType1_Size:8;
 276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType1_Instruction:8;
 277:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType2_Size:8;
 278:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType2_Instruction:8;
 279:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D8;
 280:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 281:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 282:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType3_Size:8;
 283:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType3_Instruction:8;
 284:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType4_Size:8;
 285:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType4_Instruction:8;
 286:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D9;
 287:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 288:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Timing */
 289:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 290:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 291:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t MutliplierEraseTime:4;
 292:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType1_TypicalTime_count:5;
 293:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType1_TypicalTime_units:2;
 294:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType2_TypicalTime_count:5;
 295:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType2_TypicalTime_units:2;
 296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType3_TypicalTime_count:5;
 297:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType3_TypicalTime_units:2;
 298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType4_TypicalTime_count:5;
 299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseType4_TypicalTime_units:2;
 300:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D10;
 301:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 302:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 303:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t MutliplierProgamTime:4;
 304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t PageSize:4;
 305:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t PageProgram_TypicalTime:6;
 306:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ByteProgram_TypicalTime:5;
 307:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t AddByteProgram_TypicalTime:5;
 308:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 309:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ChipErase_TypicalTime_count:5;   /* 28:24 count */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 7


 310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ChipErase_TypicalTime_units:2;   /* 30:29 units (00b: 16 ms, 01b: 256 ms, 10b: 4 s
 311:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 312:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :1;
 313:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D11;
 314:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 315:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 316:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ProhibitedOpDuringProgramSuspend:4;
 317:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ProhibitedOpDuringEraseSuspend:4;
 318:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :1;
 319:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ProgramResumeToSuspendInterval:4;
 320:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t SuspendInProgress_ProgramMaxLatency:7;
 321:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EraseResumeToSuspendInterval:4;
 322:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t SuspendInProgress_EraseMaxLatency:7;
 323:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :1;
 324:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D12;
 325:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 326:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 327:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ProgramResume_Intruction:8;
 328:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ProgramSuspend_Intruction:8;
 329:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Resume_Intruction:8;
 330:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Suspend_Intruction:8;
 331:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D13;
 332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 333:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 334:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :2;
 335:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t StatusRegister:6;
 336:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ExitDeepPowerdownDelay:7;
 337:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t ExitDeepPowerdown_Instruction:8;
 338:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t EnterDeepPowerdown_Instruction:8;
 339:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t DeepPowerdown_Support:1;
 340:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D14;
 341:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 342:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 343:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_DisableSequence:4;
 344:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_EnableSequence:5;
 345:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _0S4S4S_Support:1;
 346:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _0S4S4S_ExitMethod:6;
 347:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _0S4S4S_EntryMethod:4;
 348:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t QuadEnableRequirement:3;
 349:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t HoldORReset_Disable:1;
 350:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :8;
 351:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D15;
 352:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 353:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 354:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t VolatileNonVolatileRegister_WriteEnable:7;
 355:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :1;
 356:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t SoftResetRescueSequence_Support:6;
 357:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Exit4ByteAddressing:10;
 358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t Enter4ByteAddressing:8;
 359:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D16;
 360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Added one for octal management, this part depends on the information size of the flash dev
 361:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 362:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 363:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S8S8S_DummyClock:5;
 364:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S8S8S_ModeClock:3;
 365:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S8S8S_FastReadInstruction:8;
 366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S8S_DummyClock:5;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 8


 367:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S8S_ModeClock:3;
 368:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1S8S_FastReadInstruction:8;
 369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D17;
 370:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 371:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :18;
 373:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t VariableOutputDriverStrength:5;
 374:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t JEDECSPIProtocolReset:1;
 375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t DataStrobeSTRMode:2;
 376:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t DataSTrobeQPISTRMode:1;
 377:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t DataSTrobeQPIDTRMode:1;
 378:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :1;
 379:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t OctalDTRCommandExtension:2;
 380:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t OctalByteOrder:1;
 381:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D18;
 382:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 383:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 384:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8s8s8s_DisableSequence:4;
 385:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8s8s8s_EnableSequence:5;
 386:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8S8S8S_Support:1;
 387:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8S8S8S_ExitMethod:6;
 388:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8S8S8S_EnterMethod:4;
 389:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t OctalRequirement:3;
 390:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :9;
 391:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D19;
 392:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 393:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 394:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_MaximumSpeedWithoutStrobe:4; /* 1111b: not supported, 1110b: not character
 395:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                          1100b: 400 MHz, 1011b: 333 MHz, 1010b: 266
 396:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                          1000b: 200 MHz, 0111b: 166 MHz, 0110b: 133
 397:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                          0100b: 80 MHz,  0011b: 66 MHz, 0010b: 50 M
 398:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4S4S_MaximumSpeedWithStrobe:4;
 399:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4D4D_MaximumSpeedWithoutStrobe:4;
 400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4D4D_MaximumSpeedWithStrobe:4;
 401:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8S8S8S_MaximumSpeedWithoutStrobe:4;
 402:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8S8S8S_MaximumSpeedWithStrobe:4;
 403:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8D8D8D_MaximumSpeedWithoutStrobe:4;
 404:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _8D8D8D_MaximumSpeedWithStrobe:4;
 405:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D20;
 406:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 408:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1D1D_FastReadSupport:1;
 409:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2D2D_FastReadSupport:1;
 410:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4D4D_FastReadSupport:1;
 411:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4D4D_FastReadSupport:1;
 412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t :28;
 413:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D21;
 414:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
 415:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 416:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1D1D_DummyClock:5;
 417:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1D1D_ModeClock:3;
 418:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S1D1D_FastReadInstruction:8;
 419:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2D2D_DummyClock:5;
 420:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2D2D_ModeClock:3;
 421:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S2D2D_FastReadInstruction:8;
 422:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D22;
 423:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       struct
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 9


 424:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 425:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4D4D_DummyClock:5;
 426:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4D4D_ModeClock:3;
 427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _1S4D4D_FastReadInstruction:8;
 428:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4D4D_DummyClock:5;
 429:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4D4D_ModeClock:3;
 430:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         uint32_t _4S4D4D_FastReadInstruction:8;
 431:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       } D23;
 432:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } Param_DWORD;
 433:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   } Params;
 434:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_JEDECBasic_Params_t;
 435:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 436:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 437:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP JEDEC 4ByteAddress Params definition
 438:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 439:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef union
 440:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 441:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t data_BYTE[2 * 4]; /*!< data in BYTE format */
 442:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t data_DWORD[2];   /*!< data in DWORD format */
 443:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   struct
 444:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 445:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 446:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 447:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S1S_ReadCommand:1;       /*!< Instruction=13h */
 448:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S1S_FastReadCommand:1;   /*!< Instruction=0Ch */
 449:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S2S_FastReadCommand:1;   /*!< Instruction=3Ch */
 450:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S2S2S_FastReadCommand:1;   /*!< Instruction=BCh */
 451:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S4S_FastReadCommand:1;   /*!< Instruction=6Ch */
 452:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S4S4S_FastReadCommand:1;   /*!< Instruction=ECh */
 453:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S1S_PageProgramCommand:1;/*!< Instruction=12h */
 454:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S4S_PageProgramCommand:1;/*!< Instruction=34h */
 455:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S4S4S_PageProgramCommand:1;/*!< Instruction=3Eh */
 456:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_EraseCommandType1size:1;    /*!< support of erase type1 */
 457:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_EraseCommandType2size:1;    /*!< Instruction lookup in next Dword */
 458:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_EraseCommandType3size:1;    /*!< Instruction lookup in next Dword */
 459:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_EraseCommandType4size:1;    /*!< Instruction lookup in next Dword */
 460:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1D1D_DTRReadCommand:1;    /*!< Instruction=0Eh */
 461:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S2D2D_DTRReadCommand:1;    /*!< Instruction=BEh */
 462:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S4D4D_DTRReadCommand:1;    /*!< Instruction=EEh */
 463:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_VolatileIndividualSectorLockReadCommand:1;  /* Instruction=E0h */
 464:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_VolatileIndividualSectorLockWriteCommand:1; /* Instruction=E1h */
 465:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_NVolatileIndividualSectorLockReadCommand:1; /* Instruction=E2h */
 466:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_NVolatileIndividualSectorLockWriteCommand:1;/* Instruction=E3h */
 467:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S8S_FastReadCommand:1;   /* Instruction=7Ch */
 468:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S8S8S_FastReadCommand:1;   /* Instruction=CCh */
 469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S8D8D_DTRReadCommand:1;    /* Instruction=FDh */
 470:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S1S8S_PageProgramCommand:1;/* Instruction=84h */
 471:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_1S8S8S_PageProgramCommand:1;/* Instruction=8Eh */
 472:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :7;
 473:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D1;
 474:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 475:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 476:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InstructionEraseType1:8;  /* common usage is:21h for   4 kbyte erase*/
 477:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InstructionEraseType2:8;  /* common usage is:5Ch for  32 kbyte erase*/
 478:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InstructionEraseType3:8;  /* common usage is:DCh for  64 kbyte erase*/
 479:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InstructionEraseType4:8;  /* common usage is:DCh for 256 kbyte erase*/
 480:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D2;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 10


 481:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   } Param_DWORD;
 482:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_JEDEC4ByteAddress_Params_t;
 483:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 484:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 485:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 486:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP JEDEC XSPI10 Params definition
 487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 488:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef union
 489:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 490:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t  data_BYTE[6 * 4];   /*!< data in BYTE format */
 491:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t data_DWORD[6];      /*!< data in DWORD format */
 492:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   struct
 493:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 494:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Command Codes used in 8D-8D-8D protocol mode */
 495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 497:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadFastWrapCommand:8; /* 0 means not supported */
 498:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadFastCommand:8;
 499:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :6;
 500:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfDataBytesForWriteRegisterCommand:1;
 501:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfAdditionnalModifierBytesForWriteRegisterCommand:1;
 502:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfAdditionnalModifierBytesForStatusConfigRegisterCommand:1;
 503:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InitialLaLatencyForReadNonVolatileRegisterCommand:1;
 504:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InitialLatencyForReadVolatileRegisterCommand:1;
 505:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfAdditionalModifierBytesForReadRegisterCommand:1;
 506:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t InitialLatencyForReadStatusRegisterCommand:1;
 507:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfAdditionalModifierBytesForReadStatusRegisterCommand:1;
 508:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t SFDPCommand_8D8D8DMode_DummyCycles:1;
 509:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t SFDPCommand_8D8D8DMode_AddressBytes:1;
 510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D1;
 511:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Commands Codes used in 8D-8D-8D protocol mode */
 512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 513:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 514:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WriteNVolatileRegisterCommand:8;
 515:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WriteVolatileRegisterCommand:8;
 516:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadNVolatileRegisterCommand:8;
 517:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadVolatileRegisterCommand:8;
 518:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D2;
 519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Memory Commands in 8D-8D-8D protocol mode */
 520:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 521:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 522:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :10;
 523:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t EnterDefaultProtocolMode_support:1;
 524:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t SoftResetAndEnterDefaultProtocolMode_support:1;
 525:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ResetEnable_support:1;
 526:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t SoftReset_support:1;
 527:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ExitDeepPowerDown_support:1;
 528:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t EnterDeepPowerDown_support:1;
 529:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WriteNVolatileRegister_support:1;
 530:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WriteVolatileRegister_support:1;
 531:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WriteRegister_support:1;
 532:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ClearFlagStatusReg_support:1;
 533:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WriteStatusConfigurationRegister_support:1;
 534:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadNVolatileRegister_support:1;
 535:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadVolatileRegister_support:1;
 536:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadRegister_support:1;
 537:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadFlagStatusRegister_support:1;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 11


 538:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadConfigurationRegister_support:1;
 539:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t EraseChip_support:1;
 540:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Erase_32Kbytes_support:1;
 541:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Erase_4Kbytes_support:1;
 542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t SetupReadWrap_support:1;
 543:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadFastWrap_support:1;
 544:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t ReadSFDP_8D8D8D:1;
 545:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D3;  /* this naming to be aligned with the specification */
 546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Dummy cycles used for various frequencies */
 547:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 548:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 550:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation200Mhz_ConfigPattern:5;
 551:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation200Mhz_DummyCycle:5;
 552:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :20;
 553:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D4;
 554:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Dummy cycles used for various frequencies */
 555:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 556:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 557:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 558:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation100Mhz_ConfigPattern:5;
 559:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation100Mhz_DummyCycle:5;
 560:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation133Mhz_ConfigPattern:5;
 561:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation133Mhz_DummyCycle:5;
 562:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation166Mhz_ConfigPattern:5;
 563:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Operation166Mhz_DummyCycle:5;
 564:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D5;
 565:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Default Dummy cycles after POR */
 566:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 567:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 568:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t _8D8D8DDefaultPOR_DummyCycle:5;
 569:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t _8S8S8SDefaultPOR_DummyCycle:5;
 570:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :22;
 571:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D6;
 572:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 573:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   } Param_DWORD;
 574:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_JEDEC_XSPI10_t; /* contains the command codes used in 8D-8D-8D protocol mode */
 575:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 576:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 577:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP JEDEC octal ddr params definition
 578:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 579:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef union
 580:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 581:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t  data_BYTE[8 * 4]; /*!< data in BYTE format */
 582:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t data_DWORD[8];    /*!< data in DWORD format */
 583:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   struct
 584:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 585:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 1st DWORD - First Command Sequence */
 586:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 587:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 588:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte3CommandSequence:8;
 589:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte2CommandSequence:8;
 590:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte1CommandSequence:8;
 591:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LengthCommand:8;
 592:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D1;
 593:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 2nd DWORD - First Command Sequence (continued)*/
 594:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 12


 595:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 596:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte7CommandSequence:8;
 597:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte6CommandSequence:8;
 598:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte5CommandSequence:8;
 599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte4CommandSequence:8;
 600:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D2;
 601:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 1st DWORD - Second Command Sequence */
 602:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 603:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 604:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte3CommandSequence:8;
 605:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte2CommandSequence:8;
 606:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte1CommandSequence:8;
 607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LengthCommand:8;
 608:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D3;
 609:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 2nd DWORD - Second Command Sequence (continued)*/
 610:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 611:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 612:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte7CommandSequence:8;
 613:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte6CommandSequence:8;
 614:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte5CommandSequence:8;
 615:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte4CommandSequence:8;
 616:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D4;
 617:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 1st DWORD - third Command Sequence */
 618:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 619:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 620:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte3CommandSequence:8;
 621:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte2CommandSequence:8;
 622:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte1CommandSequence:8;
 623:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LengthCommand:8;
 624:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D5;
 625:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 2nd DWORD - third Command Sequence (continued)*/
 626:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 627:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 628:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte7CommandSequence:8;
 629:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte6CommandSequence:8;
 630:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte5CommandSequence:8;
 631:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte4CommandSequence:8;
 632:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D6;
 633:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 1st DWORD - fourth Command Sequence */
 634:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 635:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 636:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte3CommandSequence:8;
 637:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte2CommandSequence:8;
 638:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte1CommandSequence:8;
 639:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LengthCommand:8;
 640:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D7;
 641:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 2nd DWORD - fourth Command Sequence (continued)*/
 642:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 643:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 644:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte7CommandSequence:8;
 645:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte6CommandSequence:8;
 646:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte5CommandSequence:8;
 647:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Byte4CommandSequence:8;
 648:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D8;
 649:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   } Param_DWORD;
 650:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_JEDEC_OCTALDDR_t; /* contains the command codes used in 8D-8D-8D protocol mode */
 651:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 13


 652:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
 653:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief SFDP JEDEC SCCR Params definition
 654:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
 655:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** typedef union
 656:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 657:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t  data_b[28 * 4];   /*!< data in byte format */
 658:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t data_DWORD[28];   /*!< data in DWORD format */
 659:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   struct
 660:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 661:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 662:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t AddressOffsetVolatileRegister;
 663:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t AddressOffsetNonVolatileRegister;
 664:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 665:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 666:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Generic Addressable Read/Write Status/Control register commands for volatile registers */
 667:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 668:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 669:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadStatusControlRegisterCommandForVolatileRegisters_1S1S1S:4;
 670:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 671:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdVolatileRegister_8D8D8D_mode:4;
 672:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdVolatileRegister_8S8S8S_mode:4;
 673:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdVolatileRegister_4S4D4D_mode:4;
 674:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdVolatileRegister_4S4S4S_mode:4;
 675:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdVolatileRegister_2S2S2S_mode:4;
 676:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdVolatileRegister_1S1S1S_mode:2;
 677:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 678:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbAddressBytesGenericAddressableReadWriteStatusControlRegisterCommandsVolatileRegist
 679:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t GenericAddressableWriteRegisterCmdVolatileRegister_support:1;
 680:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t GenericAddressableReadRegisterCmdVolatileRegister_support:1;
 681:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D3;
 682:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Generic Addressable Read/Write Status/Control register commands for non-volatile registers *
 683:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 684:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 685:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadStatusControlRegisterCommandForNVolatileRegisters_1S1S1S:4;
 686:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 687:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdNonVolatileRegister_8D8D8D_mode:4;
 688:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdNonVolatileRegister_8S8S8S_mode:4;
 689:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdNonVolatileRegister_4S4D4D_mode:4;
 690:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdNonVolatileRegister_4S4S4S_mode:4;
 691:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdNonVolatileRegister_2S2S2S_mode:4;
 692:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbDummyCyclesReadRegisterCmdNonVolatileRegister_1S1S1S_mode:2;
 693:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 694:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NbAddressBytesGenericAddressableReadWriteStatusControlRegisterCommandsNVolatileRegis
 695:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t GenericAddressableWriteRegisterCmdNonVolatileRegister_support:1;
 696:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t GenericAddressableReadRegisterCmdNonVolatileRegister_support:1;
 697:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D4;
 698:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* WIP (Required for xSPI) */
 699:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 700:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 701:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 703:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 704:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 705:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 706:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 707:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 708:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  WIPBitLocationRegister:3;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 14


 709:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddressForWIP:1;
 710:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 711:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 712:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WIPpolarity:1;
 713:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WIPBitAvailable:1;
 714:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D5;
 715:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* WEL */
 716:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 717:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 718:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 719:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 720:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 722:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 723:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 724:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 725:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  WELBitLocationRegister:3;
 726:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WELLocalAddress:1;
 727:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 728:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WELWriteAccessBit:1;
 729:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WELpolarity:1;
 730:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t WELBitAvailable:1;
 731:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D6;
 732:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Program Error */
 733:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 734:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 735:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 736:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 737:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 738:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 739:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 740:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 741:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 742:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 743:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 744:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 745:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Sharing:1;
 746:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Polarity:1;
 747:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 748:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D7;
 749:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Erase Error */
 750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 751:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 752:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 753:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 754:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 755:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 756:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 757:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 758:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 759:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 761:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 762:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Sharing:1;
 763:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Polarity:1;
 764:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 765:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D8;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 15


 766:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 9th DWORD * Variable Dummy Cycle Settings * Volatile Register */
 767:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 768:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 770:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 772:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 773:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 774:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 775:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 776:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationLSBPhysicalBitsRegister:3;
 777:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 778:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 779:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberBitsUsedToSetWaitStates:2;
 780:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 781:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D9;
 782:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 10th DWORD * Variable Dummy Cycle Settings * Non Volatile Register */
 783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 784:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 785:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 786:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 787:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 788:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 789:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 790:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 791:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 792:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationLSBPhysicalBitsRegister:3;
 793:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 794:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 795:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberBitsUsedToSetWaitStates:2;
 796:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 797:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D10;
 798:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 11th DWORD * Variable Dummy Cycle Settings * bit patterns */
 799:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 800:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 801:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 802:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_22DummyCycles:5;
 803:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_22DummyCycles:1;
 804:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_24DummyCycles:5;
 805:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_24DummyCycles:1;
 806:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_26DummyCycles:5;
 807:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_26DummyCycles:1;
 808:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_28DummyCycles:5;
 809:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_28DummyCycles:1;
 810:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_30DummyCycles:5;
 811:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_30DummyCycles:1;
 812:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D11;
 813:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 12th DWORD * Variable Dummy Cycle Settings * bit patterns */
 814:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 815:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 816:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 817:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_12DummyCycles:5;
 818:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_12DummyCycles:1;
 819:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_14DummyCycles:5;
 820:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_14DummyCycles:1;
 821:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_16DummyCycles:5;
 822:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_16DummyCycles:1;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 16


 823:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_18DummyCycles:5;
 824:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_18DummyCycles:1;
 825:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_20DummyCycles:5;
 826:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_20DummyCycles:1;
 827:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D12;
 828:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 13th DWORD * Variable Dummy Cycle Settings * bit patterns */
 829:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 830:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 831:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :2;
 832:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_2DummyCycles:5;
 833:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_2DummyCycles:1;
 834:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_4DummyCycles:5;
 835:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_4DummyCycles:1;
 836:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_6DummyCycles:5;
 837:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_6DummyCycles:1;
 838:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_8DummyCycles:5;
 839:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_8DummyCycles:1;
 840:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternUsedToSet_10DummyCycles:5;
 841:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t Support_10DummyCycles:1;
 842:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D13;
 843:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 14th DWORD * QPI Mode Enable Volatile */
 844:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 845:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 846:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 847:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 848:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 849:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 850:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 851:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 852:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 853:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 854:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 855:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 856:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 857:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 858:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 859:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D14;
 860:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 15th DWORD * QPI Mode Enable - Non Volatile */
 861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 862:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 863:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 864:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 865:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 866:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 867:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 868:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 869:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 870:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 871:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 872:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 873:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 874:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 875:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 876:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D15;
 877:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 16th DWORD * Octal Mode Enable Volatile */
 878:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 879:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 17


 880:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 881:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 882:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 883:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 884:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 885:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 886:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 887:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 888:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 889:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 890:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 892:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 893:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D16;
 894:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 17th DWORD * Octal Mode Enable - Non Volatile */
 895:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 896:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 897:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 898:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 899:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 900:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 901:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 902:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 903:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 904:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 905:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 906:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 907:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 908:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 909:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 910:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D17;
 911:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 18th DWORD * STR or DTR mode select * Volatile */
 912:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 913:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 914:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 915:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 916:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 917:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 918:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 919:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 920:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 921:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 922:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 923:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 924:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 925:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 926:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 927:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D18;
 928:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 19th DWORD * STR or DTR mode select * Non Volatile */
 929:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 930:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 931:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 932:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 933:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 934:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 935:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 936:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 18


 937:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 938:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 939:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 940:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 941:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 942:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 943:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 944:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D19;
 945:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 20th DWORD * STR Octal Mode Enable * Volatile */
 946:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 947:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 948:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 949:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 950:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 951:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 952:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 953:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 954:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 955:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 956:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 957:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 958:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 959:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 960:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 961:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D20;
 962:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 21th DWORD * STR Octal Mode Enable * Non Volatile */
 963:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 964:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 965:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 966:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 967:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 968:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 969:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 970:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 971:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 972:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 973:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 974:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 975:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 976:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
 977:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 978:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D21;
 979:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 22th DWORD * DTR Octal Mode Enable * Volatile */
 980:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 981:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 982:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
 983:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
 984:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
 985:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
 986:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
 987:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
 988:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
 989:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
 990:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
 991:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
 992:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
 993:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 19


 994:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
 995:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D22;
 996:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 23th DWORD * DTR Octal Mode Enable * Non Volatile */
 997:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
 998:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 999:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
1000:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
1001:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
1002:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
1003:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
1004:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
1005:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
1006:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
1007:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
1008:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
1009:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
1010:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
1011:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
1012:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D23;
1013:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 24th DWORD * DPD Status */
1014:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
1015:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1016:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
1017:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
1018:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
1019:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
1020:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
1021:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
1022:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
1023:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
1024:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
1025:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
1026:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
1027:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
1028:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
1029:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D24;
1030:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 25th DWORD * UDPD Status */
1031:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
1032:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1033:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
1034:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
1035:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
1036:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
1037:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
1038:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
1039:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
1040:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
1041:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
1042:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
1043:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
1044:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPolarity:1;
1045:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAvailable:1;
1046:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D25;
1047:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 26th DWORD * Output Driver Strength - Volatile */
1048:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
1049:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1050:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 20


1051:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
1052:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
1053:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
1054:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
1055:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
1056:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
1057:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
1058:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
1059:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
1060:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
1061:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfPhysicalBits:2;
1062:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D26;
1063:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 27th DWORD * Output Driver Strength - Non Volatile */
1064:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
1065:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1066:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandWriteAccess:8;
1067:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t CommandReadAccess:8;
1068:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t AddressRegisterOrModesSupported:8; /*  If Bit 28 is 1: Address of register where bit
1069:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       Local address AAAA-AAAA
1070:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       If Bit 28 is 0: Modes supported and dummy cyc
1071:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                       used for direct command
1072:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                   */
1073:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint8_t  BitLocationRegister:3;
1074:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t LocalAddress:1;
1075:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitAccessedByCommandsUsingAddress:1;
1076:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :1;
1077:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t NumberOfPhysicalBits:2;
1078:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D27;
1079:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 27th DWORD * Output Driver Strength - Non Volatile */
1080:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     struct
1081:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1082:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t :16;
1083:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternSupportDriverType4 :3;
1084:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternSupportDriverType3 :3;
1085:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternSupportDriverType2 :3;
1086:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternSupportDriverType1 :3;
1087:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       uint32_t BitPatternSupportDriverType0 :3;
1088:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     } D28;
1089:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1090:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1091:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   } Param_DWORD;
1092:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** } SFDP_JEDEC_SCCR_Map_t; /* contains the command codes used in 8D-8D-8D protocol mode */
1093:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1094:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1095:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @}
1096:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1097:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1098:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /* Private variables ---------------------------------------------------------*/
1099:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Private_Variables Private Variables
1100:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
1101:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1102:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1103:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief this variable contains all the table available on a memory
1104:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1105:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** static SFDP_ParameterTable_t     sfdp_param_info[SFDP_MAX_NB_OF_PARAM];
1106:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1107:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 21


1108:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief this variable contains the JEDEC basic table info
1109:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1110:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** static SFDP_JEDECBasic_Params_t        JEDEC_Basic = {0};
1111:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1112:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1113:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief this variable contains the JEDEC address 4-Byte address table info
1114:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1115:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** static SFDP_JEDEC4ByteAddress_Params_t JEDEC_Address4Bytes = {0};
1116:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1117:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1118:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief this variable contains the JEDEC XSPIV1.0 table info
1119:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1120:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** static SFDP_JEDEC_XSPI10_t             JEDEC_XSPI10;
1121:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1122:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1123:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief this variable contains the JEDEC SCCR table info
1124:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1125:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** static SFDP_JEDEC_SCCR_Map_t           JEDEC_SCCR_Map;
1126:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1127:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1128:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief this variable contains the JEDEC octal DDR table info
1129:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1130:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** static SFDP_JEDEC_OCTALDDR_t           JEDEC_OctalDdr;
1131:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1132:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1133:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1134:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @}
1135:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1136:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1137:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /* Private functions ---------------------------------------------------------*/
1138:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Private_Functions Private Functions
1139:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
1140:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1141:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_a
1142:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                       SFDP_ParameterTable_t *Param_info);
1143:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef sfdp_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object);
1144:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** uint32_t sfdp_getfrequencevalue(uint32_t BitField);
1145:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef sfdp_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Value
1146:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1147:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @}
1148:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1149:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1150:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Private_JEDEC_Functions Private Functions for JEDEC decoding
1151:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
1152:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1153:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequirement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Ob
1154:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Obj
1155:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1156:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Private_Singature_Functions Private Functions for SFDP signature
1157:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
1158:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1159:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signa
1160:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1161:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @}
1162:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1163:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1164:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 22


1165:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @defgroup NOR_SFDP_DATA_Exported_Functions Exported Functions
1166:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
1167:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1168:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1169:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1170:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Reads the SFDP header for the current configuration and adjusts the memory type if requi
1171:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
1172:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param sfdp_header Pointer to the SFDP header structure to be filled.
1173:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code ot
1174:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1175:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef SFDP_ReadHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef
1176:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
1177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr;
1178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t retry_counter = 0;
1179:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
1180:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1181:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   do
1182:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1183:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Reset the signature value */
1184:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_header->Signature = 0;
1185:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1186:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* send the SFDP command to read the header */
1187:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, 0, (uint8_t *)sfdp_header, SFDP
1188:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1189:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_SFDPREAD;
1190:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
1191:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1192:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1193:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* view the header signature value  */
1194:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     SFDP_DEBUG_INT("SFDP signature::", sfdp_header->Signature);
1195:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     switch (CheckSFDP_Signature(Object, sfdp_header->Signature))
1197:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1198:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case EXTMEM_SFDP_OK:
1199:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         SFDP_DEBUG_INT("param_number=", sfdp_header->param_number);
1200:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         SFDP_DEBUG_INT("AccessProtocol=", sfdp_header->AccessProtocol);
1201:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_OK;
1202:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retry_counter = 2u;
1203:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1204:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case EXTMEM_SFDP_ERROR_SIGNATUREMTYPE:
1205:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_SIGNATURE;
1206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retry_counter++;
1207:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1208:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
1209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       default :
1210:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_SIGNATURE;
1211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retry_counter = 2u;
1212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1213:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   } while (retry_counter < 2u);
1215:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1216:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error:
1217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
1218:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
1219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1220:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1221:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Retrieves the SFDP header for the NOR memory device.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 23


1222:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
1223:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param sfdp_header Pointer to the SFDP header structure to be filled.
1224:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code ot
1225:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1226:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef SFDP_GetHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef 
1227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
1228:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
1229:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
1230:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   const TableConfig_t table_config[] =
1231:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1232:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_1S1S1S, 8u},
1233:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_4S4S4S, 2u},
1234:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_4S4S4S, 8u},
1235:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_4S4S4S, 6u},
1236:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_8D8D8D, 8u},
1237:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_8D8D8D, 20u},
1238:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_8D8D8D, 10u},
1239:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {PHY_LINK_8D8D8D, 16u}
1240:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   };
1241:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1242:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Loop to find the link configuration of the memory */
1243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   for (uint8_t index = 0u;
1244:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
1245:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (retr == EXTMEM_SFDP_ERROR_SIGNATURE)
1246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        ; index++)
1247:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1248:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Set the command mode */
1249:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     SFDP_DEBUG_STR("try a command configuration");
1250:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Configure the link */
1252:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.SpiPhyLink  = table_config[index].PhyLink;
1253:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
1254:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                 &Object->sfdp_private.DriverInfo.SpiPhyLink);
1255:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, table_config[index].DummyCycle);
1256:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1257:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Loop on the instruction extension */
1258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     for (uint8_t IExt = 0u;
1259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
1260:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1261:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject, IExt);
1262:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Read the sfdp header */
1263:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (EXTMEM_SFDP_OK == SFDP_ReadHeader(Object, sfdp_header))
1264:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1265:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_OK;
1266:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1267:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1268:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (table_config[index].PhyLink < PHY_LINK_4S4S4S)
1269:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1270:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Config 1 is invalid so exit the loop */
1271:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1272:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1273:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1274:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1275:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
1276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
1277:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1278:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 24


1279:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Collects all SFDP parameter table information and builds driver data.
1280:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
1281:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code ot
1282:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1283:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef SFDP_CollectData(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
1284:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
1285:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
1286:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t sfdp_address = SFDP_HEADER_SIZE;
1287:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
1288:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1289:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Reset the table mask */
1290:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.Sfdp_table_mask = 0;
1291:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1292:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Reset the param info */
1293:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void)memset(sfdp_param_info, 0x0, sizeof(sfdp_param_info));
1294:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1295:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Get the table param info */
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
1297:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     CHECK_FUNCTION_CALL(sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[index]))
1299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
1300:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_address += SFDP_PARAM_HEADER_SIZE;
1301:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1302:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1303:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Read each table param to extract the information to build the driver */
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
1305:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1306:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint8_t *ptr = NULL;
1307:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t size = sfdp_param_info[index].size;
1308:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     switch (sfdp_param_info[index].type)
1309:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case SFDP_PARAMID_BASIC_SPIPROTOCOL:
1311:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         JEDEC_Basic.size = sfdp_param_info[index].size;
1312:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_Basic.Params.data_BYTE;
1313:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1314:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION:
1315:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_Address4Bytes.data_BYTE;
1316:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1317:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP:
1318:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_SCCR_Map.data_b;
1319:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1320:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case SFDP_PARAMID_XSPI_V1_0:
1321:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_XSPI10.data_BYTE;
1322:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1323:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case SFDP_PARAMID_OCTAL_DDR:
1324:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_OctalDdr.data_BYTE;
1325:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1326:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       default :
1327:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         SFDP_DEBUG_STR("the table is not yet handled by the SW");
1328:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
1329:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1330:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (ptr != NULL)
1331:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
1333:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                      sfdp_param_info[index].address,
1334:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                      ptr, size * 4u))
1335:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 25


1336:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
1337:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
1338:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1339:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1340:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1341:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[index].type)
1342:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1343:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Save data about the reset procedure */
1344:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.Reset_info = JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_
1345:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1346:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1347:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1348:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error:
1349:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
1350:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
1351:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1352:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1353:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Resets the NOR memory device using the SFDP-defined reset procedure.
1354:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
1355:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code ot
1356:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1357:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef SFDP_MemoryReset(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
1358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
1359:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_METHOD reset_method;
1360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
1361:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t sfdp_address = SFDP_HEADER_SIZE;
1362:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t find = 0u;
1363:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
1364:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1365:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Get the table param info */
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
1367:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1368:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[0]);
1369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (EXTMEM_SFDP_OK == retr)
1370:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1371:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Check if the table is basic table */
1372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[0].type)
1373:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1374:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Read the JEDEC basic param */
1375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
1376:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        sfdp_param_info[0].address,
1377:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        JEDEC_Basic.Params.data_BYTE,
1378:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        ((uint32_t)sfdp_param_info[0].size) * 4u))
1379:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1380:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
1381:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1382:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         else
1383:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1384:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_OK;
1385:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           find = 1u;
1386:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1387:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1388:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1389:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1390:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((EXTMEM_SFDP_OK != retr) || (1u == find))
1391:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1392:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Stop reading, if there is an error or if the table has been found */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 26


1393:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
1394:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1395:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Look for the next table */
1396:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_address += SFDP_PARAM_HEADER_SIZE;
1397:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1398:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1399:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* If an error has been returned or if the table has not been found */
1400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((EXTMEM_SFDP_OK != retr) || (0u == find))
1401:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1402:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
1403:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
1404:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1405:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1406:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Determine how to proceed memory reset */
1407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0x0u == JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support)
1408:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1409:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 00_0000b: no software reset instruction is supported */
1410:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset_method = RESET_NONE;
1411:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (0x1u == (0x1u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
1413:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1414:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* xx_xxx1b: drive Fh on all 4 data wires for 8 clocks */
1415:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset_method = RESET_FH_4DATA_8CLOCK;
1416:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1417:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (0x2u == (0x2u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
1418:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1419:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* xx_xx1xb: drive Fh on all 4 data wires for 10 clocks if device is operating in 4-byte addres
1420:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset_method = RESET_FH_4DATA_10CLOCK;
1421:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1422:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (0x4u == (0x4u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
1423:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1424:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* xx_x1xxb: drive Fh on all 4 data wires for 16 clocks */
1425:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset_method = RESET_FH_4DATA_16CLOCK;
1426:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (0x8u == (0x8u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
1428:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1429:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* xx_1xxxb: issue instruction F0h */
1430:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset_method = RESET_INSTRUCTION_F0;
1431:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1432:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (0x10u == (0x10u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
1433:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1434:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset en
1435:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode.
1436:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     */
1437:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     reset_method = RESET_INSTRUCTION_66_99;
1438:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1439:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (0x20u == (0x20u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
1440:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1441:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* 1x_xxxxb: exit 0-4-4 mode is required prior to other reset sequences above if the device may
1442:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       operating in this mode. See 6.4.18, 0-4-4 Mode Exit
1443:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     */
1444:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* JEDEC_Basic.Params.Param_DWORD.D16.Exit4ByteAddressing
1445:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Exit 4-Byte Addressing
1446:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_xxxx_xxx1b: issue instruction E9h to exit 4-Byte address mode (write enable instruction 06h 
1447:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_xxxx_xx1xb: issue write enable instruction 06h, then issue instruction E9h to exit 4-Byte ad
1448:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read wit
1449:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    Write instruction is C5h, data length is 1 byte. Return to lowest memory segment
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 27


1450:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    by setting A[31:24] to 00h and use 3-Byte addressing.
1451:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_xxxx_1xxxb: 8-bit volatile bank register used to define A[30:A24] bits. MSB (bit[7]) is used
1452:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    4-byte address mode. When MSB is cleared to 0, 3-byte address mode is active
1453:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    and A30:A24 are used to select the active 128 Mbit memory segment.
1454:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    Read with instruction 16h. Write instruction is 17h, data length is 1 byte.
1455:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_xxx1_xxxxb: A 16-bit nonvolatile configuration register controls 3-Byte/4-Byte address mode.
1456:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    Read instruction is B5h. Bit[0] controls address mode [0=3-Byte; 1=4-Byte].
1457:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                    Write configuration register instruction is B1h, data length is 2 bytes.
1458:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_xx1x_xxxxb: Hardware reset
1459:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD)
1460:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     xx_1xxx_xxxxb: Power cycle
1461:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     x1_xxxx_xxxxb: Reserved
1462:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     */
1463:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
1464:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
1465:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1466:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
1467:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1468:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* No coherence, should be managed as error */
1469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
1470:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
1471:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1472:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1473:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   switch (reset_method)
1474:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1475:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_NONE:
1476:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
1477:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_INSTRUCTION_66_99:
1478:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Perform the reset in 1, 2 and 4 lines */
1479:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("::reset 0x66 0x99");
1480:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x66, NULL, 0);
1481:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
1482:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
1483:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_INSTRUCTION_F0:
1484:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_FH_4DATA_8CLOCK:
1485:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_FH_4DATA_10CLOCK:
1486:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_FH_4DATA_16CLOCK:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
1488:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
1489:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* case RESET_ERROR:*/
1490:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     default :
1491:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_PARAM;
1492:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
1493:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1494:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error :
1495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
1496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
1497:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1498:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
1499:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Builds the generic driver information from SFDP tables.
1500:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
1501:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param FreqUpdated Pointer to a variable set to 1 if the frequency is updated, 0 otherwise.
1502:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code ot
1503:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1504:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef SFDP_BuildGenericDriver(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint8_t *F
1505:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
1506:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 28


1507:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
1508:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
1509:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
1510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t flag4byteAddress = 0u;
1511:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCycles;
1512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCyclesValue;
1513:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t FlashSize;
1514:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1515:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL) !=
1516:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
1517:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1518:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* This table is mandatory to build the driver data */
1519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
1520:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
1521:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1522:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1523:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* ---------------------------------------------------
1524:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    *  Flash sizing
1525:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    * ---------------------------------------------------
1526:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    */
1527:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Calculation of the flash density in puissance of 2 */
1528:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x80000000u) == 0x0u)
1529:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1530:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #if ( __CORTEX_M == 0)
1531:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #error "the assembly instruction is not available"
1532:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #else
1533:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.FlashSize = 31u - (uint8_t)__CLZ((JEDEC_Basic.Params.Param_DWORD.D2.FlashS
1534:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* __CORTEX_M */
1535:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1536:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
1537:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1538:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.FlashSize = (uint8_t)(JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x7FFF
1539:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1540:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1541:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Conversion bit to byte */
1542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.FlashSize = Object->sfdp_private.FlashSize - 3u; /* divide by eight the valu
1543:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1544:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_INT("-> flash size: 2^", Object->sfdp_private.FlashSize);
1545:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   FlashSize = Object->sfdp_private.FlashSize - 1u;
1546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
1547:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1548:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* get the page size info */
1549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.PageSize = ((uint32_t)1u <<  JEDEC_Basic.Params.Param_DWORD.D11.PageSize);
1550:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1551:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* ---------------------------------------------------
1552:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    *  Set default command
1553:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    * ---------------------------------------------------
1554:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    */
1555:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.PageProgramInstruction = SFDP_DRIVER_PAGE_PROGRAM_COMMAND;
1556:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1557:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1558:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* ---------------------------------------------------
1559:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    *  Erase management
1560:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    * ---------------------------------------------------
1561:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    */
1562:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Manage erase data */
1563:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType1Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 29


1564:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
1565:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
1566:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
1567:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
1568:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
1569:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
1570:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
1571:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1572:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (Object->sfdp_private.DriverInfo.EraseType1Size != 0x0u)
1573:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1574:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType1Timing =
1575:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
1576:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
1577:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
1578:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1579:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1580:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (Object->sfdp_private.DriverInfo.EraseType2Size != 0x0u)
1581:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1582:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType2Timing =
1583:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
1584:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
1585:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
1586:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1587:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1588:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (Object->sfdp_private.DriverInfo.EraseType3Size != 0x0u)
1589:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1590:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType3Timing =
1591:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
1592:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
1593:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
1594:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1595:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1596:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (Object->sfdp_private.DriverInfo.EraseType4Size != 0x0u)
1597:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1598:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType4Timing =
1599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
1600:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
1601:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
1602:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1603:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1604:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseChipTiming =
1605:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
1606:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
1607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
1608:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1609:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* ------------------------------------------------------
1610:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    *   WIP/WEL : write in progress/ write enable management
1611:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    * ------------------------------------------------------
1612:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    */
1613:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* This bit definition is maintained for legacy compatibility only. New system implementations
1614:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   should refer to 6.4.19 for a full definition of volatile and non-volatile behavior. */
1615:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.ReadWELCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
1616:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
1617:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
1618:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1619:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
1620:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 30


1621:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
1622:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1623:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
1624:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1625:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1626:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1
1627:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      The instruction 01h is typically used to write status register 1 which contains Block Protecti
1628:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      and other bits. Status register 1 is written by the first data byte following the instruction 
1629:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      The protection bits must be written to zero to enable writes/erases to the device.
1630:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      This field describes how to modify the writable bits in status register 1
1631:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      in either a volatile or non-volatile manner.
1632:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      Bits 1:0 in status register 1 are de-facto standard write enable and busy status and
1633:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      are excluded from the definitions below.
1634:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1635:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06
1636:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x1u) != 0u)
1637:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1638:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
1639:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1640:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* xxx_xx1xb: Volatile Status Register 1,
1641:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                 status register powers-up with bits set to "1"s, use instruction 06h to enable writ
1642:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x02u) != 
1643:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1644:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
1645:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1646:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* xxx_x1xxb: Volatile Status Register 1, status register powers-up with bits set to "1"s,
1647:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                 use instruction 50h to enable write */
1648:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x04u) != 
1649:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1650:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
1651:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1652:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the non-
1653:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                 status register, use instruction 06h to enable write to non-volatile status registe
1654:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                 Volatile status register may be activated after power-up to override the non-volati
1655:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                 use instruction 50h to enable write and activate the volatile status register.*/
1656:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x08u) != 
1657:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1658:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
1659:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1660:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruc
1661:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      enable writing of the register.*/
1662:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x10u) != 
1663:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1664:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
1665:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1666:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* x1x_xxxxb: Reserved
1667:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      1xx_xxxxb: Reserved
1668:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      NOTE If the status register is read-only then this field will contain all zeros in bits 4:0.
1669:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1670:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
1671:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1672:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D16;
1673:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
1674:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1675:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1676:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_RE
1677:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 31


1678:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* WIP */
1679:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitAvailable)
1680:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1681:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.ReadWIPCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.Comm
1682:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
1683:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPp
1684:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
1685:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1686:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
1687:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1688:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Address management */
1689:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.WIPAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.LocalA
1690:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1691:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else
1692:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1693:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to det
1694:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.WIPAddress = EXTMEM_ADDRESS_NONE;
1695:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1696:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1697:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1698:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* WEL */
1699:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (0u != JEDEC_SCCR_Map.Param_DWORD.D6.WELBitAvailable)
1700:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1701:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.ReadWELCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.Comm
1702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
1703:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELp
1704:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
1705:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1706:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
1707:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1708:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Address management */
1709:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.WELAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELLoc
1710:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1711:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else
1712:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1713:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to det
1714:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.WELAddress = EXTMEM_ADDRESS_NONE;
1715:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1716:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1717:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1718:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
1719:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1720:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WELPosition     = 1;
1721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
1722:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1723:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /*
1724:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      *   WIP : Status register read management
1725:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      *         Basic D14 Status register Polling device Busy
1726:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      */
1727:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x01u))
1728:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1729:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* xx_xxx1b: Use of legacy polling is supported by reading the Status Register with 05h instr
1730:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          and checking WIP bit[0] (0=ready; 1=busy). */
1731:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
1732:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition = 0u;
1733:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
1734:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 32


1735:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else if (0x02u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x02u))
1736:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1737:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* xx_xx1xb: Bit 7 of the Flag Status Register may be polled any time a Program, Erase, Suspe
1738:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          command is issued, or after a Reset command while the device is busy. The read instruction
1739:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          Flag Status Register bit definitions: bit[7]: Program or erase controller status (0=busy; 
1740:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.ReadWIPCommand = 0x70;
1741:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition = 7u;
1742:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
1743:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1744:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else
1745:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1746:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D14;
1747:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
1748:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1749:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1751:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Set default value for Read instruction */
1752:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.ReadInstruction     = SFDP_DRIVER_READ_COMMAND;
1753:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   dummyCycles = 0;
1754:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCy
1755:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1756:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* ---------------------------------------------------
1757:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    *  command based on SFDP_PARAMID_BASIC_SPIPROTOCOL
1758:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    * ---------------------------------------------------
1759:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    */
1760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
1761:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
1762:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       && (Object->sfdp_private.Config < EXTMEM_LINK_CONFIG_8LINES))
1763:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1764:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
1765:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1766:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_1LINE)
1767:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1768:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* control if read 1s1s2s is available */
1769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction != 0u)
1770:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
1772:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
1773:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
1774:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
1775:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S2S;
1776:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1777:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1778:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* control if read 1S2S2S is available */
1779:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction != 0u)
1780:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1781:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
1782:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
1783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
1784:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
1785:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S2S2S;
1786:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1787:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1788:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* The memory work only in 2S2S2S */
1789:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_Basic.Params.Param_DWORD.D5._2S2S2S_FastReadSupport != 0u)
1790:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1791:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 33


1792:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
1793:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
1794:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
1795:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1796:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1797:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1798:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* the command set is only based on this table */
1799:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* determine the best line configuration */
1800:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_2LINES)
1801:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1802:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_Basic.Params.Param_DWORD.D5._4S4S4S_FastReadSupport != 0u)
1803:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1804:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
1805:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
1806:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
1807:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
1808:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
1809:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1810:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = JEDEC_Basic_Manage4S4S4SEnableSequence(Object);
1811:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (retr != EXTMEM_SFDP_OK)
1812:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1813:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
1814:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1815:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1816:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else /* other configuration with more 4 lines */
1817:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1818:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* not yet handled */
1819:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1820:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
1821:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1822:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #if defined(IS25WP032D_ENABLE_DTR)
1823:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Check support of DTR feature (DTR Support in D1) */
1824:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_Basic.Params.Param_DWORD.D1.Support_DTR == 1u)
1825:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1826:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Additional information regarding DTR read instruction and dummy cycles might be present 
1827:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****              D21 : Fast Read (1S-1D-1D), (1S-2D-2D), (1S-4D-4D), and (4S-4D-4D) Support
1828:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****               and
1829:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****              D23 : Fast Read (1S-4D-4D) and (4S-4D-4D) Wait States, Mode Bit Clocks, and Instructio
1830:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Extract values for 4S4D4D */
1831:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (JEDEC_Basic.Params.Param_DWORD.D21._4S4D4D_FastReadSupport == 1u)
1832:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1833:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           dummyCycles = JEDEC_Basic.Params.Param_DWORD.D23._4S4D4D_DummyClock
1834:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         + JEDEC_Basic.Params.Param_DWORD.D23._4S4D4D_ModeClock;
1835:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.ReadInstruction =
1836:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****             (uint8_t)JEDEC_Basic.Params.Param_DWORD.D23._4S4D4D_FastReadInstruction;
1837:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4D4D;
1838:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1839:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         else
1840:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1841:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           /* Other specific cases to be managed : for example, when Basic Flash Parameter Table is 
1842:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****              and D21, ... are not provided by the card. Specific cases section might have to be upd
1843:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****              support for new memories whose SFDP parameter table is not complete */
1844:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1845:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           /* Specific case for ISSI memories */
1846:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_ISSI)   /* ISSI manufacturer ID */
1847:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           {
1848:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****             dummyCycles = 6u;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 34


1849:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****             Object->sfdp_private.DriverInfo.ReadInstruction = 0x0D;
1850:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****             Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4D4D;
1851:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****             SAL_XSPI_SET_DTRREADDUMMYCYLE(Object->sfdp_private.SALObject, (uint8_t)dummyCycles);
1852:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           }
1853:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1854:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1855:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1856:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* IS25WP032D_ENABLE_DTR */
1857:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1858:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1859:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1860:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Configure the link */
1861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
1862:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                         &Object->sfdp_private.DriverInfo.SpiPhyLink))
1863:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1864:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_DRIVER;
1865:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
1866:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1867:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1868:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, &dummy
1869:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1870:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_DRIVER;
1871:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
1872:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1873:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1874:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1875:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* ----------------------------------------------------------------------------------------------
1876:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      If an octal DDR table is present and the target is 8D8D8D,
1877:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      when switch in octal DDR mode
1878:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****      ----------------------------------------------------------------------------------------------
1879:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
1880:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (((uint32_t)SFDP_PARAMID_OCTAL_DDR == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_P
1881:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
1882:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1883:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* check if we are not already in octal mode */
1884:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
1885:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1886:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       flag4byteAddress = 1u;
1887:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1888:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else
1889:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1890:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Execute the flash command sequence to switch in octal DDR */
1891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (EXTMEM_SFDP_OK == sfdp_enter_octal_mode(Object))
1892:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1893:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* switch the memory interface configuration according to the Access protocol field */
1894:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         flag4byteAddress = 1u;
1895:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bi
1896:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
1897:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1898:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8S8D8D;
1899:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1900:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         else
1901:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1902:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8D8D8D;
1903:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1904:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1905:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* update the physical link */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 35


1906:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
1907:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
1908:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1909:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
1910:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
1911:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1912:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1913:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFDu)
1914:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1915:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           /* set 20 wait state */
1916:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           dummyCycles = 20;
1917:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
1918:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1919:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFEu)
1920:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1921:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           /* set 8 wait state */
1922:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           dummyCycles = 8;
1923:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
1924:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1925:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1926:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else
1927:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1928:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* an error occurs when trying to switch the mode                        */
1929:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* when continue the process and check if another mode could be targeted */
1930:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1931:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1932:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1933:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &
1934:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (JEDEC_Basic.size > 16u))
1935:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1936:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* check octal information to determine */
1937:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 0b00 Command Extension is the same as the Command.
1938:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****               (Command / Command Extension has the same value for the whole clock period.)*/
1939:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 0b01 Command Extension is the inverse of the Command.
1940:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****               Command Extension acts as a confirmation of the Command */
1941:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 0b11 Command and Command Extension forms a 16-bit command word */
1942:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension > 1u)
1943:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1944:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
1945:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
1946:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1947:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject,
1948:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExte
1949:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1950:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1951:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* In octal mode, check if JEDEC xSPI (Profile 1.0) Parameter Table is provided, and if yes,
1952:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        check value of SFDP command dummy cycles in 1st DWORD */
1953:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0)
1954:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         == (uint32_t)SFDP_PARAMID_XSPI_V1_0)
1955:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1956:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (JEDEC_XSPI10.Param_DWORD.D1.SFDPCommand_8D8D8DMode_DummyCycles == 1U)
1957:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1958:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES
1959:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1960:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
1961:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1962:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 36


1963:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Check WIP flag with new access mode */
1964:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
1965:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1966:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
1967:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
1968:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
1969:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1970:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION) ==
1971:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
1972:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
1973:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (0u == flag4byteAddress)
1974:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
1975:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* xxxx_xxx1b: issue instruction B7h (preceding write enable not required) */
1976:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x01u))
1977:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1978:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* send command to enter 4-bytes Address mode */
1979:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0))
1980:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1981:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
1982:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
1983:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1984:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1985:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Set 4-Byte addressing on PHY side */
1986:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, 
1987:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
1988:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
1989:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
1990:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
1991:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
1992:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
1993:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
1994:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* xxxx_xx1xb: issue write enable instruction 06h, then issue instruction B7h */
1995:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else if (0x2u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x2u))
1996:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
1997:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* send command to write enable */
1998:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
1999:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                Object->sfdp_private.DriverInfo.WriteWELCommand, NUL
2000:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2001:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
2002:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
2003:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2004:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2005:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* control the write enable */
2006:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
2007:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.DriverInfo.ReadWELCommand,
2008:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.DriverInfo.WELAddress,
2009:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    (((Object->sfdp_private.DriverInfo.WELBusyPolari
2010:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                     << Object->sfdp_private.DriverInfo.WELPosition)
2011:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    1u << Object->sfdp_private.DriverInfo.WELPositio
2012:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.ManuID, 1000))
2013:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2014:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
2015:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
2016:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2017:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2018:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* send command to enter 4-bytes Address mode */
2019:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0u))
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 37


2020:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2021:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
2022:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
2023:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2024:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2025:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* x1xx_xxxxb: Always operates in 4-Byte address mode */
2026:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else if (0x40u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x40u))
2027:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2028:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* nothing to do */
2029:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
2030:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2031:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* xx1x_xxxxb: Supports dedicated 4-Byte address instruction set.
2032:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                     Consult vendor data sheet for the instruction set definition.*/
2033:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else if (0x20u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x20u))
2034:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2035:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* specific memory  */
2036:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* on Macronix nothing to do the command are 4Byte specific so nothing to do */
2037:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
2038:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2039:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:24] bits. Read wi
2040:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      Write instruction is C5h with 1 byte of data. Select the active 128 Mbit memor
2041:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      by setting the appropriate A[31:24] bits and use 3-Byte addressing.
2042:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          xxxx_1xxxb: 8-bit volatile bank register used to define A[30:A24] bits. MSB (bit[7]) is us
2043:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      to enable/disable 4-byte address mode. When MSB is set to 1, 4-byte address mo
2044:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      and A[30:24] bits are do not care. Read with instruction 16h. Write instructio
2045:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      with 1 byte of data. When MSB is cleared to 0, select the active 128 Mbit segm
2046:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      by setting the appropriate A[30:24] bits and use 3-Byte addressing.
2047:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          xxx1_xxxxb: A 16-bit nonvolatile configuration register controls 3-Byte/4-Byte address mod
2048:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      Read instruction is B5h. Bit[0] controls address mode [0=3-Byte;1=4-Byte].
2049:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      Write configuration register instruction is B1h, data length is 2 bytes.
2050:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       */
2051:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else
2052:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2053:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
2054:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2055:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2056:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2057:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2058:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Set 4 bytes addressing on PHY side */
2059:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NU
2060:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2061:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2062:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2063:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2064:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2065:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Set the read and program instruction for 4 bytes Address */
2066:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink)
2067:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2068:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_ReadCommand)
2069:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2070:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.ReadInstruction = 0x13U;
2071:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2072:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_PageProgramCommand)
2073:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2074:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x12u;
2075:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2076:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_FastReadCommand)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 38


2077:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2078:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.ReadInstruction = 0x0Cu;
2079:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
2080:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
2081:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2082:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2083:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2084:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (PHY_LINK_1S1S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
2085:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2086:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S2S_FastReadCommand)
2087:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2088:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.ReadInstruction = 0x3CU;
2089:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2090:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2091:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2092:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (PHY_LINK_1S2S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
2093:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2094:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S2S2S_FastReadCommand)
2095:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2096:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.ReadInstruction = 0xBCU;
2097:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2098:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2099:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2100:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (PHY_LINK_1S1D1D == Object->sfdp_private.DriverInfo.SpiPhyLink)
2101:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2102:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1D1D_DTRReadCommand)
2103:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2104:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Object->sfdp_private.DriverInfo.ReadInstruction = 0x0EU;
2105:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2106:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2107:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2108:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2109:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config)
2110:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
2111:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2112:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* check if we can switch to 1S8S8S */
2113:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if ((0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
2114:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
2115:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2116:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Patch Micron write command 0x81 @0x0 0xE7 */
2117:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S8S8S;
2118:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
2119:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
2120:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2121:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           retr = EXTMEM_SFDP_ERROR_DRIVER;
2122:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
2123:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
2124:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction = 0xCC;
2125:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
2126:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2127:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2128:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2129:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /*
2130:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       need to be study more; it seems that Macronix used it to define the command maybe because onl
2131:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       supported in their case
2132:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     */
2133:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8S8D8D)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 39


2134:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2135:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand)
2136:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2137:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.PageProgramInstruction  = 0x02u;
2138:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2139:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
2140:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2141:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction         = 0xCCu;
2142:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
2143:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&d
2144:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2145:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8D8D_DTRReadCommand)
2146:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2147:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction         = 0xFDu;
2148:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2149:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2150:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2151:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType1Command =
2152:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
2153:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType2Command =
2154:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
2155:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType3Command =
2156:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
2157:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType4Command =
2158:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
2159:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2160:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2161:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (((uint32_t)SFDP_PARAMID_XSPI_V1_0 == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_P
2162:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       &&
2163:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
2164:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
2165:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2166:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t ClockOut = 0u;
2167:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t MaxFreqMhz;
2168:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Read command */
2169:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (0u != JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand)
2170:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2171:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_XSPI10.Param_DWORD.D1.ReadFa
2172:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2173:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2174:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle != 0u)
2175:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2176:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Set the default dummy cycle of this mode */
2177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCycles = JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle;
2178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
2179:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2180:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2181:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Adapt the memory interface frequency according to its capabilities */
2182:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     MaxFreqMhz = sfdp_getfrequencevalue(JEDEC_Basic.Params.Param_DWORD.D20._8D8D8D_MaximumSpeedWith
2183:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
2184:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2185:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Adjust the frequency with the ClockIn */
2186:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       MaxFreqMhz = Object->sfdp_private.DriverInfo.ClockIn;
2187:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2188:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2189:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Adapt the memory interface frequency according to max requested frequency as defined in conf
2190:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Object->sfdp_public.MaxFreq != 0)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 40


2191:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2192:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (MaxFreqMhz > Object->sfdp_public.MaxFreq)
2193:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2194:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Adjust the frequency with the max clock frequency defined in configuration table */
2195:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         MaxFreqMhz = Object->sfdp_public.MaxFreq;
2196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2197:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2198:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2199:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Update the clock to be aligned with selected configuration */
2200:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_SetClock(&Object->sfdp_private.SALObject, Object->sfdp_private.DriverInf
2201:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     MaxFreqMhz, &ClockOut))
2202:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2203:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_SETCLOCK;
2204:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2205:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     *FreqUpdated = 1u; /* Used to indicate that the clock configuration has been updated */
2207:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2208:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* get the dummy cycle value according to the real output clock */
2209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((ClockOut >= CLOCK_200MHZ) && (JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle != 0u
2210:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCycles = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle;
2212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
2213:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else if ((ClockOut >= CLOCK_166MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle 
2215:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2216:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle;
2217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
2218:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else if ((ClockOut >= CLOCK_133MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle 
2220:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2221:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle;
2222:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
2223:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2224:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else /* if (ClockOut =< 100Mhz) */
2225:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2226:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_DummyCycle;
2227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
2228:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2229:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2230:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Specific case of GigaDevice memory with wrongly coded SFDP table in JEDEC_SCCR_Map.Param_DWO
2231:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
2232:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2233:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCycles = 16;
2234:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
2235:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2236:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else
2237:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2238:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Write the dummy cycle value in the configuration register using information coming from SC
2239:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONF
2240:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
2241:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2242:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Update the frequency with MaxFreqMhz information */
2243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
2244:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
2245:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           /* Set the dummy cycle corresponding */
2246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
2247:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 41


2248:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2249:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       else
2250:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_CONFIGDUMMY;
2252:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2253:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2254:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2255:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2256:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2257:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error :
2258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
2259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
2260:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2261:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2262:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Checks the busy flag (WIP) of the NOR memory device.
2263:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param SFDPObject Pointer to the NOR SFDP memory instance object descriptor.
2264:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Timeout Timeout value in milliseconds.
2265:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation: EXTMEM_DRIVER_NOR_SFDP_OK
2266:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   *         error code otherwise.
2267:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2268:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_check_FlagBUSY(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SF
2269:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                            uint32_t Timeout)
2270:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
  35              		.loc 1 2270 1 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		.loc 1 2270 1 is_stmt 0 view .LVU1
  40 0000 10B5     		push	{r4, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 4, -8
  44              		.cfi_offset 14, -4
  45 0002 84B0     		sub	sp, sp, #16
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 24
  48 0004 0C46     		mov	r4, r1
2271:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUSY;
  49              		.loc 1 2271 3 is_stmt 1 view .LVU2
  50              	.LVL1:
2272:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR((uint8_t *)__func__)
2273:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand)
  51              		.loc 1 2273 3 view .LVU3
  52              		.loc 1 2273 48 is_stmt 0 view .LVU4
  53 0006 90F86C10 		ldrb	r1, [r0, #108]	@ zero_extendqisi2
  54              	.LVL2:
  55              		.loc 1 2273 6 view .LVU5
  56 000a D9B1     		cbz	r1, .L3
2274:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2275:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* check that the WIP flag is not set */
2276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
  57              		.loc 1 2276 5 is_stmt 1 view .LVU6
2277:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
2278:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.WIPAddress,
2279:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.WIPBusyPolarity
  58              		.loc 1 2279 83 is_stmt 0 view .LVU7
  59 000c 90F86E30 		ldrb	r3, [r0, #110]	@ zero_extendqisi2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 42


2280:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
  60              		.loc 1 2280 86 view .LVU8
  61 0010 90F86DC0 		ldrb	ip, [r0, #109]	@ zero_extendqisi2
  62              		.loc 1 2280 48 view .LVU9
  63 0014 03FA0CF3 		lsl	r3, r3, ip
2281:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                1u << SFDPObject->sfdp_private.DriverInfo.WIPPositio
  64              		.loc 1 2281 51 view .LVU10
  65 0018 0122     		movs	r2, #1
  66 001a 02FA0CF2 		lsl	r2, r2, ip
2276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
  67              		.loc 1 2276 19 view .LVU11
  68 001e 0294     		str	r4, [sp, #8]
  69 0020 90F85D40 		ldrb	r4, [r0, #93]	@ zero_extendqisi2
  70              	.LVL3:
2276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
  71              		.loc 1 2276 19 view .LVU12
  72 0024 0194     		str	r4, [sp, #4]
  73 0026 D2B2     		uxtb	r2, r2
  74 0028 0092     		str	r2, [sp]
  75 002a DBB2     		uxtb	r3, r3
  76 002c 90F86F20 		ldrb	r2, [r0, #111]	@ zero_extendqisi2
  77 0030 0830     		adds	r0, r0, #8
  78              	.LVL4:
2276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
  79              		.loc 1 2276 19 view .LVU13
  80 0032 FFF7FEFF 		bl	SAL_XSPI_CheckStatusRegister
  81              	.LVL5:
2276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
  82              		.loc 1 2276 8 discriminator 1 view .LVU14
  83 0036 10B9     		cbnz	r0, .L6
2282:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                SFDPObject->sfdp_private.ManuID, Timeout))
2283:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2284:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_DRIVER_NOR_SFDP_OK;
  84              		.loc 1 2284 12 view .LVU15
  85 0038 0020     		movs	r0, #0
  86              	.L2:
  87              	.LVL6:
2285:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2286:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2287:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
  88              		.loc 1 2287 3 is_stmt 1 view .LVU16
2288:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
  89              		.loc 1 2288 1 is_stmt 0 view .LVU17
  90 003a 04B0     		add	sp, sp, #16
  91              	.LCFI2:
  92              		.cfi_remember_state
  93              		.cfi_def_cfa_offset 8
  94              		@ sp needed
  95 003c 10BD     		pop	{r4, pc}
  96              	.LVL7:
  97              	.L6:
  98              	.LCFI3:
  99              		.cfi_restore_state
2271:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR((uint8_t *)__func__)
 100              		.loc 1 2271 40 view .LVU18
 101 003e 6FF00400 		mvn	r0, #4
 102 0042 FAE7     		b	.L2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 43


 103              	.LVL8:
 104              	.L3:
2271:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR((uint8_t *)__func__)
 105              		.loc 1 2271 40 view .LVU19
 106 0044 6FF00400 		mvn	r0, #4
 107              	.LVL9:
2271:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR((uint8_t *)__func__)
 108              		.loc 1 2271 40 view .LVU20
 109 0048 F7E7     		b	.L2
 110              		.cfi_endproc
 111              	.LFE867:
 113              		.section	.text.sfdp_getfrequencevalue,"ax",%progbits
 114              		.align	1
 115              		.global	sfdp_getfrequencevalue
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	sfdp_getfrequencevalue:
 121              	.LVL10:
 122              	.LFB868:
2289:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2290:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2291:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @}
2292:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2293:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2294:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /** @addtogroup NOR_SFDP_DATA_Functions
2295:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @{
2296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2297:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Returns the frequency value in Hz corresponding to a bit field.
2300:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param BitField Bit field value from SFDP table.
2301:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return Frequency value in Hz, or 0 if unknown.
2302:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2303:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** uint32_t sfdp_getfrequencevalue(uint32_t BitField)
2304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 123              		.loc 1 2304 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 32
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		.loc 1 2304 1 is_stmt 0 view .LVU22
 128 0000 10B5     		push	{r4, lr}
 129              	.LCFI4:
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 4, -8
 132              		.cfi_offset 14, -4
 133 0002 88B0     		sub	sp, sp, #32
 134              	.LCFI5:
 135              		.cfi_def_cfa_offset 40
 136 0004 8646     		mov	lr, r0
2305:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   const uint16_t freqMhz_table[] = { 0x0, 33, 50, 66, 80, 100, 133, 166, 200, 250, 266, 333, 400 };
 137              		.loc 1 2305 3 is_stmt 1 view .LVU23
 138              		.loc 1 2305 18 is_stmt 0 view .LVU24
 139 0006 0DF1040C 		add	ip, sp, #4
 140 000a 0C4C     		ldr	r4, .L12
 141 000c 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 142              	.LVL11:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 44


 143              		.loc 1 2305 18 view .LVU25
 144 000e ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 145 0012 94E80700 		ldm	r4, {r0, r1, r2}
 146 0016 ACE80300 		stmia	ip!, {r0, r1}
 147 001a ACF80020 		strh	r2, [ip]	@ movhi
2306:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 148              		.loc 1 2306 27 is_stmt 1 view .LVU26
2307:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2308:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (BitField < 0b1010u)
 149              		.loc 1 2308 3 view .LVU27
 150              		.loc 1 2308 6 is_stmt 0 view .LVU28
 151 001e BEF1090F 		cmp	lr, #9
 152 0022 02D9     		bls	.L11
2309:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     return (uint32_t)freqMhz_table[BitField] * 1000000u;
2311:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2312:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return 0; /* the max frequency is unknown */
 153              		.loc 1 2312 10 view .LVU29
 154 0024 0020     		movs	r0, #0
 155              	.LVL12:
 156              	.L7:
2313:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 157              		.loc 1 2313 1 view .LVU30
 158 0026 08B0     		add	sp, sp, #32
 159              	.LCFI6:
 160              		.cfi_remember_state
 161              		.cfi_def_cfa_offset 8
 162              		@ sp needed
 163 0028 10BD     		pop	{r4, pc}
 164              	.LVL13:
 165              	.L11:
 166              	.LCFI7:
 167              		.cfi_restore_state
2310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 168              		.loc 1 2310 5 is_stmt 1 view .LVU31
2310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 169              		.loc 1 2310 35 is_stmt 0 view .LVU32
 170 002a 08AB     		add	r3, sp, #32
 171 002c 03EB4E0E 		add	lr, r3, lr, lsl #1
 172              	.LVL14:
2310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 173              		.loc 1 2310 35 view .LVU33
 174 0030 3EF81C0C 		ldrh	r0, [lr, #-28]
2310:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 175              		.loc 1 2310 46 view .LVU34
 176 0034 024B     		ldr	r3, .L12+4
 177 0036 03FB00F0 		mul	r0, r3, r0
 178 003a F4E7     		b	.L7
 179              	.L13:
 180              		.align	2
 181              	.L12:
 182 003c 00000000 		.word	.LANCHOR0
 183 0040 40420F00 		.word	1000000
 184              		.cfi_endproc
 185              	.LFE868:
 187              		.section	.text.sfdp_get_paraminfo,"ax",%progbits
 188              		.align	1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 45


 189              		.global	sfdp_get_paraminfo
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	sfdp_get_paraminfo:
 195              	.LVL15:
 196              	.LFB869:
2314:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2315:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2316:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Reads and checks the SFDP parameter header at the specified address.
2317:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
2318:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param sfdp_address Address of the SFDP parameter table.
2319:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Param_info Pointer to the parameter info structure to be filled.
2320:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
2321:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2322:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_a
2323:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                       SFDP_ParameterTable_t *Param_info)
2324:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 197              		.loc 1 2324 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 8
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		.loc 1 2324 1 is_stmt 0 view .LVU36
 202 0000 10B5     		push	{r4, lr}
 203              	.LCFI8:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 4, -8
 206              		.cfi_offset 14, -4
 207 0002 82B0     		sub	sp, sp, #8
 208              	.LCFI9:
 209              		.cfi_def_cfa_offset 16
 210 0004 1446     		mov	r4, r2
2325:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 211              		.loc 1 2325 3 is_stmt 1 view .LVU37
 212              	.LVL16:
2326:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_ParameterHeader_t sfdp_param_header = {0};
 213              		.loc 1 2326 3 view .LVU38
 214              		.loc 1 2326 26 is_stmt 0 view .LVU39
 215 0006 0023     		movs	r3, #0
 216 0008 0093     		str	r3, [sp]
 217 000a 0193     		str	r3, [sp, #4]
2327:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 218              		.loc 1 2327 27 is_stmt 1 view .LVU40
2328:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2329:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* send the SFDP command to read the header */
2330:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, sfdp_address,
 219              		.loc 1 2330 3 view .LVU41
 220              		.loc 1 2330 17 is_stmt 0 view .LVU42
 221 000c 0823     		movs	r3, #8
 222 000e 6A46     		mov	r2, sp
 223              	.LVL17:
 224              		.loc 1 2330 17 view .LVU43
 225 0010 1844     		add	r0, r0, r3
 226              	.LVL18:
 227              		.loc 1 2330 17 view .LVU44
 228 0012 FFF7FEFF 		bl	SAL_XSPI_GetSFDP
 229              	.LVL19:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 46


 230              		.loc 1 2330 6 discriminator 1 view .LVU45
 231 0016 0028     		cmp	r0, #0
 232 0018 40F0BB80 		bne	.L40
2331:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                  (uint8_t *)&sfdp_param_header, SFDP_PARAM_HEADER_SIZE))
2332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2333:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_SFDPREAD;
2334:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2335:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2336:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2337:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Param_info->type = SFDP_PARAMID_UNKNOWN;
 233              		.loc 1 2337 3 is_stmt 1 view .LVU46
 234              		.loc 1 2337 20 is_stmt 0 view .LVU47
 235 001c 2060     		str	r0, [r4]
2338:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Param_info->size = sfdp_param_header.Length ;
 236              		.loc 1 2338 3 is_stmt 1 view .LVU48
 237              		.loc 1 2338 39 is_stmt 0 view .LVU49
 238 001e 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 239              		.loc 1 2338 20 view .LVU50
 240 0022 2372     		strb	r3, [r4, #8]
2339:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
 241              		.loc 1 2339 3 is_stmt 1 view .LVU51
 242              		.loc 1 2339 74 is_stmt 0 view .LVU52
 243 0024 9DF80620 		ldrb	r2, [sp, #6]	@ zero_extendqisi2
2340:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                          | ((uint32_t)sfdp_param_header.TableAddressPointer[1u] << 8u)
 244              		.loc 1 2340 76 view .LVU53
 245 0028 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 246              		.loc 1 2340 81 view .LVU54
 247 002c 1B02     		lsls	r3, r3, #8
 248              		.loc 1 2340 26 view .LVU55
 249 002e 43EA0243 		orr	r3, r3, r2, lsl #16
2341:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                          | ((uint32_t)sfdp_param_header.TableAddressPointer[0u]));
 250              		.loc 1 2341 76 view .LVU56
 251 0032 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 252              		.loc 1 2341 26 view .LVU57
 253 0036 1343     		orrs	r3, r3, r2
2339:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
 254              		.loc 1 2339 23 view .LVU58
 255 0038 6360     		str	r3, [r4, #4]
2342:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2343:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((sfdp_param_header.ID_msb > 0x00u) && (sfdp_param_header.ID_msb < 0x80u))
 256              		.loc 1 2343 3 is_stmt 1 view .LVU59
 257              		.loc 1 2343 42 is_stmt 0 view .LVU60
 258 003a 9DF90730 		ldrsb	r3, [sp, #7]
 259              		.loc 1 2343 6 view .LVU61
 260 003e 002B     		cmp	r3, #0
 261 0040 0CDD     		ble	.L16
2344:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2345:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
 262              		.loc 1 2345 5 is_stmt 1 view .LVU62
 263              		.loc 1 2345 27 is_stmt 0 view .LVU63
 264 0042 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 265              		.loc 1 2345 8 view .LVU64
 266 0046 13F00103 		ands	r3, r3, #1
 267 004a 03D0     		beq	.L17
2346:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2347:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Param_info->type = SFDP_PARAMID_VENDOR;
 268              		.loc 1 2347 7 is_stmt 1 view .LVU65
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 47


 269              		.loc 1 2347 24 is_stmt 0 view .LVU66
 270 004c 0123     		movs	r3, #1
 271 004e 2360     		str	r3, [r4]
2348:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_VENDOR");
 272              		.loc 1 2348 52 is_stmt 1 view .LVU67
 273              	.L15:
 274              	.LVL20:
2349:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2350:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else
2351:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2352:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Param_info->type = SFDP_PARAMID_FUNCTION_VENDOR;
2353:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
2354:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2355:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2356:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if (sfdp_param_header.ID_msb >= 0x80u)
2357:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if ((sfdp_param_header.ID_lsb & 0x01u) == 0x00u)
2359:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Param_info->type = SFDP_PARAMID_FUNCTION_JEDEC;
2361:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
2362:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2363:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2364:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (sfdp_param_header.ID_msb == SFDP_BASIC_PARAMETER_TABLE_MSB)
2365:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       switch (sfdp_param_header.ID_lsb)
2367:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2368:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case SFDP_BASIC_PARAMETER_TABLE_LSB :
2369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_BASIC_SPIPROTOCOL;
2370:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_BASIC_SPIPROTOCOL");
2371:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
2372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                              ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
2373:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2374:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x81u:
2375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_SECTORMAP;
2376:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_SECTORMAP");
2377:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2378:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x03u:
2379:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_RPMC;
2380:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_RPMC");
2381:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2382:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x84u:
2383:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION;
2384:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION");
2385:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2386:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x05u:
2387:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_XSPI_V1_0;
2388:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_XSPI_V1_0");
2389:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2390:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x06u:
2391:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_XSPI_V2_0;
2392:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_XSPI_V2_0");
2393:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2394:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x87u:
2395:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP;
2396:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP");
2397:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2398:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x88u:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 48


2399:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP;
2400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP");
2401:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2402:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x09u:
2403:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0;
2404:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0");
2405:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2406:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x0Au:
2407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_OCTAL_DDR;
2408:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_OCTAL_DDR");
2409:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2410:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x8Bu:
2411:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_MSPT;
2412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_MSPT");
2413:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2414:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x0Cu:
2415:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_X4QUAD_DS;
2416:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_X4QUAD_DS");
2417:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2418:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x8Du:
2419:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_QUAD_DDR;
2420:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_QUAD_DDR");
2421:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2422:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x8Eu:
2423:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_SECURE_PACKET_READ_WRITE;
2424:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_SECURE_PACKET_READ_WRITE");
2425:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2426:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x0Fu:
2427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->type = SFDP_PARAMID_RESERVED;
2428:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
2429:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2430:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         default :
2431:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_????");
2432:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
2433:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2434:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2435:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2436:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Param_info->type == SFDP_PARAMID_UNKNOWN)
2437:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2438:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> the table is not compliant with to JEDEC standard");
2439:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2440:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2441:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
2442:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2443:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Unexpected value for MSB field of SFDP Parameter ID */
2444:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     SFDP_DEBUG_STR("-> Unexpected value for MSB field of SFDP Parameter ID");
2445:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_SFDPREAD;
2446:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2447:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2448:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2449:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error:
2450:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
 275              		.loc 1 2450 3 view .LVU68
2451:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 276              		.loc 1 2451 1 is_stmt 0 view .LVU69
 277 0050 02B0     		add	sp, sp, #8
 278              	.LCFI10:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 49


 279              		.cfi_remember_state
 280              		.cfi_def_cfa_offset 8
 281              		@ sp needed
 282 0052 10BD     		pop	{r4, pc}
 283              	.LVL21:
 284              	.L17:
 285              	.LCFI11:
 286              		.cfi_restore_state
2352:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
 287              		.loc 1 2352 7 is_stmt 1 view .LVU70
2352:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
 288              		.loc 1 2352 24 is_stmt 0 view .LVU71
 289 0054 0222     		movs	r2, #2
 290 0056 2260     		str	r2, [r4]
2325:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_ParameterHeader_t sfdp_param_header = {0};
 291              		.loc 1 2325 22 view .LVU72
 292 0058 1846     		mov	r0, r3
 293 005a F9E7     		b	.L15
 294              	.L16:
2356:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 295              		.loc 1 2356 8 is_stmt 1 view .LVU73
2356:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 296              		.loc 1 2356 11 is_stmt 0 view .LVU74
 297 005c 002B     		cmp	r3, #0
 298 005e 80F29A80 		bge	.L41
2358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 299              		.loc 1 2358 5 is_stmt 1 view .LVU75
2358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 300              		.loc 1 2358 27 is_stmt 0 view .LVU76
 301 0062 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
2358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 302              		.loc 1 2358 8 view .LVU77
 303 0066 13F0010F 		tst	r3, #1
 304 006a 01D1     		bne	.L18
2360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
 305              		.loc 1 2360 7 is_stmt 1 view .LVU78
2360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
 306              		.loc 1 2360 24 is_stmt 0 view .LVU79
 307 006c 0423     		movs	r3, #4
 308 006e 2360     		str	r3, [r4]
 309              	.L18:
2361:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 310              		.loc 1 2361 60 is_stmt 1 view .LVU80
2364:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 311              		.loc 1 2364 5 view .LVU81
2364:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 312              		.loc 1 2364 26 is_stmt 0 view .LVU82
 313 0070 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
2364:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 314              		.loc 1 2364 8 view .LVU83
 315 0074 FF2B     		cmp	r3, #255
 316 0076 EBD1     		bne	.L15
2366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 317              		.loc 1 2366 7 is_stmt 1 view .LVU84
2366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 318              		.loc 1 2366 32 is_stmt 0 view .LVU85
 319 0078 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 50


2366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 320              		.loc 1 2366 7 view .LVU86
 321 007c 0F2B     		cmp	r3, #15
 322 007e 25D8     		bhi	.L46
 323 0080 0F2B     		cmp	r3, #15
 324 0082 E5D8     		bhi	.L15
 325 0084 01A2     		adr	r2, .L31
 326 0086 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 327 008a 00BF     		.p2align 2
 328              	.L31:
 329 008c 19010000 		.word	.L38+1
 330 0090 51000000 		.word	.L15+1
 331 0094 51000000 		.word	.L15+1
 332 0098 31010000 		.word	.L37+1
 333 009c 51000000 		.word	.L15+1
 334 00a0 3D010000 		.word	.L36+1
 335 00a4 43010000 		.word	.L35+1
 336 00a8 51000000 		.word	.L15+1
 337 00ac 51000000 		.word	.L15+1
 338 00b0 5B010000 		.word	.L34+1
 339 00b4 63010000 		.word	.L33+1
 340 00b8 51000000 		.word	.L15+1
 341 00bc 73010000 		.word	.L32+1
 342 00c0 51000000 		.word	.L15+1
 343 00c4 51000000 		.word	.L15+1
 344 00c8 8B010000 		.word	.L30+1
 345              		.p2align 1
 346              	.L46:
 347 00cc 8E2B     		cmp	r3, #142
 348 00ce BFD8     		bhi	.L15
 349 00d0 812B     		cmp	r3, #129
 350 00d2 BDD3     		bcc	.L15
 351 00d4 813B     		subs	r3, r3, #129
 352 00d6 0D2B     		cmp	r3, #13
 353 00d8 BAD8     		bhi	.L15
 354 00da 01A2     		adr	r2, .L23
 355 00dc 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 356              		.p2align 2
 357              	.L23:
 358 00e0 2B010000 		.word	.L29+1
 359 00e4 51000000 		.word	.L15+1
 360 00e8 51000000 		.word	.L15+1
 361 00ec 37010000 		.word	.L28+1
 362 00f0 51000000 		.word	.L15+1
 363 00f4 51000000 		.word	.L15+1
 364 00f8 4B010000 		.word	.L27+1
 365 00fc 53010000 		.word	.L26+1
 366 0100 51000000 		.word	.L15+1
 367 0104 51000000 		.word	.L15+1
 368 0108 6B010000 		.word	.L25+1
 369 010c 51000000 		.word	.L15+1
 370 0110 7B010000 		.word	.L24+1
 371 0114 83010000 		.word	.L22+1
 372              		.p2align 1
 373              	.L38:
2369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_BASIC_SPIPROTOCOL");
 374              		.loc 1 2369 11 is_stmt 1 view .LVU87
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 51


2369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_BASIC_SPIPROTOCOL");
 375              		.loc 1 2369 28 is_stmt 0 view .LVU88
 376 0118 0823     		movs	r3, #8
 377 011a 2360     		str	r3, [r4]
2370:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
 378              		.loc 1 2370 67 is_stmt 1 view .LVU89
2371:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                              ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
 379              		.loc 1 2371 11 view .LVU90
2371:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                              ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
 380              		.loc 1 2371 49 is_stmt 0 view .LVU91
 381 011c 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
2372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 382              		.loc 1 2372 57 view .LVU92
 383 0120 172B     		cmp	r3, #23
 384 0122 28BF     		it	cs
 385 0124 1723     		movcs	r3, #23
2371:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                              ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
 386              		.loc 1 2371 28 view .LVU93
 387 0126 2372     		strb	r3, [r4, #8]
2373:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x81u:
 388              		.loc 1 2373 11 is_stmt 1 view .LVU94
 389 0128 92E7     		b	.L15
 390              	.L29:
2375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_SECTORMAP");
 391              		.loc 1 2375 11 view .LVU95
2375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_SECTORMAP");
 392              		.loc 1 2375 28 is_stmt 0 view .LVU96
 393 012a 1023     		movs	r3, #16
 394 012c 2360     		str	r3, [r4]
2376:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 395              		.loc 1 2376 59 is_stmt 1 view .LVU97
2377:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x03u:
 396              		.loc 1 2377 11 view .LVU98
 397 012e 8FE7     		b	.L15
 398              	.L37:
2379:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_RPMC");
 399              		.loc 1 2379 11 view .LVU99
2379:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_RPMC");
 400              		.loc 1 2379 28 is_stmt 0 view .LVU100
 401 0130 2023     		movs	r3, #32
 402 0132 2360     		str	r3, [r4]
2380:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 403              		.loc 1 2380 54 is_stmt 1 view .LVU101
2381:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x84u:
 404              		.loc 1 2381 11 view .LVU102
 405 0134 8CE7     		b	.L15
 406              	.L28:
2383:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION");
 407              		.loc 1 2383 11 view .LVU103
2383:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION");
 408              		.loc 1 2383 28 is_stmt 0 view .LVU104
 409 0136 4023     		movs	r3, #64
 410 0138 2360     		str	r3, [r4]
2384:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 411              		.loc 1 2384 75 is_stmt 1 view .LVU105
2385:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x05u:
 412              		.loc 1 2385 11 view .LVU106
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 52


 413 013a 89E7     		b	.L15
 414              	.L36:
2387:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_XSPI_V1_0");
 415              		.loc 1 2387 11 view .LVU107
2387:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_XSPI_V1_0");
 416              		.loc 1 2387 28 is_stmt 0 view .LVU108
 417 013c 8023     		movs	r3, #128
 418 013e 2360     		str	r3, [r4]
2388:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 419              		.loc 1 2388 59 is_stmt 1 view .LVU109
2389:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x06u:
 420              		.loc 1 2389 11 view .LVU110
 421 0140 86E7     		b	.L15
 422              	.L35:
2391:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_XSPI_V2_0");
 423              		.loc 1 2391 11 view .LVU111
2391:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_XSPI_V2_0");
 424              		.loc 1 2391 28 is_stmt 0 view .LVU112
 425 0142 4FF48073 		mov	r3, #256
 426 0146 2360     		str	r3, [r4]
2392:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 427              		.loc 1 2392 59 is_stmt 1 view .LVU113
2393:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x87u:
 428              		.loc 1 2393 11 view .LVU114
 429 0148 82E7     		b	.L15
 430              	.L27:
2395:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP");
 431              		.loc 1 2395 11 view .LVU115
2395:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP");
 432              		.loc 1 2395 28 is_stmt 0 view .LVU116
 433 014a 4FF40073 		mov	r3, #512
 434 014e 2360     		str	r3, [r4]
2396:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 435              		.loc 1 2396 84 is_stmt 1 view .LVU117
2397:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x88u:
 436              		.loc 1 2397 11 view .LVU118
 437 0150 7EE7     		b	.L15
 438              	.L26:
2399:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP");
 439              		.loc 1 2399 11 view .LVU119
2399:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP");
 440              		.loc 1 2399 28 is_stmt 0 view .LVU120
 441 0152 4FF48063 		mov	r3, #1024
 442 0156 2360     		str	r3, [r4]
2400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 443              		.loc 1 2400 94 is_stmt 1 view .LVU121
2401:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x09u:
 444              		.loc 1 2401 11 view .LVU122
 445 0158 7AE7     		b	.L15
 446              	.L34:
2403:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0");
 447              		.loc 1 2403 11 view .LVU123
2403:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0");
 448              		.loc 1 2403 28 is_stmt 0 view .LVU124
 449 015a 4FF40063 		mov	r3, #2048
 450 015e 2360     		str	r3, [r4]
2404:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 53


 451              		.loc 1 2404 81 is_stmt 1 view .LVU125
2405:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x0Au:
 452              		.loc 1 2405 11 view .LVU126
 453 0160 76E7     		b	.L15
 454              	.L33:
2407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_OCTAL_DDR");
 455              		.loc 1 2407 11 view .LVU127
2407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_OCTAL_DDR");
 456              		.loc 1 2407 28 is_stmt 0 view .LVU128
 457 0162 4FF48053 		mov	r3, #4096
 458 0166 2360     		str	r3, [r4]
2408:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 459              		.loc 1 2408 59 is_stmt 1 view .LVU129
2409:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x8Bu:
 460              		.loc 1 2409 11 view .LVU130
 461 0168 72E7     		b	.L15
 462              	.L25:
2411:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_MSPT");
 463              		.loc 1 2411 11 view .LVU131
2411:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_MSPT");
 464              		.loc 1 2411 28 is_stmt 0 view .LVU132
 465 016a 4FF40053 		mov	r3, #8192
 466 016e 2360     		str	r3, [r4]
2412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 467              		.loc 1 2412 54 is_stmt 1 view .LVU133
2413:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x0Cu:
 468              		.loc 1 2413 11 view .LVU134
 469 0170 6EE7     		b	.L15
 470              	.L32:
2415:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_X4QUAD_DS");
 471              		.loc 1 2415 11 view .LVU135
2415:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_X4QUAD_DS");
 472              		.loc 1 2415 28 is_stmt 0 view .LVU136
 473 0172 4FF48043 		mov	r3, #16384
 474 0176 2360     		str	r3, [r4]
2416:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 475              		.loc 1 2416 59 is_stmt 1 view .LVU137
2417:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x8Du:
 476              		.loc 1 2417 11 view .LVU138
 477 0178 6AE7     		b	.L15
 478              	.L24:
2419:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_QUAD_DDR");
 479              		.loc 1 2419 11 view .LVU139
2419:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_QUAD_DDR");
 480              		.loc 1 2419 28 is_stmt 0 view .LVU140
 481 017a 4FF40043 		mov	r3, #32768
 482 017e 2360     		str	r3, [r4]
2420:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 483              		.loc 1 2420 58 is_stmt 1 view .LVU141
2421:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x8Eu:
 484              		.loc 1 2421 11 view .LVU142
 485 0180 66E7     		b	.L15
 486              	.L22:
2423:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_SECURE_PACKET_READ_WRITE");
 487              		.loc 1 2423 11 view .LVU143
2423:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_SECURE_PACKET_READ_WRITE");
 488              		.loc 1 2423 28 is_stmt 0 view .LVU144
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 54


 489 0182 4FF48033 		mov	r3, #65536
 490 0186 2360     		str	r3, [r4]
2424:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 491              		.loc 1 2424 74 is_stmt 1 view .LVU145
2425:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         case 0x0Fu:
 492              		.loc 1 2425 11 view .LVU146
 493 0188 62E7     		b	.L15
 494              	.L30:
2427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
 495              		.loc 1 2427 11 view .LVU147
2427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
 496              		.loc 1 2427 28 is_stmt 0 view .LVU148
 497 018a 4FF40033 		mov	r3, #131072
 498 018e 2360     		str	r3, [r4]
2428:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           break;
 499              		.loc 1 2428 58 is_stmt 1 view .LVU149
2429:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         default :
 500              		.loc 1 2429 11 view .LVU150
2436:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 501              		.loc 1 2436 5 view .LVU151
2438:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 502              		.loc 1 2438 77 view .LVU152
2429:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         default :
 503              		.loc 1 2429 11 is_stmt 0 view .LVU153
 504 0190 5EE7     		b	.L15
 505              	.L40:
2333:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 506              		.loc 1 2333 10 view .LVU154
 507 0192 0320     		movs	r0, #3
 508 0194 5CE7     		b	.L15
 509              	.L41:
2445:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 510              		.loc 1 2445 10 view .LVU155
 511 0196 0320     		movs	r0, #3
 512 0198 5AE7     		b	.L15
 513              		.cfi_endproc
 514              	.LFE869:
 516 019a 00BF     		.section	.text.SFDP_CollectData,"ax",%progbits
 517              		.align	1
 518              		.global	SFDP_CollectData
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 523              	SFDP_CollectData:
 524              	.LVL22:
 525              	.LFB864:
1284:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 526              		.loc 1 1284 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
1284:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 530              		.loc 1 1284 1 is_stmt 0 view .LVU157
 531 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 532              	.LCFI12:
 533              		.cfi_def_cfa_offset 24
 534              		.cfi_offset 3, -24
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 55


 535              		.cfi_offset 4, -20
 536              		.cfi_offset 5, -16
 537              		.cfi_offset 6, -12
 538              		.cfi_offset 7, -8
 539              		.cfi_offset 14, -4
 540 0002 0546     		mov	r5, r0
1285:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t sfdp_address = SFDP_HEADER_SIZE;
 541              		.loc 1 1285 3 is_stmt 1 view .LVU158
 542              	.LVL23:
1286:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 543              		.loc 1 1286 3 view .LVU159
1287:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 544              		.loc 1 1287 27 view .LVU160
1290:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 545              		.loc 1 1290 3 view .LVU161
1290:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 546              		.loc 1 1290 40 is_stmt 0 view .LVU162
 547 0004 0027     		movs	r7, #0
 548 0006 C0F89470 		str	r7, [r0, #148]
1293:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 549              		.loc 1 1293 3 is_stmt 1 view .LVU163
1293:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 550              		.loc 1 1293 9 is_stmt 0 view .LVU164
 551 000a 7822     		movs	r2, #120
 552 000c 3946     		mov	r1, r7
 553 000e 3648     		ldr	r0, .L68
 554              	.LVL24:
1293:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 555              		.loc 1 1293 9 view .LVU165
 556 0010 FFF7FEFF 		bl	memset
 557              	.LVL25:
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 558              		.loc 1 1296 3 is_stmt 1 view .LVU166
 559              	.LBB5:
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 560              		.loc 1 1296 8 view .LVU167
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 561              		.loc 1 1296 16 is_stmt 0 view .LVU168
 562 0014 3C46     		mov	r4, r7
 563              	.LBE5:
1286:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 564              		.loc 1 1286 12 view .LVU169
 565 0016 0826     		movs	r6, #8
 566              	.LBB6:
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 567              		.loc 1 1296 3 view .LVU170
 568 0018 0CE0     		b	.L48
 569              	.LVL26:
 570              	.L65:
1298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 571              		.loc 1 1298 5 is_stmt 1 discriminator 2 view .LVU171
1299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_address += SFDP_PARAM_HEADER_SIZE;
 572              		.loc 1 1299 5 view .LVU172
1299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_address += SFDP_PARAM_HEADER_SIZE;
 573              		.loc 1 1299 25 is_stmt 0 view .LVU173
 574 001a D5F89430 		ldr	r3, [r5, #148]
1299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_address += SFDP_PARAM_HEADER_SIZE;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 56


 575              		.loc 1 1299 77 view .LVU174
 576 001e 04EB4401 		add	r1, r4, r4, lsl #1
 577 0022 314A     		ldr	r2, .L68
 578 0024 52F82120 		ldr	r2, [r2, r1, lsl #2]
1299:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     sfdp_address += SFDP_PARAM_HEADER_SIZE;
 579              		.loc 1 1299 42 view .LVU175
 580 0028 1343     		orrs	r3, r3, r2
 581 002a C5F89430 		str	r3, [r5, #148]
1300:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 582              		.loc 1 1300 5 is_stmt 1 view .LVU176
1300:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 583              		.loc 1 1300 18 is_stmt 0 view .LVU177
 584 002e 0836     		adds	r6, r6, #8
 585              	.LVL27:
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 586              		.loc 1 1296 88 is_stmt 1 discriminator 2 view .LVU178
 587 0030 0134     		adds	r4, r4, #1
 588              	.LVL28:
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 589              		.loc 1 1296 88 is_stmt 0 discriminator 2 view .LVU179
 590 0032 E4B2     		uxtb	r4, r4
 591              	.LVL29:
 592              	.L48:
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 593              		.loc 1 1296 34 is_stmt 1 discriminator 1 view .LVU180
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 594              		.loc 1 1296 57 is_stmt 0 discriminator 1 view .LVU181
 595 0034 95F89C30 		ldrb	r3, [r5, #156]	@ zero_extendqisi2
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 596              		.loc 1 1296 76 discriminator 1 view .LVU182
 597 0038 0133     		adds	r3, r3, #1
1296:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 598              		.loc 1 1296 34 discriminator 1 view .LVU183
 599 003a 9C42     		cmp	r4, r3
 600 003c 0DD2     		bcs	.L64
1298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 601              		.loc 1 1298 5 is_stmt 1 view .LVU184
1298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 602              		.loc 1 1298 5 view .LVU185
 603 003e 04EB4402 		add	r2, r4, r4, lsl #1
 604 0042 294B     		ldr	r3, .L68
 605 0044 03EB8202 		add	r2, r3, r2, lsl #2
 606 0048 3146     		mov	r1, r6
 607 004a 2846     		mov	r0, r5
 608 004c FFF7FEFF 		bl	sfdp_get_paraminfo
 609              	.LVL30:
1298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 610              		.loc 1 1298 5 discriminator 1 view .LVU186
 611 0050 0746     		mov	r7, r0
 612 0052 0028     		cmp	r0, #0
 613 0054 E1D0     		beq	.L65
 614              	.LVL31:
 615              	.L49:
1298:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 616              		.loc 1 1298 5 is_stmt 0 discriminator 1 view .LVU187
 617              	.LBE6:
1349:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 57


 618              		.loc 1 1349 3 is_stmt 1 view .LVU188
1350:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 619              		.loc 1 1350 1 is_stmt 0 view .LVU189
 620 0056 3846     		mov	r0, r7
 621 0058 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 622              	.LVL32:
 623              	.L64:
 624              	.LBB7:
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 625              		.loc 1 1304 16 view .LVU190
 626 005a 0024     		movs	r4, #0
 627              	.LVL33:
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 628              		.loc 1 1304 16 view .LVU191
 629 005c 21E0     		b	.L51
 630              	.LVL34:
 631              	.L67:
 632              	.LBB8:
1308:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 633              		.loc 1 1308 5 view .LVU192
 634 005e 082A     		cmp	r2, #8
 635 0060 03D0     		beq	.L54
 636 0062 402A     		cmp	r2, #64
 637 0064 14D1     		bne	.L55
 638 0066 214A     		ldr	r2, .L68+4
 639 0068 06E0     		b	.L52
 640              	.L54:
1311:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_Basic.Params.data_BYTE;
 641              		.loc 1 1311 9 is_stmt 1 view .LVU193
1311:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         ptr = JEDEC_Basic.Params.data_BYTE;
 642              		.loc 1 1311 26 is_stmt 0 view .LVU194
 643 006a 214A     		ldr	r2, .L68+8
 644 006c 42F8043B 		str	r3, [r2], #4
1312:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 645              		.loc 1 1312 9 is_stmt 1 view .LVU195
 646              	.LVL35:
1313:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       case SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION:
 647              		.loc 1 1313 9 view .LVU196
1330:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 648              		.loc 1 1330 5 view .LVU197
 649 0070 02E0     		b	.L52
 650              	.LVL36:
 651              	.L58:
1321:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 652              		.loc 1 1321 13 is_stmt 0 view .LVU198
 653 0072 204A     		ldr	r2, .L68+12
 654 0074 00E0     		b	.L52
 655              	.L60:
1318:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 656              		.loc 1 1318 13 view .LVU199
 657 0076 204A     		ldr	r2, .L68+16
 658              	.LVL37:
 659              	.L52:
1332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                      sfdp_param_info[index].address,
 660              		.loc 1 1332 7 is_stmt 1 view .LVU200
1332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                      sfdp_param_info[index].address,
 661              		.loc 1 1332 21 is_stmt 0 view .LVU201
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 58


 662 0078 06EB4600 		add	r0, r6, r6, lsl #1
 663 007c 1A49     		ldr	r1, .L68
 664 007e 01EB8001 		add	r1, r1, r0, lsl #2
 665 0082 9B00     		lsls	r3, r3, #2
 666              	.LVL38:
1332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                      sfdp_param_info[index].address,
 667              		.loc 1 1332 21 view .LVU202
 668 0084 4968     		ldr	r1, [r1, #4]
 669 0086 05F10800 		add	r0, r5, #8
 670 008a FFF7FEFF 		bl	SAL_XSPI_GetSFDP
 671              	.LVL39:
1332:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                      sfdp_param_info[index].address,
 672              		.loc 1 1332 10 discriminator 1 view .LVU203
 673 008e 48BB     		cbnz	r0, .L62
 674              	.L55:
1341:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 675              		.loc 1 1341 5 is_stmt 1 view .LVU204
1341:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 676              		.loc 1 1341 65 is_stmt 0 view .LVU205
 677 0090 06EB4606 		add	r6, r6, r6, lsl #1
 678 0094 144B     		ldr	r3, .L68
 679 0096 53F82630 		ldr	r3, [r3, r6, lsl #2]
1341:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 680              		.loc 1 1341 8 view .LVU206
 681 009a 082B     		cmp	r3, #8
 682 009c 1AD0     		beq	.L66
 683              	.L56:
 684              	.LBE8:
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 685              		.loc 1 1304 86 is_stmt 1 discriminator 2 view .LVU207
 686 009e 0134     		adds	r4, r4, #1
 687              	.LVL40:
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 688              		.loc 1 1304 86 is_stmt 0 discriminator 2 view .LVU208
 689 00a0 E4B2     		uxtb	r4, r4
 690              	.LVL41:
 691              	.L51:
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 692              		.loc 1 1304 56 is_stmt 1 discriminator 1 view .LVU209
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 693              		.loc 1 1304 50 is_stmt 0 discriminator 1 view .LVU210
 694 00a2 2646     		mov	r6, r4
 695 00a4 04EB4403 		add	r3, r4, r4, lsl #1
 696 00a8 0F4A     		ldr	r2, .L68
 697 00aa 52F82320 		ldr	r2, [r2, r3, lsl #2]
1304:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 698              		.loc 1 1304 56 discriminator 1 view .LVU211
 699 00ae 002A     		cmp	r2, #0
 700 00b0 D1D0     		beq	.L49
 701              	.LBB9:
1306:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t size = sfdp_param_info[index].size;
 702              		.loc 1 1306 5 is_stmt 1 view .LVU212
 703              	.LVL42:
1307:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     switch (sfdp_param_info[index].type)
 704              		.loc 1 1307 5 view .LVU213
1307:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     switch (sfdp_param_info[index].type)
 705              		.loc 1 1307 43 is_stmt 0 view .LVU214
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 59


 706 00b2 04EB4401 		add	r1, r4, r4, lsl #1
 707 00b6 0C4B     		ldr	r3, .L68
 708 00b8 03EB8103 		add	r3, r3, r1, lsl #2
 709 00bc 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 710              	.LVL43:
1308:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 711              		.loc 1 1308 5 is_stmt 1 view .LVU215
 712 00be 802A     		cmp	r2, #128
 713 00c0 D7D0     		beq	.L58
 714 00c2 CCD9     		bls	.L67
 715 00c4 B2F5007F 		cmp	r2, #512
 716 00c8 D5D0     		beq	.L60
 717 00ca B2F5805F 		cmp	r2, #4096
 718 00ce DFD1     		bne	.L55
1324:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 719              		.loc 1 1324 13 is_stmt 0 view .LVU216
 720 00d0 0A4A     		ldr	r2, .L68+20
 721 00d2 D1E7     		b	.L52
 722              	.LVL44:
 723              	.L66:
1344:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 724              		.loc 1 1344 7 is_stmt 1 view .LVU217
1344:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 725              		.loc 1 1344 75 is_stmt 0 view .LVU218
 726 00d4 064B     		ldr	r3, .L68+8
 727 00d6 93F84130 		ldrb	r3, [r3, #65]	@ zero_extendqisi2
 728 00da 03F03F03 		and	r3, r3, #63
1344:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 729              		.loc 1 1344 39 view .LVU219
 730 00de C5F89830 		str	r3, [r5, #152]
 731 00e2 DCE7     		b	.L56
 732              	.L62:
1336:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 733              		.loc 1 1336 14 view .LVU220
 734 00e4 0C27     		movs	r7, #12
 735              	.LVL45:
1336:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 736              		.loc 1 1336 14 view .LVU221
 737 00e6 B6E7     		b	.L49
 738              	.L69:
 739              		.align	2
 740              	.L68:
 741 00e8 00000000 		.word	sfdp_param_info
 742 00ec 00000000 		.word	JEDEC_Address4Bytes
 743 00f0 00000000 		.word	JEDEC_Basic
 744 00f4 00000000 		.word	JEDEC_XSPI10
 745 00f8 00000000 		.word	JEDEC_SCCR_Map
 746 00fc 00000000 		.word	JEDEC_OctalDdr
 747              	.LBE9:
 748              	.LBE7:
 749              		.cfi_endproc
 750              	.LFE864:
 752              		.section	.text.SFDP_MemoryReset,"ax",%progbits
 753              		.align	1
 754              		.global	SFDP_MemoryReset
 755              		.syntax unified
 756              		.thumb
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 60


 757              		.thumb_func
 759              	SFDP_MemoryReset:
 760              	.LVL46:
 761              	.LFB865:
1358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_METHOD reset_method;
 762              		.loc 1 1358 1 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
1358:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   RESET_METHOD reset_method;
 766              		.loc 1 1358 1 is_stmt 0 view .LVU223
 767 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 768              	.LCFI13:
 769              		.cfi_def_cfa_offset 24
 770              		.cfi_offset 4, -24
 771              		.cfi_offset 5, -20
 772              		.cfi_offset 6, -16
 773              		.cfi_offset 7, -12
 774              		.cfi_offset 8, -8
 775              		.cfi_offset 14, -4
 776 0004 0646     		mov	r6, r0
1359:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
 777              		.loc 1 1359 3 is_stmt 1 view .LVU224
1360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t sfdp_address = SFDP_HEADER_SIZE;
 778              		.loc 1 1360 3 view .LVU225
 779              	.LVL47:
1361:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t find = 0u;
 780              		.loc 1 1361 3 view .LVU226
1362:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 781              		.loc 1 1362 3 view .LVU227
1363:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 782              		.loc 1 1363 27 view .LVU228
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 783              		.loc 1 1366 3 view .LVU229
 784              	.LBB10:
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 785              		.loc 1 1366 8 view .LVU230
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 786              		.loc 1 1366 16 is_stmt 0 view .LVU231
 787 0006 0024     		movs	r4, #0
 788              	.LBE10:
1362:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 789              		.loc 1 1362 11 view .LVU232
 790 0008 A046     		mov	r8, r4
1361:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t find = 0u;
 791              		.loc 1 1361 12 view .LVU233
 792 000a 0825     		movs	r5, #8
1360:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t sfdp_address = SFDP_HEADER_SIZE;
 793              		.loc 1 1360 22 view .LVU234
 794 000c 0727     		movs	r7, #7
 795              	.LBB11:
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 796              		.loc 1 1366 3 view .LVU235
 797 000e 05E0     		b	.L71
 798              	.LVL48:
 799              	.L73:
1390:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 61


 800              		.loc 1 1390 34 discriminator 1 view .LVU236
 801 0010 B8F1000F 		cmp	r8, #0
 802 0014 20D1     		bne	.L72
1396:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 803              		.loc 1 1396 5 is_stmt 1 view .LVU237
1396:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 804              		.loc 1 1396 18 is_stmt 0 view .LVU238
 805 0016 0835     		adds	r5, r5, #8
 806              	.LVL49:
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 807              		.loc 1 1366 88 is_stmt 1 discriminator 2 view .LVU239
 808 0018 0134     		adds	r4, r4, #1
 809              	.LVL50:
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 810              		.loc 1 1366 88 is_stmt 0 discriminator 2 view .LVU240
 811 001a E4B2     		uxtb	r4, r4
 812              	.LVL51:
 813              	.L71:
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 814              		.loc 1 1366 34 is_stmt 1 discriminator 1 view .LVU241
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 815              		.loc 1 1366 57 is_stmt 0 discriminator 1 view .LVU242
 816 001c 96F89C30 		ldrb	r3, [r6, #156]	@ zero_extendqisi2
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 817              		.loc 1 1366 76 discriminator 1 view .LVU243
 818 0020 0133     		adds	r3, r3, #1
1366:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 819              		.loc 1 1366 34 discriminator 1 view .LVU244
 820 0022 9C42     		cmp	r4, r3
 821 0024 18D2     		bcs	.L72
1368:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (EXTMEM_SFDP_OK == retr)
 822              		.loc 1 1368 5 is_stmt 1 view .LVU245
1368:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (EXTMEM_SFDP_OK == retr)
 823              		.loc 1 1368 12 is_stmt 0 view .LVU246
 824 0026 2C4A     		ldr	r2, .L86
 825 0028 2946     		mov	r1, r5
 826 002a 3046     		mov	r0, r6
 827 002c FFF7FEFF 		bl	sfdp_get_paraminfo
 828              	.LVL52:
1369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 829              		.loc 1 1369 5 is_stmt 1 view .LVU247
1369:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 830              		.loc 1 1369 8 is_stmt 0 view .LVU248
 831 0030 0746     		mov	r7, r0
 832 0032 88B9     		cbnz	r0, .L72
1372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 833              		.loc 1 1372 7 is_stmt 1 view .LVU249
1372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 834              		.loc 1 1372 63 is_stmt 0 view .LVU250
 835 0034 284B     		ldr	r3, .L86
 836 0036 1B68     		ldr	r3, [r3]
1372:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 837              		.loc 1 1372 10 view .LVU251
 838 0038 082B     		cmp	r3, #8
 839 003a E9D1     		bne	.L73
1375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        sfdp_param_info[0].address,
 840              		.loc 1 1375 9 is_stmt 1 view .LVU252
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 62


1378:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 841              		.loc 1 1378 69 is_stmt 0 view .LVU253
 842 003c 2649     		ldr	r1, .L86
 843 003e 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
1375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        sfdp_param_info[0].address,
 844              		.loc 1 1375 23 view .LVU254
 845 0040 9B00     		lsls	r3, r3, #2
 846 0042 264A     		ldr	r2, .L86+4
 847 0044 4968     		ldr	r1, [r1, #4]
 848 0046 06F10800 		add	r0, r6, #8
 849              	.LVL53:
1375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        sfdp_param_info[0].address,
 850              		.loc 1 1375 23 view .LVU255
 851 004a FFF7FEFF 		bl	SAL_XSPI_GetSFDP
 852              	.LVL54:
1375:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                        sfdp_param_info[0].address,
 853              		.loc 1 1375 12 discriminator 1 view .LVU256
 854 004e 10B9     		cbnz	r0, .L77
1385:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 855              		.loc 1 1385 16 view .LVU257
 856 0050 4FF00108 		mov	r8, #1
 857              	.LVL55:
1385:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 858              		.loc 1 1385 16 view .LVU258
 859 0054 DCE7     		b	.L73
 860              	.LVL56:
 861              	.L77:
1380:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 862              		.loc 1 1380 16 view .LVU259
 863 0056 0C27     		movs	r7, #12
 864              	.LVL57:
 865              	.L72:
1380:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 866              		.loc 1 1380 16 view .LVU260
 867              	.LBE11:
1400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 868              		.loc 1 1400 3 is_stmt 1 view .LVU261
1400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 869              		.loc 1 1400 6 is_stmt 0 view .LVU262
 870 0058 77BB     		cbnz	r7, .L78
1400:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 871              		.loc 1 1400 32 discriminator 1 view .LVU263
 872 005a B8F1000F 		cmp	r8, #0
 873 005e 2FD0     		beq	.L79
1407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 874              		.loc 1 1407 3 is_stmt 1 view .LVU264
1407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 875              		.loc 1 1407 12 is_stmt 0 view .LVU265
 876 0060 1F4B     		ldr	r3, .L86+8
 877 0062 93F84130 		ldrb	r3, [r3, #65]	@ zero_extendqisi2
1407:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 878              		.loc 1 1407 6 view .LVU266
 879 0066 13F03F0F 		tst	r3, #63
 880 006a 26D0     		beq	.L75
1412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 881              		.loc 1 1412 8 is_stmt 1 view .LVU267
1412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 63


 882              		.loc 1 1412 62 is_stmt 0 view .LVU268
 883 006c 1C4B     		ldr	r3, .L86+8
 884 006e 93F84130 		ldrb	r3, [r3, #65]	@ zero_extendqisi2
 885 0072 03F03F02 		and	r2, r3, #63
1412:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 886              		.loc 1 1412 11 view .LVU269
 887 0076 13F0010F 		tst	r3, #1
 888 007a 23D1     		bne	.L80
1417:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 889              		.loc 1 1417 8 is_stmt 1 view .LVU270
1417:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 890              		.loc 1 1417 11 is_stmt 0 view .LVU271
 891 007c 12F0020F 		tst	r2, #2
 892 0080 22D1     		bne	.L81
1422:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 893              		.loc 1 1422 8 is_stmt 1 view .LVU272
1422:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 894              		.loc 1 1422 11 is_stmt 0 view .LVU273
 895 0082 12F0040F 		tst	r2, #4
 896 0086 21D1     		bne	.L82
1427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 897              		.loc 1 1427 8 is_stmt 1 view .LVU274
1427:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 898              		.loc 1 1427 11 is_stmt 0 view .LVU275
 899 0088 12F0080F 		tst	r2, #8
 900 008c 20D1     		bne	.L83
1432:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 901              		.loc 1 1432 8 is_stmt 1 view .LVU276
1432:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 902              		.loc 1 1432 11 is_stmt 0 view .LVU277
 903 008e 12F0100F 		tst	r2, #16
 904 0092 03D1     		bne	.L76
1439:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 905              		.loc 1 1439 8 is_stmt 1 view .LVU278
1439:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 906              		.loc 1 1439 11 is_stmt 0 view .LVU279
 907 0094 1F2A     		cmp	r2, #31
 908 0096 1DD9     		bls	.L84
1463:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 909              		.loc 1 1463 10 view .LVU280
 910 0098 0F27     		movs	r7, #15
 911              	.LVL58:
1463:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 912              		.loc 1 1463 10 view .LVU281
 913 009a 0EE0     		b	.L75
 914              	.LVL59:
 915              	.L76:
1473:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 916              		.loc 1 1473 3 is_stmt 1 view .LVU282
1479:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x66, NULL, 0);
 917              		.loc 1 1479 42 view .LVU283
1480:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
 918              		.loc 1 1480 7 view .LVU284
1480:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
 919              		.loc 1 1480 13 is_stmt 0 view .LVU285
 920 009c 0836     		adds	r6, r6, #8
 921              	.LVL60:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 64


1480:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
 922              		.loc 1 1480 13 view .LVU286
 923 009e 0023     		movs	r3, #0
 924 00a0 1A46     		mov	r2, r3
 925 00a2 6621     		movs	r1, #102
 926 00a4 3046     		mov	r0, r6
 927 00a6 FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 928              	.LVL61:
1481:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 929              		.loc 1 1481 7 is_stmt 1 view .LVU287
1481:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 930              		.loc 1 1481 13 is_stmt 0 view .LVU288
 931 00aa 0023     		movs	r3, #0
 932 00ac 1A46     		mov	r2, r3
 933 00ae 9921     		movs	r1, #153
 934 00b0 3046     		mov	r0, r6
 935 00b2 FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 936              	.LVL62:
1482:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case RESET_INSTRUCTION_F0:
 937              		.loc 1 1482 7 is_stmt 1 view .LVU289
 938 00b6 00E0     		b	.L75
 939              	.LVL63:
 940              	.L78:
1402:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 941              		.loc 1 1402 10 is_stmt 0 view .LVU290
 942 00b8 0C27     		movs	r7, #12
 943              	.LVL64:
 944              	.L75:
1495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 945              		.loc 1 1495 3 is_stmt 1 view .LVU291
1496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 946              		.loc 1 1496 1 is_stmt 0 view .LVU292
 947 00ba 3846     		mov	r0, r7
 948 00bc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 949              	.LVL65:
 950              	.L79:
1402:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 951              		.loc 1 1402 10 view .LVU293
 952 00c0 0C27     		movs	r7, #12
 953              	.LVL66:
1402:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 954              		.loc 1 1402 10 view .LVU294
 955 00c2 FAE7     		b	.L75
 956              	.LVL67:
 957              	.L80:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 958              		.loc 1 1487 12 view .LVU295
 959 00c4 0F27     		movs	r7, #15
 960              	.LVL68:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 961              		.loc 1 1487 12 view .LVU296
 962 00c6 F8E7     		b	.L75
 963              	.LVL69:
 964              	.L81:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 965              		.loc 1 1487 12 view .LVU297
 966 00c8 0F27     		movs	r7, #15
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 65


 967              	.LVL70:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 968              		.loc 1 1487 12 view .LVU298
 969 00ca F6E7     		b	.L75
 970              	.LVL71:
 971              	.L82:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 972              		.loc 1 1487 12 view .LVU299
 973 00cc 0F27     		movs	r7, #15
 974              	.LVL72:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 975              		.loc 1 1487 12 view .LVU300
 976 00ce F4E7     		b	.L75
 977              	.LVL73:
 978              	.L83:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 979              		.loc 1 1487 12 view .LVU301
 980 00d0 0F27     		movs	r7, #15
 981              	.LVL74:
1487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
 982              		.loc 1 1487 12 view .LVU302
 983 00d2 F2E7     		b	.L75
 984              	.LVL75:
 985              	.L84:
1469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 986              		.loc 1 1469 10 view .LVU303
 987 00d4 0C27     		movs	r7, #12
 988              	.LVL76:
1469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 989              		.loc 1 1469 10 view .LVU304
 990 00d6 F0E7     		b	.L75
 991              	.L87:
 992              		.align	2
 993              	.L86:
 994 00d8 00000000 		.word	sfdp_param_info
 995 00dc 04000000 		.word	JEDEC_Basic+4
 996 00e0 00000000 		.word	JEDEC_Basic
 997              		.cfi_endproc
 998              	.LFE865:
 1000              		.section	.text.sfdp_enter_octal_mode,"ax",%progbits
 1001              		.align	1
 1002              		.global	sfdp_enter_octal_mode
 1003              		.syntax unified
 1004              		.thumb
 1005              		.thumb_func
 1007              	sfdp_enter_octal_mode:
 1008              	.LVL77:
 1009              	.LFB870:
2452:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2453:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2454:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Executes the octal DDR table to enter octal DDR mode.
2455:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
2456:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
2457:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2458:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef sfdp_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
2459:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 1010              		.loc 1 2459 1 is_stmt 1 view -0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 66


 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 8
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014              		.loc 1 2459 1 is_stmt 0 view .LVU306
 1015 0000 10B5     		push	{r4, lr}
 1016              	.LCFI14:
 1017              		.cfi_def_cfa_offset 8
 1018              		.cfi_offset 4, -8
 1019              		.cfi_offset 14, -4
 1020 0002 82B0     		sub	sp, sp, #8
 1021              	.LCFI15:
 1022              		.cfi_def_cfa_offset 16
 1023 0004 0446     		mov	r4, r0
2460:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 1024              		.loc 1 2460 3 is_stmt 1 view .LVU307
 1025              	.LVL78:
2461:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t data[7];
 1026              		.loc 1 2461 3 view .LVU308
2462:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 1027              		.loc 1 2462 27 view .LVU309
2463:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* D1-D2 command */
2464:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0u != JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand)
 1028              		.loc 1 2464 3 view .LVU310
 1029              		.loc 1 2464 42 is_stmt 0 view .LVU311
 1030 0006 5E4B     		ldr	r3, .L105
 1031 0008 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1032              		.loc 1 2464 6 view .LVU312
 1033 000a 002B     		cmp	r3, #0
 1034 000c 3AD1     		bne	.L102
 1035              	.LVL79:
 1036              	.L89:
2465:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2466:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte1CommandSequence;
2467:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
2468:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
2469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
2470:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
2471:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
2472:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
2473:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2474:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
2475:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand -
2476:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2477:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_OCTALMODE;
2478:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2479:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2480:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2481:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2482:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* D3-D4 command */
2483:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0u != JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand)
 1037              		.loc 1 2483 3 is_stmt 1 view .LVU313
 1038              		.loc 1 2483 42 is_stmt 0 view .LVU314
 1039 000e 5C4B     		ldr	r3, .L105
 1040 0010 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 1041              		.loc 1 2483 6 view .LVU315
 1042 0012 002B     		cmp	r3, #0
 1043 0014 58D1     		bne	.L103
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 67


 1044              	.L91:
2484:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2485:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* wait for busy flag clear */
2486:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
2487:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2488:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_DRIVER;
2489:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2490:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2491:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2492:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte1CommandSequence;
2493:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
2494:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
2495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
2496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
2497:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
2498:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
2499:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2500:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
2501:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand -
2502:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2503:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_OCTALMODE;
2504:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2505:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2506:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2507:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2508:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* D5-D6 command */
2509:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0u != JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand)
 1045              		.loc 1 2509 3 is_stmt 1 view .LVU316
 1046              		.loc 1 2509 42 is_stmt 0 view .LVU317
 1047 0016 5A4B     		ldr	r3, .L105
 1048 0018 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 1049              		.loc 1 2509 6 view .LVU318
 1050 001a 002B     		cmp	r3, #0
 1051 001c 7ED1     		bne	.L104
 1052              	.L92:
2510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2511:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* wait for busy flag clear */
2512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
2513:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2514:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_DRIVER;
2515:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2516:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2517:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2518:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte1CommandSequence;
2519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
2520:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
2521:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
2522:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
2523:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
2524:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
2525:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2526:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
2527:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand -
2528:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2529:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_OCTALMODE;
2530:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2531:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 68


2532:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2533:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2534:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* D7-D8 command */
2535:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (0u != JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand)
 1053              		.loc 1 2535 3 is_stmt 1 view .LVU319
 1054              		.loc 1 2535 42 is_stmt 0 view .LVU320
 1055 001e 584B     		ldr	r3, .L105
 1056 0020 DB7E     		ldrb	r3, [r3, #27]	@ zero_extendqisi2
 1057              		.loc 1 2535 6 view .LVU321
 1058 0022 43B3     		cbz	r3, .L93
2536:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2537:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* wait for busy flag clear */
2538:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 1059              		.loc 1 2538 5 is_stmt 1 view .LVU322
 1060              		.loc 1 2538 38 is_stmt 0 view .LVU323
 1061 0024 6421     		movs	r1, #100
 1062 0026 2046     		mov	r0, r4
 1063 0028 FFF7FEFF 		bl	driver_check_FlagBUSY
 1064              	.LVL80:
 1065              		.loc 1 2538 8 discriminator 1 view .LVU324
 1066 002c 0028     		cmp	r0, #0
 1067 002e 40F0A280 		bne	.L99
2539:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2540:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_DRIVER;
2541:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2543:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2544:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte1CommandSequence;
 1068              		.loc 1 2544 5 is_stmt 1 view .LVU325
 1069              		.loc 1 2544 15 is_stmt 0 view .LVU326
 1070 0032 534B     		ldr	r3, .L105
 1071 0034 997E     		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 1072              		.loc 1 2544 13 view .LVU327
 1073 0036 8DF80010 		strb	r1, [sp]
2545:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte2CommandSequence;
 1074              		.loc 1 2545 5 is_stmt 1 view .LVU328
 1075              		.loc 1 2545 15 is_stmt 0 view .LVU329
 1076 003a 5A7E     		ldrb	r2, [r3, #25]	@ zero_extendqisi2
 1077              		.loc 1 2545 13 view .LVU330
 1078 003c 8DF80120 		strb	r2, [sp, #1]
2546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte3CommandSequence;
 1079              		.loc 1 2546 5 is_stmt 1 view .LVU331
 1080              		.loc 1 2546 15 is_stmt 0 view .LVU332
 1081 0040 1A7E     		ldrb	r2, [r3, #24]	@ zero_extendqisi2
 1082              		.loc 1 2546 13 view .LVU333
 1083 0042 8DF80220 		strb	r2, [sp, #2]
2547:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte4CommandSequence;
 1084              		.loc 1 2547 5 is_stmt 1 view .LVU334
 1085              		.loc 1 2547 15 is_stmt 0 view .LVU335
 1086 0046 DA7F     		ldrb	r2, [r3, #31]	@ zero_extendqisi2
 1087              		.loc 1 2547 13 view .LVU336
 1088 0048 8DF80320 		strb	r2, [sp, #3]
2548:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte5CommandSequence;
 1089              		.loc 1 2548 5 is_stmt 1 view .LVU337
 1090              		.loc 1 2548 15 is_stmt 0 view .LVU338
 1091 004c 9A7F     		ldrb	r2, [r3, #30]	@ zero_extendqisi2
 1092              		.loc 1 2548 13 view .LVU339
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 69


 1093 004e 8DF80420 		strb	r2, [sp, #4]
2549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte6CommandSequence;
 1094              		.loc 1 2549 5 is_stmt 1 view .LVU340
 1095              		.loc 1 2549 15 is_stmt 0 view .LVU341
 1096 0052 5A7F     		ldrb	r2, [r3, #29]	@ zero_extendqisi2
 1097              		.loc 1 2549 13 view .LVU342
 1098 0054 8DF80520 		strb	r2, [sp, #5]
2550:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte7CommandSequence;
 1099              		.loc 1 2550 5 is_stmt 1 view .LVU343
 1100              		.loc 1 2550 15 is_stmt 0 view .LVU344
 1101 0058 1A7F     		ldrb	r2, [r3, #28]	@ zero_extendqisi2
 1102              		.loc 1 2550 13 view .LVU345
 1103 005a 8DF80620 		strb	r2, [sp, #6]
2551:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2552:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 1104              		.loc 1 2552 5 is_stmt 1 view .LVU346
2553:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand -
 1105              		.loc 1 2553 84 is_stmt 0 view .LVU347
 1106 005e DB7E     		ldrb	r3, [r3, #27]	@ zero_extendqisi2
2552:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand -
 1107              		.loc 1 2552 19 view .LVU348
 1108 0060 013B     		subs	r3, r3, #1
 1109 0062 9BB2     		uxth	r3, r3
 1110 0064 0DF10102 		add	r2, sp, #1
 1111 0068 04F10800 		add	r0, r4, #8
 1112 006c FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1113              	.LVL81:
2552:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand -
 1114              		.loc 1 2552 8 discriminator 1 view .LVU349
 1115 0070 0028     		cmp	r0, #0
 1116 0072 40F08280 		bne	.L100
 1117              	.L93:
2554:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2555:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_ERROR_OCTALMODE;
2556:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
2557:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2558:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2559:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* no more wait for busy flag clear here, as command format might have changed to Octal */
2560:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2561:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2562:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Abort any ongoing transfer to avoid performance issue */
2563:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SAL_XSPI_Abort(&Object->sfdp_private.SALObject);
 1118              		.loc 1 2563 3 is_stmt 1 view .LVU350
 1119 0076 04F10800 		add	r0, r4, #8
 1120 007a FFF7FEFF 		bl	SAL_XSPI_Abort
 1121              	.LVL82:
2460:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t data[7];
 1122              		.loc 1 2460 22 is_stmt 0 view .LVU351
 1123 007e 0020     		movs	r0, #0
 1124              	.L90:
 1125              	.LVL83:
2564:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2565:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error:
2566:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
 1126              		.loc 1 2566 3 is_stmt 1 view .LVU352
2567:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 1127              		.loc 1 2567 1 is_stmt 0 view .LVU353
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 70


 1128 0080 02B0     		add	sp, sp, #8
 1129              	.LCFI16:
 1130              		.cfi_remember_state
 1131              		.cfi_def_cfa_offset 8
 1132              		@ sp needed
 1133 0082 10BD     		pop	{r4, pc}
 1134              	.LVL84:
 1135              	.L102:
 1136              	.LCFI17:
 1137              		.cfi_restore_state
2466:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
 1138              		.loc 1 2466 5 is_stmt 1 view .LVU354
2466:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
 1139              		.loc 1 2466 15 is_stmt 0 view .LVU355
 1140 0084 3E4A     		ldr	r2, .L105
 1141 0086 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
2466:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
 1142              		.loc 1 2466 13 view .LVU356
 1143 0088 8DF80010 		strb	r1, [sp]
2467:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
 1144              		.loc 1 2467 5 is_stmt 1 view .LVU357
2467:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
 1145              		.loc 1 2467 15 is_stmt 0 view .LVU358
 1146 008c 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
 1147              	.LVL85:
2467:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
 1148              		.loc 1 2467 13 view .LVU359
 1149 008e 8DF80100 		strb	r0, [sp, #1]
2468:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
 1150              		.loc 1 2468 5 is_stmt 1 view .LVU360
2468:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
 1151              		.loc 1 2468 15 is_stmt 0 view .LVU361
 1152 0092 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
2468:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
 1153              		.loc 1 2468 13 view .LVU362
 1154 0094 8DF80200 		strb	r0, [sp, #2]
2469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
 1155              		.loc 1 2469 5 is_stmt 1 view .LVU363
2469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
 1156              		.loc 1 2469 15 is_stmt 0 view .LVU364
 1157 0098 D079     		ldrb	r0, [r2, #7]	@ zero_extendqisi2
2469:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
 1158              		.loc 1 2469 13 view .LVU365
 1159 009a 8DF80300 		strb	r0, [sp, #3]
2470:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
 1160              		.loc 1 2470 5 is_stmt 1 view .LVU366
2470:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
 1161              		.loc 1 2470 15 is_stmt 0 view .LVU367
 1162 009e 9079     		ldrb	r0, [r2, #6]	@ zero_extendqisi2
2470:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
 1163              		.loc 1 2470 13 view .LVU368
 1164 00a0 8DF80400 		strb	r0, [sp, #4]
2471:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
 1165              		.loc 1 2471 5 is_stmt 1 view .LVU369
2471:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
 1166              		.loc 1 2471 15 is_stmt 0 view .LVU370
 1167 00a4 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 71


2471:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
 1168              		.loc 1 2471 13 view .LVU371
 1169 00a6 8DF80500 		strb	r0, [sp, #5]
2472:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1170              		.loc 1 2472 5 is_stmt 1 view .LVU372
2472:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1171              		.loc 1 2472 15 is_stmt 0 view .LVU373
 1172 00aa 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
2472:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1173              		.loc 1 2472 13 view .LVU374
 1174 00ac 8DF80620 		strb	r2, [sp, #6]
2474:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand -
 1175              		.loc 1 2474 5 is_stmt 1 view .LVU375
2474:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand -
 1176              		.loc 1 2474 19 is_stmt 0 view .LVU376
 1177 00b0 013B     		subs	r3, r3, #1
 1178 00b2 9BB2     		uxth	r3, r3
 1179 00b4 0DF10102 		add	r2, sp, #1
 1180 00b8 04F10800 		add	r0, r4, #8
 1181 00bc FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1182              	.LVL86:
2474:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand -
 1183              		.loc 1 2474 8 discriminator 1 view .LVU377
 1184 00c0 0028     		cmp	r0, #0
 1185 00c2 A4D0     		beq	.L89
2477:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1186              		.loc 1 2477 12 view .LVU378
 1187 00c4 0B20     		movs	r0, #11
 1188 00c6 DBE7     		b	.L90
 1189              	.L103:
2486:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1190              		.loc 1 2486 5 is_stmt 1 view .LVU379
2486:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1191              		.loc 1 2486 38 is_stmt 0 view .LVU380
 1192 00c8 6421     		movs	r1, #100
 1193 00ca 2046     		mov	r0, r4
 1194 00cc FFF7FEFF 		bl	driver_check_FlagBUSY
 1195              	.LVL87:
2486:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1196              		.loc 1 2486 8 discriminator 1 view .LVU381
 1197 00d0 0028     		cmp	r0, #0
 1198 00d2 4CD1     		bne	.L95
2492:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
 1199              		.loc 1 2492 5 is_stmt 1 view .LVU382
2492:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
 1200              		.loc 1 2492 15 is_stmt 0 view .LVU383
 1201 00d4 2A4B     		ldr	r3, .L105
 1202 00d6 997A     		ldrb	r1, [r3, #10]	@ zero_extendqisi2
2492:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
 1203              		.loc 1 2492 13 view .LVU384
 1204 00d8 8DF80010 		strb	r1, [sp]
2493:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
 1205              		.loc 1 2493 5 is_stmt 1 view .LVU385
2493:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
 1206              		.loc 1 2493 15 is_stmt 0 view .LVU386
 1207 00dc 5A7A     		ldrb	r2, [r3, #9]	@ zero_extendqisi2
2493:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 72


 1208              		.loc 1 2493 13 view .LVU387
 1209 00de 8DF80120 		strb	r2, [sp, #1]
2494:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
 1210              		.loc 1 2494 5 is_stmt 1 view .LVU388
2494:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
 1211              		.loc 1 2494 15 is_stmt 0 view .LVU389
 1212 00e2 1A7A     		ldrb	r2, [r3, #8]	@ zero_extendqisi2
2494:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
 1213              		.loc 1 2494 13 view .LVU390
 1214 00e4 8DF80220 		strb	r2, [sp, #2]
2495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
 1215              		.loc 1 2495 5 is_stmt 1 view .LVU391
2495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
 1216              		.loc 1 2495 15 is_stmt 0 view .LVU392
 1217 00e8 DA7B     		ldrb	r2, [r3, #15]	@ zero_extendqisi2
2495:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
 1218              		.loc 1 2495 13 view .LVU393
 1219 00ea 8DF80320 		strb	r2, [sp, #3]
2496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
 1220              		.loc 1 2496 5 is_stmt 1 view .LVU394
2496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
 1221              		.loc 1 2496 15 is_stmt 0 view .LVU395
 1222 00ee 9A7B     		ldrb	r2, [r3, #14]	@ zero_extendqisi2
2496:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
 1223              		.loc 1 2496 13 view .LVU396
 1224 00f0 8DF80420 		strb	r2, [sp, #4]
2497:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
 1225              		.loc 1 2497 5 is_stmt 1 view .LVU397
2497:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
 1226              		.loc 1 2497 15 is_stmt 0 view .LVU398
 1227 00f4 5A7B     		ldrb	r2, [r3, #13]	@ zero_extendqisi2
2497:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
 1228              		.loc 1 2497 13 view .LVU399
 1229 00f6 8DF80520 		strb	r2, [sp, #5]
2498:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1230              		.loc 1 2498 5 is_stmt 1 view .LVU400
2498:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1231              		.loc 1 2498 15 is_stmt 0 view .LVU401
 1232 00fa 1A7B     		ldrb	r2, [r3, #12]	@ zero_extendqisi2
2498:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1233              		.loc 1 2498 13 view .LVU402
 1234 00fc 8DF80620 		strb	r2, [sp, #6]
2500:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand -
 1235              		.loc 1 2500 5 is_stmt 1 view .LVU403
2501:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1236              		.loc 1 2501 84 is_stmt 0 view .LVU404
 1237 0100 DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
2500:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand -
 1238              		.loc 1 2500 19 view .LVU405
 1239 0102 013B     		subs	r3, r3, #1
 1240 0104 9BB2     		uxth	r3, r3
 1241 0106 0DF10102 		add	r2, sp, #1
 1242 010a 04F10800 		add	r0, r4, #8
 1243 010e FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1244              	.LVL88:
2500:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand -
 1245              		.loc 1 2500 8 discriminator 1 view .LVU406
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 73


 1246 0112 0028     		cmp	r0, #0
 1247 0114 3FF47FAF 		beq	.L91
2503:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1248              		.loc 1 2503 12 view .LVU407
 1249 0118 0B20     		movs	r0, #11
 1250 011a B1E7     		b	.L90
 1251              	.L104:
2512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1252              		.loc 1 2512 5 is_stmt 1 view .LVU408
2512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1253              		.loc 1 2512 38 is_stmt 0 view .LVU409
 1254 011c 6421     		movs	r1, #100
 1255 011e 2046     		mov	r0, r4
 1256 0120 FFF7FEFF 		bl	driver_check_FlagBUSY
 1257              	.LVL89:
2512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1258              		.loc 1 2512 8 discriminator 1 view .LVU410
 1259 0124 28BB     		cbnz	r0, .L97
2518:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
 1260              		.loc 1 2518 5 is_stmt 1 view .LVU411
2518:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
 1261              		.loc 1 2518 15 is_stmt 0 view .LVU412
 1262 0126 164B     		ldr	r3, .L105
 1263 0128 997C     		ldrb	r1, [r3, #18]	@ zero_extendqisi2
2518:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
 1264              		.loc 1 2518 13 view .LVU413
 1265 012a 8DF80010 		strb	r1, [sp]
2519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
 1266              		.loc 1 2519 5 is_stmt 1 view .LVU414
2519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
 1267              		.loc 1 2519 15 is_stmt 0 view .LVU415
 1268 012e 5A7C     		ldrb	r2, [r3, #17]	@ zero_extendqisi2
2519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
 1269              		.loc 1 2519 13 view .LVU416
 1270 0130 8DF80120 		strb	r2, [sp, #1]
2520:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
 1271              		.loc 1 2520 5 is_stmt 1 view .LVU417
2520:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
 1272              		.loc 1 2520 15 is_stmt 0 view .LVU418
 1273 0134 1A7C     		ldrb	r2, [r3, #16]	@ zero_extendqisi2
2520:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
 1274              		.loc 1 2520 13 view .LVU419
 1275 0136 8DF80220 		strb	r2, [sp, #2]
2521:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
 1276              		.loc 1 2521 5 is_stmt 1 view .LVU420
2521:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
 1277              		.loc 1 2521 15 is_stmt 0 view .LVU421
 1278 013a DA7D     		ldrb	r2, [r3, #23]	@ zero_extendqisi2
2521:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
 1279              		.loc 1 2521 13 view .LVU422
 1280 013c 8DF80320 		strb	r2, [sp, #3]
2522:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
 1281              		.loc 1 2522 5 is_stmt 1 view .LVU423
2522:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
 1282              		.loc 1 2522 15 is_stmt 0 view .LVU424
 1283 0140 9A7D     		ldrb	r2, [r3, #22]	@ zero_extendqisi2
2522:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 74


 1284              		.loc 1 2522 13 view .LVU425
 1285 0142 8DF80420 		strb	r2, [sp, #4]
2523:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
 1286              		.loc 1 2523 5 is_stmt 1 view .LVU426
2523:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
 1287              		.loc 1 2523 15 is_stmt 0 view .LVU427
 1288 0146 5A7D     		ldrb	r2, [r3, #21]	@ zero_extendqisi2
2523:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
 1289              		.loc 1 2523 13 view .LVU428
 1290 0148 8DF80520 		strb	r2, [sp, #5]
2524:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1291              		.loc 1 2524 5 is_stmt 1 view .LVU429
2524:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1292              		.loc 1 2524 15 is_stmt 0 view .LVU430
 1293 014c 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
2524:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1294              		.loc 1 2524 13 view .LVU431
 1295 014e 8DF80620 		strb	r2, [sp, #6]
2526:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand -
 1296              		.loc 1 2526 5 is_stmt 1 view .LVU432
2527:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1297              		.loc 1 2527 84 is_stmt 0 view .LVU433
 1298 0152 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
2526:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand -
 1299              		.loc 1 2526 19 view .LVU434
 1300 0154 013B     		subs	r3, r3, #1
 1301 0156 9BB2     		uxth	r3, r3
 1302 0158 0DF10102 		add	r2, sp, #1
 1303 015c 04F10800 		add	r0, r4, #8
 1304 0160 FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1305              	.LVL90:
2526:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand -
 1306              		.loc 1 2526 8 discriminator 1 view .LVU435
 1307 0164 0028     		cmp	r0, #0
 1308 0166 3FF45AAF 		beq	.L92
2529:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1309              		.loc 1 2529 12 view .LVU436
 1310 016a 0B20     		movs	r0, #11
 1311 016c 88E7     		b	.L90
 1312              	.L95:
2488:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1313              		.loc 1 2488 12 view .LVU437
 1314 016e 0C20     		movs	r0, #12
 1315 0170 86E7     		b	.L90
 1316              	.L97:
2514:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1317              		.loc 1 2514 12 view .LVU438
 1318 0172 0C20     		movs	r0, #12
 1319 0174 84E7     		b	.L90
 1320              	.L99:
2540:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1321              		.loc 1 2540 12 view .LVU439
 1322 0176 0C20     		movs	r0, #12
 1323 0178 82E7     		b	.L90
 1324              	.L100:
2555:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 1325              		.loc 1 2555 12 view .LVU440
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 75


 1326 017a 0B20     		movs	r0, #11
 1327 017c 80E7     		b	.L90
 1328              	.L106:
 1329 017e 00BF     		.align	2
 1330              	.L105:
 1331 0180 00000000 		.word	JEDEC_OctalDdr
 1332              		.cfi_endproc
 1333              	.LFE870:
 1335              		.section	.text.sfdp_set_dummycycle,"ax",%progbits
 1336              		.align	1
 1337              		.global	sfdp_set_dummycycle
 1338              		.syntax unified
 1339              		.thumb
 1340              		.thumb_func
 1342              	sfdp_set_dummycycle:
 1343              	.LVL91:
 1344              	.LFB871:
2568:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2569:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2570:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Writes the configuration register to set the dummy cycle value.
2571:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
2572:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param DummyValue Dummy cycle value to set.
2573:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
2574:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2575:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef sfdp_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Dummy
2576:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 1345              		.loc 1 2576 1 is_stmt 1 view -0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 8
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              		.loc 1 2576 1 is_stmt 0 view .LVU442
 1350 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1351              	.LCFI18:
 1352              		.cfi_def_cfa_offset 20
 1353              		.cfi_offset 4, -20
 1354              		.cfi_offset 5, -16
 1355              		.cfi_offset 6, -12
 1356              		.cfi_offset 7, -8
 1357              		.cfi_offset 14, -4
 1358 0002 87B0     		sub	sp, sp, #28
 1359              	.LCFI19:
 1360              		.cfi_def_cfa_offset 48
2577:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   const uint8_t MaskWaitStateValue[4] = { 0x3u, 0x7u, 0xFu, 0x1Fu };
 1361              		.loc 1 2577 3 is_stmt 1 view .LVU443
 1362              		.loc 1 2577 17 is_stmt 0 view .LVU444
 1363 0004 494B     		ldr	r3, .L121
 1364 0006 0593     		str	r3, [sp, #20]
2578:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 1365              		.loc 1 2578 3 is_stmt 1 view .LVU445
 1366              	.LVL92:
2579:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t localValue[2] = { 0 };
 1367              		.loc 1 2579 3 view .LVU446
 1368              		.loc 1 2579 11 is_stmt 0 view .LVU447
 1369 0008 0023     		movs	r3, #0
 1370 000a ADF81030 		strh	r3, [sp, #16]	@ movhi
2580:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t Address;
 1371              		.loc 1 2580 3 is_stmt 1 view .LVU448
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 76


2581:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2582:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
 1372              		.loc 1 2582 3 view .LVU449
 1373              		.loc 1 2582 79 is_stmt 0 view .LVU450
 1374 000e 484B     		ldr	r3, .L121+4
 1375 0010 93F82330 		ldrb	r3, [r3, #35]	@ zero_extendqisi2
 1376 0014 03F09002 		and	r2, r3, #144
 1377              		.loc 1 2582 6 view .LVU451
 1378 0018 802A     		cmp	r2, #128
 1379 001a 7AD0     		beq	.L112
 1380 001c 0446     		mov	r4, r0
 1381 001e 0D46     		mov	r5, r1
2583:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable == 1u))
2584:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2585:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Not yet supported */
2586:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
2587:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2588:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2589:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2590:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Compute the Address */
2591:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (JEDEC_SCCR_Map.Param_DWORD.D9.LocalAddress == 1u)
 1382              		.loc 1 2591 3 is_stmt 1 view .LVU452
 1383              		.loc 1 2591 6 is_stmt 0 view .LVU453
 1384 0020 13F0080F 		tst	r3, #8
 1385 0024 69D0     		beq	.L109
2592:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2593:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Local Address is found in Byte 1 of 32-bit address */
2594:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported << 8;
 1386              		.loc 1 2594 5 is_stmt 1 view .LVU454
 1387              		.loc 1 2594 44 is_stmt 0 view .LVU455
 1388 0026 424B     		ldr	r3, .L121+4
 1389 0028 93F82270 		ldrb	r7, [r3, #34]	@ zero_extendqisi2
 1390              		.loc 1 2594 13 view .LVU456
 1391 002c 3F02     		lsls	r7, r7, #8
 1392              	.LVL93:
 1393              	.L110:
2595:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2596:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
2597:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2598:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Specific case of GigaDevice GD25LX512ME where register address is wrongly coded in SFDP tabl
2599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (Object->sfdp_private.ManuID == 0xC8)
2600:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2601:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Address value in datasheet : 1, address value coded in SFDP table 200 */
2602:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Address = 1U;
2603:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2604:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     else
2605:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2606:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Local address for Variable Dummy Cycle Settings bits is found in last byte of the address 
2607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported;
2608:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2609:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2610:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2611:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Read the configuration */
2612:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (HAL_OK != SAL_XSPI_CommandSendReadAddress(&Object->sfdp_private.SALObject,
 1394              		.loc 1 2612 3 is_stmt 1 view .LVU457
 1395              		.loc 1 2612 17 is_stmt 0 view .LVU458
 1396 002e 04F10806 		add	r6, r4, #8
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 77


 1397 0032 94F85D30 		ldrb	r3, [r4, #93]	@ zero_extendqisi2
 1398 0036 0193     		str	r3, [sp, #4]
 1399 0038 0223     		movs	r3, #2
 1400 003a 0093     		str	r3, [sp]
 1401 003c 04AB     		add	r3, sp, #16
 1402 003e 3A46     		mov	r2, r7
 1403 0040 3B49     		ldr	r1, .L121+4
 1404              	.LVL94:
 1405              		.loc 1 2612 17 view .LVU459
 1406 0042 91F82110 		ldrb	r1, [r1, #33]	@ zero_extendqisi2
 1407 0046 3046     		mov	r0, r6
 1408              	.LVL95:
 1409              		.loc 1 2612 17 view .LVU460
 1410 0048 FFF7FEFF 		bl	SAL_XSPI_CommandSendReadAddress
 1411              	.LVL96:
 1412              		.loc 1 2612 6 discriminator 1 view .LVU461
 1413 004c 0028     		cmp	r0, #0
 1414 004e 62D1     		bne	.L114
2613:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                 (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandReadA
2614:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                 Address,
2615:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                 (uint8_t *)localValue,
2616:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                 2u,
2617:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                 Object->sfdp_private.ManuID))
2618:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2619:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
2620:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2621:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2622:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2623:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* send command to write enable */
2624:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
 1415              		.loc 1 2624 3 is_stmt 1 view .LVU462
 1416              		.loc 1 2624 17 is_stmt 0 view .LVU463
 1417 0050 0023     		movs	r3, #0
 1418 0052 1A46     		mov	r2, r3
 1419 0054 94F87010 		ldrb	r1, [r4, #112]	@ zero_extendqisi2
 1420 0058 3046     		mov	r0, r6
 1421 005a FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1422              	.LVL97:
 1423              		.loc 1 2624 6 discriminator 1 view .LVU464
 1424 005e 0028     		cmp	r0, #0
 1425 0060 5DD1     		bne	.L115
2625:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                          Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u)
2626:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2627:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
2628:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2629:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2630:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2631:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* control the write enable */
2632:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 1426              		.loc 1 2632 3 is_stmt 1 view .LVU465
 1427              		.loc 1 2632 17 is_stmt 0 view .LVU466
 1428 0062 94F87110 		ldrb	r1, [r4, #113]	@ zero_extendqisi2
2633:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.ReadWELCommand,
2634:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WELAddress,
 1429              		.loc 1 2634 77 view .LVU467
 1430 0066 94F87420 		ldrb	r2, [r4, #116]	@ zero_extendqisi2
2635:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              ((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 78


 1431              		.loc 1 2635 79 view .LVU468
 1432 006a 94F87330 		ldrb	r3, [r4, #115]	@ zero_extendqisi2
 1433              		.loc 1 2635 108 view .LVU469
 1434 006e 002B     		cmp	r3, #0
 1435 0070 4DD1     		bne	.L116
 1436              		.loc 1 2635 108 discriminator 1 view .LVU470
 1437 0072 0123     		movs	r3, #1
 1438              	.L111:
2636:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              << Object->sfdp_private.DriverInfo.WELPosition,
 1439              		.loc 1 2636 80 view .LVU471
 1440 0074 94F872C0 		ldrb	ip, [r4, #114]	@ zero_extendqisi2
 1441              		.loc 1 2636 46 view .LVU472
 1442 0078 03FA0CF3 		lsl	r3, r3, ip
2637:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              1u << Object->sfdp_private.DriverInfo.WELPosition,
 1443              		.loc 1 2637 49 view .LVU473
 1444 007c 0120     		movs	r0, #1
 1445 007e 00FA0CF0 		lsl	r0, r0, ip
2632:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.ReadWELCommand,
 1446              		.loc 1 2632 17 view .LVU474
 1447 0082 4FF47A7C 		mov	ip, #1000
 1448 0086 CDF808C0 		str	ip, [sp, #8]
 1449 008a 94F85DC0 		ldrb	ip, [r4, #93]	@ zero_extendqisi2
 1450 008e CDF804C0 		str	ip, [sp, #4]
 1451 0092 C0B2     		uxtb	r0, r0
 1452 0094 0090     		str	r0, [sp]
 1453 0096 DBB2     		uxtb	r3, r3
 1454 0098 3046     		mov	r0, r6
 1455 009a FFF7FEFF 		bl	SAL_XSPI_CheckStatusRegister
 1456              	.LVL98:
2632:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.ReadWELCommand,
 1457              		.loc 1 2632 6 discriminator 1 view .LVU475
 1458 009e 0028     		cmp	r0, #0
 1459 00a0 3FD1     		bne	.L117
2638:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.ManuID, 1000))
2639:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2640:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
2641:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2642:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2643:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2644:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* clear the value */
2645:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsed
 1460              		.loc 1 2645 3 is_stmt 1 view .LVU476
 1461              		.loc 1 2645 29 is_stmt 0 view .LVU477
 1462 00a2 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
 1463              		.loc 1 2645 85 view .LVU478
 1464 00a6 2249     		ldr	r1, .L121+4
 1465 00a8 91F82300 		ldrb	r0, [r1, #35]	@ zero_extendqisi2
 1466 00ac C0F34112 		ubfx	r2, r0, #5, #2
 1467              		.loc 1 2645 55 view .LVU479
 1468 00b0 1832     		adds	r2, r2, #24
 1469 00b2 6A44     		add	r2, sp, r2
 1470 00b4 12F8042C 		ldrb	r2, [r2, #-4]	@ zero_extendqisi2
2646:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegi
 1471              		.loc 1 2646 69 view .LVU480
 1472 00b8 00F00700 		and	r0, r0, #7
 1473              		.loc 1 2646 37 view .LVU481
 1474 00bc 8240     		lsls	r2, r2, r0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 79


2645:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegi
 1475              		.loc 1 2645 33 view .LVU482
 1476 00be D243     		mvns	r2, r2
 1477 00c0 52B2     		sxtb	r2, r2
 1478 00c2 1340     		ands	r3, r3, r2
2645:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegi
 1479              		.loc 1 2645 17 view .LVU483
 1480 00c4 8DF81030 		strb	r3, [sp, #16]
2647:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2648:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Apply the value with the mask */
2649:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   localValue[0] = localValue[0]
 1481              		.loc 1 2649 3 is_stmt 1 view .LVU484
2650:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBit
 1482              		.loc 1 2650 42 is_stmt 0 view .LVU485
 1483 00c8 8540     		lsls	r5, r5, r0
 1484              	.LVL99:
 1485              		.loc 1 2650 21 view .LVU486
 1486 00ca EDB2     		uxtb	r5, r5
2649:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBit
 1487              		.loc 1 2649 17 view .LVU487
 1488 00cc 2B43     		orrs	r3, r3, r5
 1489 00ce 8DF81030 		strb	r3, [sp, #16]
2651:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   localValue[1] = localValue[0];
 1490              		.loc 1 2651 3 is_stmt 1 view .LVU488
 1491              		.loc 1 2651 17 is_stmt 0 view .LVU489
 1492 00d2 8DF81130 		strb	r3, [sp, #17]
2652:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2653:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* Write de configuration */
2654:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (HAL_OK != SAL_XSPI_Write(&Object->sfdp_private.SALObject,
 1493              		.loc 1 2654 3 is_stmt 1 view .LVU490
 1494              		.loc 1 2654 17 is_stmt 0 view .LVU491
 1495 00d6 0223     		movs	r3, #2
 1496 00d8 0093     		str	r3, [sp]
 1497 00da 04AB     		add	r3, sp, #16
 1498 00dc 3A46     		mov	r2, r7
 1499 00de 91F82010 		ldrb	r1, [r1, #32]	@ zero_extendqisi2
 1500 00e2 3046     		mov	r0, r6
 1501 00e4 FFF7FEFF 		bl	SAL_XSPI_Write
 1502              	.LVL100:
 1503              		.loc 1 2654 6 discriminator 1 view .LVU492
 1504 00e8 0546     		mov	r5, r0
 1505 00ea E0B9     		cbnz	r0, .L118
2655:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandWriteAccess,
2656:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                Address, (uint8_t *)localValue, 2u))
2657:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2658:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
2659:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2660:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2661:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2662:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* wait for busy flag clear */
2663:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 1506              		.loc 1 2663 3 is_stmt 1 view .LVU493
 1507              		.loc 1 2663 36 is_stmt 0 view .LVU494
 1508 00ec 6421     		movs	r1, #100
 1509 00ee 2046     		mov	r0, r4
 1510 00f0 FFF7FEFF 		bl	driver_check_FlagBUSY
 1511              	.LVL101:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 80


 1512              		.loc 1 2663 6 discriminator 1 view .LVU495
 1513 00f4 80B1     		cbz	r0, .L108
2664:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2665:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_ERROR_DRIVER;
 1514              		.loc 1 2665 10 view .LVU496
 1515 00f6 0C25     		movs	r5, #12
 1516 00f8 0EE0     		b	.L108
 1517              	.LVL102:
 1518              	.L109:
2599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1519              		.loc 1 2599 5 is_stmt 1 view .LVU497
2599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1520              		.loc 1 2599 29 is_stmt 0 view .LVU498
 1521 00fa 90F85D30 		ldrb	r3, [r0, #93]	@ zero_extendqisi2
2599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 1522              		.loc 1 2599 8 view .LVU499
 1523 00fe C82B     		cmp	r3, #200
 1524 0100 03D0     		beq	.L113
2607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 1525              		.loc 1 2607 7 is_stmt 1 view .LVU500
2607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 1526              		.loc 1 2607 46 is_stmt 0 view .LVU501
 1527 0102 0B4B     		ldr	r3, .L121+4
 1528 0104 93F82270 		ldrb	r7, [r3, #34]	@ zero_extendqisi2
 1529              	.LVL103:
2607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 1530              		.loc 1 2607 46 view .LVU502
 1531 0108 91E7     		b	.L110
 1532              	.LVL104:
 1533              	.L113:
2602:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 1534              		.loc 1 2602 15 view .LVU503
 1535 010a 0127     		movs	r7, #1
 1536 010c 8FE7     		b	.L110
 1537              	.LVL105:
 1538              	.L116:
2635:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              << Object->sfdp_private.DriverInfo.WELPosition,
 1539              		.loc 1 2635 108 discriminator 2 view .LVU504
 1540 010e 0023     		movs	r3, #0
 1541 0110 B0E7     		b	.L111
 1542              	.LVL106:
 1543              	.L112:
2586:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1544              		.loc 1 2586 10 view .LVU505
 1545 0112 0C25     		movs	r5, #12
 1546 0114 00E0     		b	.L108
 1547              	.LVL107:
 1548              	.L114:
2619:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1549              		.loc 1 2619 10 view .LVU506
 1550 0116 0C25     		movs	r5, #12
 1551              	.LVL108:
 1552              	.L108:
2666:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
2667:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2668:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2669:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error :
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 81


2670:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
 1553              		.loc 1 2670 3 is_stmt 1 view .LVU507
2671:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 1554              		.loc 1 2671 1 is_stmt 0 view .LVU508
 1555 0118 2846     		mov	r0, r5
 1556 011a 07B0     		add	sp, sp, #28
 1557              	.LCFI20:
 1558              		.cfi_remember_state
 1559              		.cfi_def_cfa_offset 20
 1560              		@ sp needed
 1561 011c F0BD     		pop	{r4, r5, r6, r7, pc}
 1562              	.LVL109:
 1563              	.L115:
 1564              	.LCFI21:
 1565              		.cfi_restore_state
2627:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1566              		.loc 1 2627 10 view .LVU509
 1567 011e 0C25     		movs	r5, #12
 1568              	.LVL110:
2627:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1569              		.loc 1 2627 10 view .LVU510
 1570 0120 FAE7     		b	.L108
 1571              	.LVL111:
 1572              	.L117:
2640:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1573              		.loc 1 2640 10 view .LVU511
 1574 0122 0C25     		movs	r5, #12
 1575              	.LVL112:
2640:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1576              		.loc 1 2640 10 view .LVU512
 1577 0124 F8E7     		b	.L108
 1578              	.L118:
2658:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 1579              		.loc 1 2658 10 view .LVU513
 1580 0126 0C25     		movs	r5, #12
 1581 0128 F6E7     		b	.L108
 1582              	.L122:
 1583 012a 00BF     		.align	2
 1584              	.L121:
 1585 012c 03070F1F 		.word	521078531
 1586 0130 00000000 		.word	JEDEC_SCCR_Map
 1587              		.cfi_endproc
 1588              	.LFE871:
 1590              		.section	.text.JEDEC_Basic_ManageQuadEnableRequirement,"ax",%progbits
 1591              		.align	1
 1592              		.global	JEDEC_Basic_ManageQuadEnableRequirement
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1597              	JEDEC_Basic_ManageQuadEnableRequirement:
 1598              	.LVL113:
 1599              	.LFB872:
2672:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2673:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2674:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Manages the Quad Enable Requirement (QER) for the NOR memory device.
2675:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
2676:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 82


2677:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2678:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequirement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Ob
2679:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 1600              		.loc 1 2679 1 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 8
 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604              		.loc 1 2679 1 is_stmt 0 view .LVU515
 1605 0000 30B5     		push	{r4, r5, lr}
 1606              	.LCFI22:
 1607              		.cfi_def_cfa_offset 12
 1608              		.cfi_offset 4, -12
 1609              		.cfi_offset 5, -8
 1610              		.cfi_offset 14, -4
 1611 0002 83B0     		sub	sp, sp, #12
 1612              	.LCFI23:
 1613              		.cfi_def_cfa_offset 24
 1614 0004 0446     		mov	r4, r0
2680:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 1615              		.loc 1 2680 3 is_stmt 1 view .LVU516
 1616              	.LVL114:
2681:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t localValue[2];
 1617              		.loc 1 2681 3 view .LVU517
2682:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2683:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* switch the mode in QSPI if available */
2684:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   switch (JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequirement & 0x7u)
 1618              		.loc 1 2684 3 view .LVU518
 1619              		.loc 1 2684 45 is_stmt 0 view .LVU519
 1620 0006 3B4B     		ldr	r3, .L137
 1621 0008 93F83E30 		ldrb	r3, [r3, #62]	@ zero_extendqisi2
 1622 000c C3F30213 		ubfx	r3, r3, #4, #3
 1623              		.loc 1 2684 3 view .LVU520
 1624 0010 022B     		cmp	r3, #2
 1625 0012 05D0     		beq	.L124
 1626 0014 042B     		cmp	r3, #4
 1627 0016 2DD0     		beq	.L125
 1628 0018 0F25     		movs	r5, #15
 1629              	.LVL115:
 1630              	.L126:
2685:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2686:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x0u: /* 000b: Device does not have a QE bit. Device detects 1-1-4 and 1-4-4 reads based o
2687:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         IO3/HOLD# functions as hold during instruction phase.*/
2688:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2689:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x1u: /* 001b: QE is bit 1 of status register 2. It is set via Write Status with two data 
2690:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   where bit 1 of the second byte is one.
2691:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   It is cleared via Write Status with two data bytes where bit 1 of the second byte
2692:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   Writing only one byte to the status register has the side-effect of clearing stat
2693:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   including the QE bit. The 100b code is used if writing one byte to the status reg
2694:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   does not modify status register 2.
2695:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****               */
2696:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2697:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x2u:
2698:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2699:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 010b: QE is bit 6 of status register 1. It is set via Write Status with one data byte wher
2700:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                      It is cleared via Write Status with one data byte where bit 6 is zero. */
2701:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 1 - set the write enable */
2702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 83


2703:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand, NULL,
2704:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2705:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2706:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2707:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2708:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2709:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 2 - read the status register */
2710:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, SFDP_DRIVER_READ_STAT
2711:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              (uint8_t *)&localValue[0], 1u))
2712:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2713:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2714:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2715:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2716:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2717:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 3 - update the status register to enable QPI mode*/
2718:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       localValue[0] = localValue[0] | 0x40u;
2719:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2720:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 4 - write the status register with QPI mode to 1 */
2721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&loc
2722:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2723:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2724:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2725:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2726:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2727:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* wait busy flag  */
2728:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
2729:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2730:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2731:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2732:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2733:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2734:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_OK;
2735:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2736:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2737:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x3u: /* 011b: QE is bit 7 of status register 2. It is set via Write status register 2 ins
2738:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         with one data byte where bit 7 is one. It is cleared via Write status regis
2739:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         instruction 3Eh with one data byte where bit 7 is zero.
2740:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         The status register 2 is read using instruction 3Fh.*/
2741:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2742:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x4u:
2743:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
2744:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* 100b: QE is bit 1 of status register 2. It is set via Write Status with two data bytes
2745:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                where bit 1 of the second byte is one.
2746:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                It is cleared via Write Status with two data bytes where bit 1 of the second byte is
2747:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                In contrast to the 001b code, writing 1 byte to the status register does not modify 
2748:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2749:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Read the status register */
2750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&loca
2751:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2752:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2753:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2754:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2755:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2756:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Update the status register */
2757:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       localValue[1] |= 2u;
2758:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2759:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* WEL */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 84


2760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
2761:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand,
2762:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              NULL, 0u))
2763:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2764:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2765:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2766:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2767:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2768:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Write the status register */
2769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&loc
2770:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2772:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2773:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2774:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2775:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Wait busy flag  */
2776:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
2777:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2778:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2779:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2780:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2781:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2782:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Optional : only for control read the status register and check write operation is OK */
2783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       localValue[1] = 0xFF;
2784:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&loca
2785:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2786:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_DRIVER;
2787:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
2788:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2789:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2790:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_OK;
2791:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2792:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
2793:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x5u: /* 101b: QE is bit 1 of the status register 2. Status register 1 is read using Read 
2794:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         instruction 05h. Status register 2 is read using instruction 35h.
2795:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         QE is set via Write Status instruction 01h with two data bytes where bit 1 
2796:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         the second byte is one. It is cleared via Write Status with two data bytes
2797:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                         where bit 1 of the second byte is zero.*/
2798:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2799:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x6u: /* 110b: QE is bit 1 of the status register 2.
2800:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   Status register 1 is read using Read Status instruction 05h.
2801:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   Status register 2 is read using instruction 35h, and status register 3 is read
2802:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   using instruction 15h. QE is set via Write Status Register instruction 31h
2803:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   with one data byte where bit 1 is one.
2804:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                   It is cleared via Write Status Register instruction 31h with one data byte where 
2805:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2806:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case 0x7u: /*111b: Reserved */
2807:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2808:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     default :/* Added for Misra */
2809:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2810:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2811:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** error :
2812:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
 1631              		.loc 1 2812 3 is_stmt 1 view .LVU521
2813:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 1632              		.loc 1 2813 1 is_stmt 0 view .LVU522
 1633 001a 2846     		mov	r0, r5
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 85


 1634 001c 03B0     		add	sp, sp, #12
 1635              	.LCFI24:
 1636              		.cfi_remember_state
 1637              		.cfi_def_cfa_offset 12
 1638              		@ sp needed
 1639 001e 30BD     		pop	{r4, r5, pc}
 1640              	.LVL116:
 1641              	.L124:
 1642              	.LCFI25:
 1643              		.cfi_restore_state
2702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand, NULL,
 1644              		.loc 1 2702 7 is_stmt 1 view .LVU523
2702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand, NULL,
 1645              		.loc 1 2702 21 is_stmt 0 view .LVU524
 1646 0020 00F10805 		add	r5, r0, #8
 1647 0024 0023     		movs	r3, #0
 1648 0026 1A46     		mov	r2, r3
 1649 0028 90F87010 		ldrb	r1, [r0, #112]	@ zero_extendqisi2
 1650 002c 2846     		mov	r0, r5
 1651              	.LVL117:
2702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand, NULL,
 1652              		.loc 1 2702 21 view .LVU525
 1653 002e FFF7FEFF 		bl	SAL_XSPI_SendReadCommand
 1654              	.LVL118:
2702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand, NULL,
 1655              		.loc 1 2702 10 discriminator 1 view .LVU526
 1656 0032 0028     		cmp	r0, #0
 1657 0034 4FD1     		bne	.L127
2710:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              (uint8_t *)&localValue[0], 1u))
 1658              		.loc 1 2710 7 is_stmt 1 view .LVU527
2710:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              (uint8_t *)&localValue[0], 1u))
 1659              		.loc 1 2710 21 is_stmt 0 view .LVU528
 1660 0036 0123     		movs	r3, #1
 1661 0038 01AA     		add	r2, sp, #4
 1662 003a 0521     		movs	r1, #5
 1663 003c 2846     		mov	r0, r5
 1664 003e FFF7FEFF 		bl	SAL_XSPI_SendReadCommand
 1665              	.LVL119:
2710:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              (uint8_t *)&localValue[0], 1u))
 1666              		.loc 1 2710 10 discriminator 1 view .LVU529
 1667 0042 0028     		cmp	r0, #0
 1668 0044 49D1     		bne	.L128
2718:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1669              		.loc 1 2718 7 is_stmt 1 view .LVU530
2718:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1670              		.loc 1 2718 33 is_stmt 0 view .LVU531
 1671 0046 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
2718:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1672              		.loc 1 2718 21 view .LVU532
 1673 004a 43F04003 		orr	r3, r3, #64
 1674 004e 8DF80430 		strb	r3, [sp, #4]
2721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1675              		.loc 1 2721 7 is_stmt 1 view .LVU533
2721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1676              		.loc 1 2721 21 is_stmt 0 view .LVU534
 1677 0052 0123     		movs	r3, #1
 1678 0054 01AA     		add	r2, sp, #4
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 86


 1679 0056 1946     		mov	r1, r3
 1680 0058 2846     		mov	r0, r5
 1681 005a FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1682              	.LVL120:
2721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1683              		.loc 1 2721 10 discriminator 1 view .LVU535
 1684 005e 0546     		mov	r5, r0
 1685 0060 0028     		cmp	r0, #0
 1686 0062 3CD1     		bne	.L129
2728:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1687              		.loc 1 2728 7 is_stmt 1 view .LVU536
2728:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1688              		.loc 1 2728 40 is_stmt 0 view .LVU537
 1689 0064 6421     		movs	r1, #100
 1690 0066 2046     		mov	r0, r4
 1691 0068 FFF7FEFF 		bl	driver_check_FlagBUSY
 1692              	.LVL121:
2728:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1693              		.loc 1 2728 10 discriminator 1 view .LVU538
 1694 006c 0028     		cmp	r0, #0
 1695 006e D4D0     		beq	.L126
2730:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1696              		.loc 1 2730 14 view .LVU539
 1697 0070 0C25     		movs	r5, #12
 1698 0072 D2E7     		b	.L126
 1699              	.LVL122:
 1700              	.L125:
2750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1701              		.loc 1 2750 7 is_stmt 1 view .LVU540
2750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1702              		.loc 1 2750 21 is_stmt 0 view .LVU541
 1703 0074 00F10805 		add	r5, r0, #8
 1704 0078 0223     		movs	r3, #2
 1705 007a 01AA     		add	r2, sp, #4
 1706 007c 0521     		movs	r1, #5
 1707 007e 2846     		mov	r0, r5
 1708              	.LVL123:
2750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1709              		.loc 1 2750 21 view .LVU542
 1710 0080 FFF7FEFF 		bl	SAL_XSPI_SendReadCommand
 1711              	.LVL124:
2750:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1712              		.loc 1 2750 10 discriminator 1 view .LVU543
 1713 0084 68BB     		cbnz	r0, .L131
2757:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1714              		.loc 1 2757 7 is_stmt 1 view .LVU544
2757:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1715              		.loc 1 2757 17 is_stmt 0 view .LVU545
 1716 0086 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
2757:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1717              		.loc 1 2757 21 view .LVU546
 1718 008a 43F00203 		orr	r3, r3, #2
 1719 008e 8DF80530 		strb	r3, [sp, #5]
2760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand,
 1720              		.loc 1 2760 7 is_stmt 1 view .LVU547
2760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand,
 1721              		.loc 1 2760 21 is_stmt 0 view .LVU548
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 87


 1722 0092 0023     		movs	r3, #0
 1723 0094 1A46     		mov	r2, r3
 1724 0096 94F87010 		ldrb	r1, [r4, #112]	@ zero_extendqisi2
 1725 009a 2846     		mov	r0, r5
 1726 009c FFF7FEFF 		bl	SAL_XSPI_SendReadCommand
 1727              	.LVL125:
2760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                              Object->sfdp_private.DriverInfo.WriteWELCommand,
 1728              		.loc 1 2760 10 discriminator 1 view .LVU549
 1729 00a0 08BB     		cbnz	r0, .L132
2769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1730              		.loc 1 2769 7 is_stmt 1 view .LVU550
2769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1731              		.loc 1 2769 21 is_stmt 0 view .LVU551
 1732 00a2 0223     		movs	r3, #2
 1733 00a4 01AA     		add	r2, sp, #4
 1734 00a6 0121     		movs	r1, #1
 1735 00a8 2846     		mov	r0, r5
 1736 00aa FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 1737              	.LVL126:
2769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1738              		.loc 1 2769 10 discriminator 1 view .LVU552
 1739 00ae E0B9     		cbnz	r0, .L133
2776:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1740              		.loc 1 2776 7 is_stmt 1 view .LVU553
2776:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1741              		.loc 1 2776 40 is_stmt 0 view .LVU554
 1742 00b0 6421     		movs	r1, #100
 1743 00b2 2046     		mov	r0, r4
 1744 00b4 FFF7FEFF 		bl	driver_check_FlagBUSY
 1745              	.LVL127:
2776:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1746              		.loc 1 2776 10 discriminator 1 view .LVU555
 1747 00b8 C8B9     		cbnz	r0, .L134
2783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&loca
 1748              		.loc 1 2783 7 is_stmt 1 view .LVU556
2783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&loca
 1749              		.loc 1 2783 21 is_stmt 0 view .LVU557
 1750 00ba FF23     		movs	r3, #255
 1751 00bc 8DF80530 		strb	r3, [sp, #5]
2784:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1752              		.loc 1 2784 7 is_stmt 1 view .LVU558
2784:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1753              		.loc 1 2784 21 is_stmt 0 view .LVU559
 1754 00c0 0223     		movs	r3, #2
 1755 00c2 01AA     		add	r2, sp, #4
 1756 00c4 0521     		movs	r1, #5
 1757 00c6 2846     		mov	r0, r5
 1758 00c8 FFF7FEFF 		bl	SAL_XSPI_SendReadCommand
 1759              	.LVL128:
2784:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 1760              		.loc 1 2784 10 discriminator 1 view .LVU560
 1761 00cc 0546     		mov	r5, r0
 1762 00ce 0028     		cmp	r0, #0
 1763 00d0 A3D0     		beq	.L126
2786:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1764              		.loc 1 2786 14 view .LVU561
 1765 00d2 0C25     		movs	r5, #12
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 88


 1766 00d4 A1E7     		b	.L126
 1767              	.L127:
2705:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1768              		.loc 1 2705 14 view .LVU562
 1769 00d6 0C25     		movs	r5, #12
 1770 00d8 9FE7     		b	.L126
 1771              	.L128:
2713:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1772              		.loc 1 2713 14 view .LVU563
 1773 00da 0C25     		movs	r5, #12
 1774 00dc 9DE7     		b	.L126
 1775              	.L129:
2723:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1776              		.loc 1 2723 14 view .LVU564
 1777 00de 0C25     		movs	r5, #12
 1778 00e0 9BE7     		b	.L126
 1779              	.L131:
2752:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1780              		.loc 1 2752 14 view .LVU565
 1781 00e2 0C25     		movs	r5, #12
 1782 00e4 99E7     		b	.L126
 1783              	.L132:
2764:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1784              		.loc 1 2764 14 view .LVU566
 1785 00e6 0C25     		movs	r5, #12
 1786 00e8 97E7     		b	.L126
 1787              	.L133:
2771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1788              		.loc 1 2771 14 view .LVU567
 1789 00ea 0C25     		movs	r5, #12
 1790 00ec 95E7     		b	.L126
 1791              	.L134:
2778:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 1792              		.loc 1 2778 14 view .LVU568
 1793 00ee 0C25     		movs	r5, #12
 1794 00f0 93E7     		b	.L126
 1795              	.L138:
 1796 00f2 00BF     		.align	2
 1797              	.L137:
 1798 00f4 00000000 		.word	JEDEC_Basic
 1799              		.cfi_endproc
 1800              	.LFE872:
 1802              		.section	.text.JEDEC_Basic_Manage4S4S4SEnableSequence,"ax",%progbits
 1803              		.align	1
 1804              		.global	JEDEC_Basic_Manage4S4S4SEnableSequence
 1805              		.syntax unified
 1806              		.thumb
 1807              		.thumb_func
 1809              	JEDEC_Basic_Manage4S4S4SEnableSequence:
 1810              	.LVL129:
 1811              	.LFB873:
2814:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2815:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2816:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Manages the 4S-4S-4S enable sequence for the NOR memory device.
2817:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
2818:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
2819:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 89


2820:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Obj
2821:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 1812              		.loc 1 2821 1 is_stmt 1 view -0
 1813              		.cfi_startproc
 1814              		@ args = 0, pretend = 0, frame = 0
 1815              		@ frame_needed = 0, uses_anonymous_args = 0
 1816              		.loc 1 2821 1 is_stmt 0 view .LVU570
 1817 0000 38B5     		push	{r3, r4, r5, lr}
 1818              	.LCFI26:
 1819              		.cfi_def_cfa_offset 16
 1820              		.cfi_offset 3, -16
 1821              		.cfi_offset 4, -12
 1822              		.cfi_offset 5, -8
 1823              		.cfi_offset 14, -4
 1824 0002 0546     		mov	r5, r0
2822:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 1825              		.loc 1 2822 3 is_stmt 1 view .LVU571
 1826              	.LVL130:
2823:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t instruction = 0x00u;
 1827              		.loc 1 2823 3 view .LVU572
2824:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2825:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* 4-4-4 mode enable sequences; This field describes the supported methods to enter 4-4-4 mode fr
2826:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* x_xxx1b: set QE per QER description above, then issue instruction 38h */
2827:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x1u) == 0x1u)
 1828              		.loc 1 2827 3 view .LVU573
 1829              		.loc 1 2827 42 is_stmt 0 view .LVU574
 1830 0004 104B     		ldr	r3, .L147
 1831 0006 9B8F     		ldrh	r3, [r3, #60]
 1832 0008 C3F30412 		ubfx	r2, r3, #4, #5
 1833              		.loc 1 2827 6 view .LVU575
 1834 000c 13F0100F 		tst	r3, #16
 1835 0010 05D1     		bne	.L145
2828:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2829:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
2830:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x38u;
2831:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2832:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* x_x1xxb: issue instruction 35h */
2833:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x4u) == 0x4u)
 1836              		.loc 1 2833 8 is_stmt 1 view .LVU576
 1837              		.loc 1 2833 11 is_stmt 0 view .LVU577
 1838 0012 12F0040F 		tst	r2, #4
 1839 0016 11D1     		bne	.L146
2822:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t instruction = 0x00u;
 1840              		.loc 1 2822 22 view .LVU578
 1841 0018 0F24     		movs	r4, #15
 1842              	.LVL131:
 1843              	.L142:
2834:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2835:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* If QE bit exists, Quad Enable Requirement describes method to enable Quad operations */
2836:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
2837:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x35u;
2838:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2839:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   else
2840:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2841:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* nothing to do managed as EXTMEM_SFDP_ERROR_NOTYETHANDLED */
2842:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2843:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 90


2844:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /*
2845:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   x_1xxxb: device uses a read-modify-write sequence of operations: read configuration
2846:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****            using instruction 65h followed by address 800003h, set bit 6, write configuration
2847:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****            using instruction 71h followed by address 800003h. This configuration is volatile.
2848:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   1_xxxxb:
2849:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     4-4-4 mode enable sequences
2850:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        Device uses a read-modify-write sequence of operations:
2851:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        Read Volatile Enhanced Configuration Register using instruction 65h, no address is required,
2852:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        Write Volatile Enhanced Configuration Register using instruction 61h, no address is required
2853:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        This configuration is volatile.
2854:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****    4-4-4 mode disable sequences
2855:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        Device uses a read-modify-write sequence of operations:
2856:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        Read Volatile Enhanced Configuration Register using instruction 65h, no address is required,
2857:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        Write Volatile Enhanced Configuration Register using instruction 61h, no address is required
2858:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        This configuration is volatile.
2859:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 enable sequence i
2860:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if ((retr == EXTMEM_SFDP_OK) && (instruction != 0u))
2862:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2863:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (void)SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, instruction, NULL, 0u);
2864:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution 
2865:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     retr = EXTMEM_SFDP_OK;
2866:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2867:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2868:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
 1844              		.loc 1 2868 3 is_stmt 1 view .LVU579
2869:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 1845              		.loc 1 2869 1 is_stmt 0 view .LVU580
 1846 001a 2046     		mov	r0, r4
 1847 001c 38BD     		pop	{r3, r4, r5, pc}
 1848              	.LVL132:
 1849              	.L145:
2829:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x38u;
 1850              		.loc 1 2829 5 is_stmt 1 view .LVU581
2829:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x38u;
 1851              		.loc 1 2829 12 is_stmt 0 view .LVU582
 1852 001e FFF7FEFF 		bl	JEDEC_Basic_ManageQuadEnableRequirement
 1853              	.LVL133:
2829:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x38u;
 1854              		.loc 1 2829 12 view .LVU583
 1855 0022 0446     		mov	r4, r0
 1856              	.LVL134:
2830:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 1857              		.loc 1 2830 5 is_stmt 1 view .LVU584
2830:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 1858              		.loc 1 2830 17 is_stmt 0 view .LVU585
 1859 0024 3821     		movs	r1, #56
 1860              	.LVL135:
 1861              	.L141:
2842:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1862              		.loc 1 2842 3 is_stmt 1 view .LVU586
2861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 1863              		.loc 1 2861 3 view .LVU587
2861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 1864              		.loc 1 2861 6 is_stmt 0 view .LVU588
 1865 0026 002C     		cmp	r4, #0
 1866 0028 F7D1     		bne	.L142
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 91


2861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 1867              		.loc 1 2861 32 discriminator 1 view .LVU589
 1868 002a 0029     		cmp	r1, #0
 1869 002c F5D0     		beq	.L142
2863:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution 
 1870              		.loc 1 2863 5 is_stmt 1 view .LVU590
2863:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution 
 1871              		.loc 1 2863 11 is_stmt 0 view .LVU591
 1872 002e 0023     		movs	r3, #0
 1873 0030 1A46     		mov	r2, r3
 1874 0032 05F10800 		add	r0, r5, #8
 1875 0036 FFF7FEFF 		bl	SAL_XSPI_SendReadCommand
 1876              	.LVL136:
2865:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 1877              		.loc 1 2865 5 is_stmt 1 view .LVU592
2865:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 1878              		.loc 1 2865 5 is_stmt 0 view .LVU593
 1879 003a EEE7     		b	.L142
 1880              	.LVL137:
 1881              	.L146:
2836:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x35u;
 1882              		.loc 1 2836 5 is_stmt 1 view .LVU594
2836:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x35u;
 1883              		.loc 1 2836 12 is_stmt 0 view .LVU595
 1884 003c FFF7FEFF 		bl	JEDEC_Basic_ManageQuadEnableRequirement
 1885              	.LVL138:
2836:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     instruction = 0x35u;
 1886              		.loc 1 2836 12 view .LVU596
 1887 0040 0446     		mov	r4, r0
 1888              	.LVL139:
2837:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 1889              		.loc 1 2837 5 is_stmt 1 view .LVU597
2837:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 1890              		.loc 1 2837 17 is_stmt 0 view .LVU598
 1891 0042 3521     		movs	r1, #53
 1892 0044 EFE7     		b	.L141
 1893              	.L148:
 1894 0046 00BF     		.align	2
 1895              	.L147:
 1896 0048 00000000 		.word	JEDEC_Basic
 1897              		.cfi_endproc
 1898              	.LFE873:
 1900              		.section	.text.SFDP_BuildGenericDriver,"ax",%progbits
 1901              		.align	1
 1902              		.global	SFDP_BuildGenericDriver
 1903              		.syntax unified
 1904              		.thumb
 1905              		.thumb_func
 1907              	SFDP_BuildGenericDriver:
 1908              	.LVL140:
 1909              	.LFB866:
1505:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 1910              		.loc 1 1505 1 is_stmt 1 view -0
 1911              		.cfi_startproc
 1912              		@ args = 0, pretend = 0, frame = 16
 1913              		@ frame_needed = 0, uses_anonymous_args = 0
1505:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 92


 1914              		.loc 1 1505 1 is_stmt 0 view .LVU600
 1915 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1916              	.LCFI27:
 1917              		.cfi_def_cfa_offset 24
 1918              		.cfi_offset 4, -24
 1919              		.cfi_offset 5, -20
 1920              		.cfi_offset 6, -16
 1921              		.cfi_offset 7, -12
 1922              		.cfi_offset 8, -8
 1923              		.cfi_offset 14, -4
 1924 0004 88B0     		sub	sp, sp, #32
 1925              	.LCFI28:
 1926              		.cfi_def_cfa_offset 56
1506:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
 1927              		.loc 1 1506 3 is_stmt 1 view .LVU601
 1928              	.LVL141:
1507:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
 1929              		.loc 1 1507 3 view .LVU602
1508:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 1930              		.loc 1 1508 3 view .LVU603
1509:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t flag4byteAddress = 0u;
 1931              		.loc 1 1509 27 view .LVU604
1510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCycles;
 1932              		.loc 1 1510 3 view .LVU605
1511:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCyclesValue;
 1933              		.loc 1 1511 3 view .LVU606
1512:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t FlashSize;
 1934              		.loc 1 1512 3 view .LVU607
1513:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1935              		.loc 1 1513 3 view .LVU608
1515:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 1936              		.loc 1 1515 3 view .LVU609
1515:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 1937              		.loc 1 1515 28 is_stmt 0 view .LVU610
 1938 0006 D0F89430 		ldr	r3, [r0, #148]
1515:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 1939              		.loc 1 1515 6 view .LVU611
 1940 000a 13F0080F 		tst	r3, #8
 1941 000e 00F01784 		beq	.L209
 1942 0012 0446     		mov	r4, r0
 1943 0014 0D46     		mov	r5, r1
1528:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 1944              		.loc 1 1528 3 is_stmt 1 view .LVU612
1528:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 1945              		.loc 1 1528 41 is_stmt 0 view .LVU613
 1946 0016 C04B     		ldr	r3, .L260
 1947 0018 9B68     		ldr	r3, [r3, #8]
1528:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 1948              		.loc 1 1528 6 view .LVU614
 1949 001a 002B     		cmp	r3, #0
 1950 001c C0F25781 		blt	.L151
1533:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* __CORTEX_M */
 1951              		.loc 1 1533 5 is_stmt 1 view .LVU615
 1952              	.LVL142:
 1953              	.LBB12:
 1954              	.LBI12:
 1955              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 93


   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 94


  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 95


 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 96


 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 97


 229:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value) __ASM volatile ("bkpt "#value)
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__ARM_ARCH_ISA_THUMB >= 2)
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 98


 286:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (result);
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 1956              		.loc 2 302 30 view .LVU616
 1957              	.LBB13:
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 1958              		.loc 2 313 3 view .LVU617
 1959              		.loc 2 313 6 is_stmt 0 view .LVU618
 1960 0020 0133     		adds	r3, r3, #1
 1961              	.LVL143:
 1962              		.loc 2 313 6 view .LVU619
 1963 0022 00F05281 		beq	.L210
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 1964              		.loc 2 317 3 is_stmt 1 view .LVU620
 1965              		.loc 2 317 10 is_stmt 0 discriminator 1 view .LVU621
 1966 0026 B3FA83F3 		clz	r3, r3
 1967              	.LVL144:
 1968              	.L152:
 1969              		.loc 2 317 10 discriminator 1 view .LVU622
 1970              	.LBE13:
 1971              	.LBE12:
1533:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* __CORTEX_M */
 1972              		.loc 1 1533 42 discriminator 1 view .LVU623
 1973 002a C3F11F03 		rsb	r3, r3, #31
1533:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** #endif /* __CORTEX_M */
 1974              		.loc 1 1533 36 discriminator 1 view .LVU624
 1975 002e 84F85E30 		strb	r3, [r4, #94]
 1976              	.L153:
1542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1977              		.loc 1 1542 3 is_stmt 1 view .LVU625
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 99


1542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1978              		.loc 1 1542 56 is_stmt 0 view .LVU626
 1979 0032 94F85E30 		ldrb	r3, [r4, #94]	@ zero_extendqisi2
1542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1980              		.loc 1 1542 67 view .LVU627
 1981 0036 DA1E     		subs	r2, r3, #3
1542:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1982              		.loc 1 1542 34 view .LVU628
 1983 0038 84F85E20 		strb	r2, [r4, #94]
1544:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   FlashSize = Object->sfdp_private.FlashSize - 1u;
 1984              		.loc 1 1544 70 is_stmt 1 view .LVU629
1545:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
 1985              		.loc 1 1545 3 view .LVU630
1545:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
 1986              		.loc 1 1545 46 is_stmt 0 view .LVU631
 1987 003c 043B     		subs	r3, r3, #4
1545:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
 1988              		.loc 1 1545 13 view .LVU632
 1989 003e 8DF81B30 		strb	r3, [sp, #27]
1546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1990              		.loc 1 1546 3 is_stmt 1 view .LVU633
1546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1991              		.loc 1 1546 10 is_stmt 0 view .LVU634
 1992 0042 04F10806 		add	r6, r4, #8
 1993 0046 0DF11B02 		add	r2, sp, #27
 1994 004a 0421     		movs	r1, #4
 1995              	.LVL145:
1546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1996              		.loc 1 1546 10 view .LVU635
 1997 004c 3046     		mov	r0, r6
 1998              	.LVL146:
1546:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 1999              		.loc 1 1546 10 view .LVU636
 2000 004e FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2001              	.LVL147:
1549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2002              		.loc 1 1549 3 is_stmt 1 view .LVU637
1549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2003              		.loc 1 1549 87 is_stmt 0 view .LVU638
 2004 0052 B14B     		ldr	r3, .L260
 2005 0054 93F82C10 		ldrb	r1, [r3, #44]	@ zero_extendqisi2
 2006 0058 0909     		lsrs	r1, r1, #4
1549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2007              		.loc 1 1549 49 view .LVU639
 2008 005a 0122     		movs	r2, #1
 2009 005c 8A40     		lsls	r2, r2, r1
1549:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2010              		.loc 1 1549 33 view .LVU640
 2011 005e 2266     		str	r2, [r4, #96]
1555:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2012              		.loc 1 1555 3 is_stmt 1 view .LVU641
1555:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2013              		.loc 1 1555 58 is_stmt 0 view .LVU642
 2014 0060 0222     		movs	r2, #2
 2015 0062 84F87520 		strb	r2, [r4, #117]
1563:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2016              		.loc 1 1563 3 is_stmt 1 view .LVU643
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 100


1563:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2017              		.loc 1 1563 55 is_stmt 0 view .LVU644
 2018 0066 93F82070 		ldrb	r7, [r3, #32]	@ zero_extendqisi2
1563:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2019              		.loc 1 1563 53 view .LVU645
 2020 006a 84F87770 		strb	r7, [r4, #119]
1564:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2021              		.loc 1 1564 3 is_stmt 1 view .LVU646
1564:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2022              		.loc 1 1564 55 is_stmt 0 view .LVU647
 2023 006e 93F82120 		ldrb	r2, [r3, #33]	@ zero_extendqisi2
1564:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2024              		.loc 1 1564 53 view .LVU648
 2025 0072 84F87820 		strb	r2, [r4, #120]
1565:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2026              		.loc 1 1565 3 is_stmt 1 view .LVU649
1565:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2027              		.loc 1 1565 55 is_stmt 0 view .LVU650
 2028 0076 93F82200 		ldrb	r0, [r3, #34]	@ zero_extendqisi2
1565:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.Er
 2029              		.loc 1 1565 53 view .LVU651
 2030 007a 84F87900 		strb	r0, [r4, #121]
1566:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2031              		.loc 1 1566 3 is_stmt 1 view .LVU652
1566:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2032              		.loc 1 1566 55 is_stmt 0 view .LVU653
 2033 007e 93F82320 		ldrb	r2, [r3, #35]	@ zero_extendqisi2
1566:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2034              		.loc 1 1566 53 view .LVU654
 2035 0082 84F87A20 		strb	r2, [r4, #122]
1567:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2036              		.loc 1 1567 3 is_stmt 1 view .LVU655
1567:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2037              		.loc 1 1567 55 is_stmt 0 view .LVU656
 2038 0086 93F82410 		ldrb	r1, [r3, #36]	@ zero_extendqisi2
1567:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2039              		.loc 1 1567 53 view .LVU657
 2040 008a 84F87B10 		strb	r1, [r4, #123]
1568:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2041              		.loc 1 1568 3 is_stmt 1 view .LVU658
1568:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2042              		.loc 1 1568 55 is_stmt 0 view .LVU659
 2043 008e 93F82520 		ldrb	r2, [r3, #37]	@ zero_extendqisi2
1568:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2044              		.loc 1 1568 53 view .LVU660
 2045 0092 84F87C20 		strb	r2, [r4, #124]
1569:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2046              		.loc 1 1569 3 is_stmt 1 view .LVU661
1569:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2047              		.loc 1 1569 55 is_stmt 0 view .LVU662
 2048 0096 93F82620 		ldrb	r2, [r3, #38]	@ zero_extendqisi2
1569:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.Er
 2049              		.loc 1 1569 53 view .LVU663
 2050 009a 84F87D20 		strb	r2, [r4, #125]
1570:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2051              		.loc 1 1570 3 is_stmt 1 view .LVU664
1570:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 101


 2052              		.loc 1 1570 55 is_stmt 0 view .LVU665
 2053 009e 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
1570:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2054              		.loc 1 1570 53 view .LVU666
 2055 00a2 84F87E30 		strb	r3, [r4, #126]
1572:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2056              		.loc 1 1572 3 is_stmt 1 view .LVU667
1572:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2057              		.loc 1 1572 6 is_stmt 0 view .LVU668
 2058 00a6 B7B1     		cbz	r7, .L154
1574:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2059              		.loc 1 1574 5 is_stmt 1 view .LVU669
1575:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
 2060              		.loc 1 1575 51 is_stmt 0 view .LVU670
 2061 00a8 9B4F     		ldr	r7, .L260
 2062 00aa 97F82830 		ldrb	r3, [r7, #40]	@ zero_extendqisi2
 2063 00ae 03F00F03 		and	r3, r3, #15
1576:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
 2064              		.loc 1 1576 42 view .LVU671
 2065 00b2 B7F828C0 		ldrh	ip, [r7, #40]
 2066 00b6 CCF3041C 		ubfx	ip, ip, #4, #5
1575:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
 2067              		.loc 1 1575 72 view .LVU672
 2068 00ba 0CFB0333 		mla	r3, ip, r3, r3
1577:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2069              		.loc 1 1577 58 view .LVU673
 2070 00be 97F82970 		ldrb	r7, [r7, #41]	@ zero_extendqisi2
 2071 00c2 C7F34107 		ubfx	r7, r7, #1, #2
1577:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2072              		.loc 1 1577 23 view .LVU674
 2073 00c6 DFF854C2 		ldr	ip, .L260+4
 2074 00ca 3CF81770 		ldrh	r7, [ip, r7, lsl #1]
1576:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
 2075              		.loc 1 1576 78 view .LVU675
 2076 00ce 07FB03F3 		mul	r3, r7, r3
1574:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2077              		.loc 1 1574 54 view .LVU676
 2078 00d2 C4F88030 		str	r3, [r4, #128]
 2079              	.L154:
1580:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2080              		.loc 1 1580 3 is_stmt 1 view .LVU677
1580:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2081              		.loc 1 1580 6 is_stmt 0 view .LVU678
 2082 00d6 A0B1     		cbz	r0, .L155
1582:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2083              		.loc 1 1582 5 is_stmt 1 view .LVU679
1583:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
 2084              		.loc 1 1583 51 is_stmt 0 view .LVU680
 2085 00d8 8F48     		ldr	r0, .L260
 2086 00da 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 2087 00de 03F00F03 		and	r3, r3, #15
1584:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
 2088              		.loc 1 1584 42 view .LVU681
 2089 00e2 90F82970 		ldrb	r7, [r0, #41]	@ zero_extendqisi2
 2090 00e6 FF08     		lsrs	r7, r7, #3
1583:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
 2091              		.loc 1 1583 72 view .LVU682
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 102


 2092 00e8 07FB0333 		mla	r3, r7, r3, r3
1585:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2093              		.loc 1 1585 58 view .LVU683
 2094 00ec 90F82A00 		ldrb	r0, [r0, #42]	@ zero_extendqisi2
 2095 00f0 00F00300 		and	r0, r0, #3
1585:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2096              		.loc 1 1585 23 view .LVU684
 2097 00f4 894F     		ldr	r7, .L260+4
 2098 00f6 37F81000 		ldrh	r0, [r7, r0, lsl #1]
1584:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
 2099              		.loc 1 1584 78 view .LVU685
 2100 00fa 00FB03F3 		mul	r3, r0, r3
1582:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2101              		.loc 1 1582 54 view .LVU686
 2102 00fe C4F88430 		str	r3, [r4, #132]
 2103              	.L155:
1588:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2104              		.loc 1 1588 3 is_stmt 1 view .LVU687
1588:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2105              		.loc 1 1588 6 is_stmt 0 view .LVU688
 2106 0102 A1B1     		cbz	r1, .L156
1590:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2107              		.loc 1 1590 5 is_stmt 1 view .LVU689
1591:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
 2108              		.loc 1 1591 51 is_stmt 0 view .LVU690
 2109 0104 8449     		ldr	r1, .L260
 2110 0106 91F82830 		ldrb	r3, [r1, #40]	@ zero_extendqisi2
 2111 010a 03F00F03 		and	r3, r3, #15
1592:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
 2112              		.loc 1 1592 42 view .LVU691
 2113 010e 91F82A00 		ldrb	r0, [r1, #42]	@ zero_extendqisi2
 2114 0112 C0F38400 		ubfx	r0, r0, #2, #5
1591:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
 2115              		.loc 1 1591 72 view .LVU692
 2116 0116 00FB0333 		mla	r3, r0, r3, r3
1593:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2117              		.loc 1 1593 58 view .LVU693
 2118 011a 498D     		ldrh	r1, [r1, #42]
 2119 011c C1F3C111 		ubfx	r1, r1, #7, #2
1593:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2120              		.loc 1 1593 23 view .LVU694
 2121 0120 7E48     		ldr	r0, .L260+4
 2122 0122 30F81110 		ldrh	r1, [r0, r1, lsl #1]
1592:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
 2123              		.loc 1 1592 78 view .LVU695
 2124 0126 01FB03F3 		mul	r3, r1, r3
1590:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2125              		.loc 1 1590 54 view .LVU696
 2126 012a C4F88830 		str	r3, [r4, #136]
 2127              	.L156:
1596:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2128              		.loc 1 1596 3 is_stmt 1 view .LVU697
1596:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2129              		.loc 1 1596 6 is_stmt 0 view .LVU698
 2130 012e 92B1     		cbz	r2, .L157
1598:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2131              		.loc 1 1598 5 is_stmt 1 view .LVU699
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 103


1599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
 2132              		.loc 1 1599 51 is_stmt 0 view .LVU700
 2133 0130 794A     		ldr	r2, .L260
 2134 0132 92F82830 		ldrb	r3, [r2, #40]	@ zero_extendqisi2
 2135 0136 03F00F03 		and	r3, r3, #15
1600:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
 2136              		.loc 1 1600 42 view .LVU701
 2137 013a 92F82B20 		ldrb	r2, [r2, #43]	@ zero_extendqisi2
 2138 013e C2F34401 		ubfx	r1, r2, #1, #5
1599:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
 2139              		.loc 1 1599 72 view .LVU702
 2140 0142 01FB0333 		mla	r3, r1, r3, r3
1601:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2141              		.loc 1 1601 58 view .LVU703
 2142 0146 9209     		lsrs	r2, r2, #6
1601:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2143              		.loc 1 1601 23 view .LVU704
 2144 0148 7449     		ldr	r1, .L260+4
 2145 014a 31F81220 		ldrh	r2, [r1, r2, lsl #1]
1600:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
 2146              		.loc 1 1600 78 view .LVU705
 2147 014e 02FB03F3 		mul	r3, r2, r3
1598:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2148              		.loc 1 1598 54 view .LVU706
 2149 0152 C4F88C30 		str	r3, [r4, #140]
 2150              	.L157:
1604:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2151              		.loc 1 1604 3 is_stmt 1 view .LVU707
1605:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
 2152              		.loc 1 1605 39 is_stmt 0 view .LVU708
 2153 0156 7049     		ldr	r1, .L260
 2154 0158 91F82830 		ldrb	r3, [r1, #40]	@ zero_extendqisi2
 2155 015c 03F00F03 		and	r3, r3, #15
1606:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
 2156              		.loc 1 1606 40 view .LVU709
 2157 0160 91F82F20 		ldrb	r2, [r1, #47]	@ zero_extendqisi2
 2158 0164 02F01F00 		and	r0, r2, #31
1605:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
 2159              		.loc 1 1605 60 view .LVU710
 2160 0168 00FB0333 		mla	r3, r0, r3, r3
1607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2161              		.loc 1 1607 55 view .LVU711
 2162 016c C2F34112 		ubfx	r2, r2, #5, #2
1607:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2163              		.loc 1 1607 20 view .LVU712
 2164 0170 6B48     		ldr	r0, .L260+8
 2165 0172 50F82220 		ldr	r2, [r0, r2, lsl #2]
1606:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
 2166              		.loc 1 1606 75 view .LVU713
 2167 0176 02FB03F3 		mul	r3, r2, r3
1604:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 2168              		.loc 1 1604 51 view .LVU714
 2169 017a C4F89030 		str	r3, [r4, #144]
1615:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
 2170              		.loc 1 1615 3 is_stmt 1 view .LVU715
1615:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
 2171              		.loc 1 1615 50 is_stmt 0 view .LVU716
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 104


 2172 017e 0523     		movs	r3, #5
 2173 0180 84F87130 		strb	r3, [r4, #113]
1616:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
 2174              		.loc 1 1616 3 is_stmt 1 view .LVU717
1616:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
 2175              		.loc 1 1616 50 is_stmt 0 view .LVU718
 2176 0184 84F86C30 		strb	r3, [r4, #108]
1617:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2177              		.loc 1 1617 3 is_stmt 1 view .LVU719
1617:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2178              		.loc 1 1617 80 is_stmt 0 view .LVU720
 2179 0188 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
1617:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2180              		.loc 1 1617 6 view .LVU721
 2181 018a 13F0100F 		tst	r3, #16
 2182 018e 40F0A180 		bne	.L158
1619:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2183              		.loc 1 1619 5 is_stmt 1 view .LVU722
1619:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2184              		.loc 1 1619 53 is_stmt 0 view .LVU723
 2185 0192 5023     		movs	r3, #80
 2186 0194 84F87030 		strb	r3, [r4, #112]
 2187              	.L159:
1636:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2188              		.loc 1 1636 3 is_stmt 1 view .LVU724
1636:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2189              		.loc 1 1636 42 is_stmt 0 view .LVU725
 2190 0198 5F4B     		ldr	r3, .L260
 2191 019a 93F84030 		ldrb	r3, [r3, #64]	@ zero_extendqisi2
 2192 019e 03F07F02 		and	r2, r3, #127
1636:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2193              		.loc 1 1636 6 view .LVU726
 2194 01a2 13F0010F 		tst	r3, #1
 2195 01a6 00F09980 		beq	.L160
1638:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2196              		.loc 1 1638 5 is_stmt 1 view .LVU727
1638:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2197              		.loc 1 1638 53 is_stmt 0 view .LVU728
 2198 01aa 0623     		movs	r3, #6
 2199 01ac 84F87030 		strb	r3, [r4, #112]
 2200              	.L161:
1676:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2201              		.loc 1 1676 3 is_stmt 1 view .LVU729
1676:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2202              		.loc 1 1676 34 is_stmt 0 view .LVU730
 2203 01b0 D4F89430 		ldr	r3, [r4, #148]
1676:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2204              		.loc 1 1676 6 view .LVU731
 2205 01b4 13F4007F 		tst	r3, #512
 2206 01b8 00F0EE80 		beq	.L165
1679:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2207              		.loc 1 1679 5 is_stmt 1 view .LVU732
1679:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2208              		.loc 1 1679 12 is_stmt 0 view .LVU733
 2209 01bc 594B     		ldr	r3, .L260+12
 2210 01be DA7C     		ldrb	r2, [r3, #19]	@ zero_extendqisi2
1679:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 105


 2211              		.loc 1 1679 8 view .LVU734
 2212 01c0 93F91330 		ldrsb	r3, [r3, #19]
 2213 01c4 002B     		cmp	r3, #0
 2214 01c6 C0F2AF80 		blt	.L241
 2215              	.L166:
1699:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2216              		.loc 1 1699 5 is_stmt 1 view .LVU735
1699:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2217              		.loc 1 1699 12 is_stmt 0 view .LVU736
 2218 01ca 564B     		ldr	r3, .L260+12
1699:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2219              		.loc 1 1699 8 view .LVU737
 2220 01cc 93F91730 		ldrsb	r3, [r3, #23]
 2221 01d0 002B     		cmp	r3, #0
 2222 01d2 C0F2C580 		blt	.L242
 2223              	.L168:
1752:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   dummyCycles = 0;
 2224              		.loc 1 1752 3 is_stmt 1 view .LVU738
1752:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   dummyCycles = 0;
 2225              		.loc 1 1752 55 is_stmt 0 view .LVU739
 2226 01d6 0323     		movs	r3, #3
 2227 01d8 84F87630 		strb	r3, [r4, #118]
1753:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCy
 2228              		.loc 1 1753 3 is_stmt 1 view .LVU740
1753:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCy
 2229              		.loc 1 1753 15 is_stmt 0 view .LVU741
 2230 01dc 0023     		movs	r3, #0
 2231 01de 0793     		str	r3, [sp, #28]
1754:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2232              		.loc 1 1754 3 is_stmt 1 view .LVU742
1754:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2233              		.loc 1 1754 9 is_stmt 0 view .LVU743
 2234 01e0 07AA     		add	r2, sp, #28
 2235 01e2 0121     		movs	r1, #1
 2236 01e4 3046     		mov	r0, r6
 2237 01e6 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2238              	.LVL148:
1760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 2239              		.loc 1 1760 3 is_stmt 1 view .LVU744
1760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 2240              		.loc 1 1760 29 is_stmt 0 view .LVU745
 2241 01ea D4F89430 		ldr	r3, [r4, #148]
1760:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 2242              		.loc 1 1760 6 view .LVU746
 2243 01ee 13F0080F 		tst	r3, #8
 2244 01f2 00F0F480 		beq	.L213
1762:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2245              		.loc 1 1762 31 view .LVU747
 2246 01f6 94F85C30 		ldrb	r3, [r4, #92]	@ zero_extendqisi2
1762:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2247              		.loc 1 1762 7 view .LVU748
 2248 01fa 022B     		cmp	r3, #2
 2249 01fc 00F2A581 		bhi	.L214
1764:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2250              		.loc 1 1764 5 is_stmt 1 view .LVU749
1764:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2251              		.loc 1 1764 48 is_stmt 0 view .LVU750
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 106


 2252 0200 0022     		movs	r2, #0
 2253 0202 84F86420 		strb	r2, [r4, #100]
1766:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2254              		.loc 1 1766 5 is_stmt 1 view .LVU751
1766:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2255              		.loc 1 1766 8 is_stmt 0 view .LVU752
 2256 0206 63B3     		cbz	r3, .L172
1769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2257              		.loc 1 1769 7 is_stmt 1 view .LVU753
1769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2258              		.loc 1 1769 44 is_stmt 0 view .LVU754
 2259 0208 434A     		ldr	r2, .L260
 2260 020a 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
1769:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2261              		.loc 1 1769 10 view .LVU755
 2262 020c 5AB1     		cbz	r2, .L173
1771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
 2263              		.loc 1 1771 9 is_stmt 1 view .LVU756
1771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
 2264              		.loc 1 1771 56 is_stmt 0 view .LVU757
 2265 020e 4249     		ldr	r1, .L260
 2266 0210 087C     		ldrb	r0, [r1, #16]	@ zero_extendqisi2
 2267 0212 00F01F01 		and	r1, r0, #31
1772:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
 2268              		.loc 1 1772 23 view .LVU758
 2269 0216 01EB5011 		add	r1, r1, r0, lsr #5
1771:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
 2270              		.loc 1 1771 21 view .LVU759
 2271 021a 0791     		str	r1, [sp, #28]
1773:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
 2272              		.loc 1 1773 9 is_stmt 1 view .LVU760
1773:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
 2273              		.loc 1 1773 57 is_stmt 0 view .LVU761
 2274 021c 84F87620 		strb	r2, [r4, #118]
1775:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2275              		.loc 1 1775 9 is_stmt 1 view .LVU762
1775:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2276              		.loc 1 1775 52 is_stmt 0 view .LVU763
 2277 0220 0122     		movs	r2, #1
 2278 0222 84F86420 		strb	r2, [r4, #100]
 2279              	.L173:
1779:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2280              		.loc 1 1779 7 is_stmt 1 view .LVU764
1779:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2281              		.loc 1 1779 44 is_stmt 0 view .LVU765
 2282 0226 3C4A     		ldr	r2, .L260
 2283 0228 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
1779:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2284              		.loc 1 1779 10 view .LVU766
 2285 022a 5AB1     		cbz	r2, .L174
1781:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
 2286              		.loc 1 1781 9 is_stmt 1 view .LVU767
1781:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
 2287              		.loc 1 1781 56 is_stmt 0 view .LVU768
 2288 022c 3A49     		ldr	r1, .L260
 2289 022e 887C     		ldrb	r0, [r1, #18]	@ zero_extendqisi2
 2290 0230 00F01F01 		and	r1, r0, #31
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 107


1782:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
 2291              		.loc 1 1782 23 view .LVU769
 2292 0234 01EB5011 		add	r1, r1, r0, lsr #5
1781:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
 2293              		.loc 1 1781 21 view .LVU770
 2294 0238 0791     		str	r1, [sp, #28]
1783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
 2295              		.loc 1 1783 9 is_stmt 1 view .LVU771
1783:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
 2296              		.loc 1 1783 57 is_stmt 0 view .LVU772
 2297 023a 84F87620 		strb	r2, [r4, #118]
1785:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2298              		.loc 1 1785 9 is_stmt 1 view .LVU773
1785:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2299              		.loc 1 1785 52 is_stmt 0 view .LVU774
 2300 023e 0222     		movs	r2, #2
 2301 0240 84F86420 		strb	r2, [r4, #100]
 2302              	.L174:
1789:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2303              		.loc 1 1789 7 is_stmt 1 view .LVU775
1789:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2304              		.loc 1 1789 69 is_stmt 0 view .LVU776
 2305 0244 344A     		ldr	r2, .L260
 2306 0246 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
1789:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2307              		.loc 1 1789 10 view .LVU777
 2308 0248 12F0010F 		tst	r2, #1
 2309 024c 09D0     		beq	.L172
1791:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
 2310              		.loc 1 1791 9 is_stmt 1 view .LVU778
1791:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
 2311              		.loc 1 1791 56 is_stmt 0 view .LVU779
 2312 024e 3249     		ldr	r1, .L260
 2313 0250 887E     		ldrb	r0, [r1, #26]	@ zero_extendqisi2
 2314 0252 00F01F02 		and	r2, r0, #31
1792:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
 2315              		.loc 1 1792 23 view .LVU780
 2316 0256 02EB5012 		add	r2, r2, r0, lsr #5
1791:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
 2317              		.loc 1 1791 21 view .LVU781
 2318 025a 0792     		str	r2, [sp, #28]
1793:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
 2319              		.loc 1 1793 9 is_stmt 1 view .LVU782
1794:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2320              		.loc 1 1794 11 is_stmt 0 view .LVU783
 2321 025c CA7E     		ldrb	r2, [r1, #27]	@ zero_extendqisi2
1793:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
 2322              		.loc 1 1793 57 view .LVU784
 2323 025e 84F87620 		strb	r2, [r4, #118]
 2324              	.L172:
1800:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2325              		.loc 1 1800 5 is_stmt 1 view .LVU785
1800:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2326              		.loc 1 1800 8 is_stmt 0 view .LVU786
 2327 0262 012B     		cmp	r3, #1
 2328 0264 40F2B980 		bls	.L215
1802:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 108


 2329              		.loc 1 1802 7 is_stmt 1 view .LVU787
1802:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2330              		.loc 1 1802 69 is_stmt 0 view .LVU788
 2331 0268 2B4B     		ldr	r3, .L260
 2332 026a 1F7D     		ldrb	r7, [r3, #20]	@ zero_extendqisi2
1802:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2333              		.loc 1 1802 10 view .LVU789
 2334 026c 17F01007 		ands	r7, r7, #16
 2335 0270 13D0     		beq	.L176
1804:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
 2336              		.loc 1 1804 9 is_stmt 1 view .LVU790
1804:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
 2337              		.loc 1 1804 56 is_stmt 0 view .LVU791
 2338 0272 1A46     		mov	r2, r3
 2339 0274 997F     		ldrb	r1, [r3, #30]	@ zero_extendqisi2
 2340 0276 01F01F03 		and	r3, r1, #31
1805:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.ReadInstruction =
 2341              		.loc 1 1805 23 view .LVU792
 2342 027a 03EB5113 		add	r3, r3, r1, lsr #5
1804:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                       + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
 2343              		.loc 1 1804 21 view .LVU793
 2344 027e 0793     		str	r3, [sp, #28]
1806:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
 2345              		.loc 1 1806 9 is_stmt 1 view .LVU794
1807:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
 2346              		.loc 1 1807 11 is_stmt 0 view .LVU795
 2347 0280 D37F     		ldrb	r3, [r2, #31]	@ zero_extendqisi2
1806:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
 2348              		.loc 1 1806 57 view .LVU796
 2349 0282 84F87630 		strb	r3, [r4, #118]
1808:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2350              		.loc 1 1808 9 is_stmt 1 view .LVU797
1808:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2351              		.loc 1 1808 52 is_stmt 0 view .LVU798
 2352 0286 0423     		movs	r3, #4
 2353 0288 84F86430 		strb	r3, [r4, #100]
1810:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (retr != EXTMEM_SFDP_OK)
 2354              		.loc 1 1810 9 is_stmt 1 view .LVU799
1810:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (retr != EXTMEM_SFDP_OK)
 2355              		.loc 1 1810 16 is_stmt 0 view .LVU800
 2356 028c 2046     		mov	r0, r4
 2357 028e FFF7FEFF 		bl	JEDEC_Basic_Manage4S4S4SEnableSequence
 2358              	.LVL149:
1811:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2359              		.loc 1 1811 9 is_stmt 1 view .LVU801
1811:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2360              		.loc 1 1811 12 is_stmt 0 view .LVU802
 2361 0292 0746     		mov	r7, r0
 2362 0294 0028     		cmp	r0, #0
 2363 0296 40F0D482 		bne	.L150
 2364              	.LVL150:
 2365              	.L176:
1819:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
 2366              		.loc 1 1819 7 is_stmt 1 view .LVU803
1820:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2367              		.loc 1 1820 7 view .LVU804
1820:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 109


 2368              		.loc 1 1820 13 is_stmt 0 view .LVU805
 2369 029a 07AA     		add	r2, sp, #28
 2370 029c 0121     		movs	r1, #1
 2371 029e 3046     		mov	r0, r6
 2372 02a0 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2373              	.LVL151:
 2374              	.L175:
1861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                         &Object->sfdp_private.DriverInfo.SpiPhyLink))
 2375              		.loc 1 1861 5 is_stmt 1 view .LVU806
1861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                         &Object->sfdp_private.DriverInfo.SpiPhyLink))
 2376              		.loc 1 1861 19 is_stmt 0 view .LVU807
 2377 02a4 04F16402 		add	r2, r4, #100
 2378 02a8 0021     		movs	r1, #0
 2379 02aa 3046     		mov	r0, r6
 2380 02ac FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2381              	.LVL152:
1861:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                         &Object->sfdp_private.DriverInfo.SpiPhyLink))
 2382              		.loc 1 1861 8 discriminator 1 view .LVU808
 2383 02b0 0028     		cmp	r0, #0
 2384 02b2 40F0CE82 		bne	.L216
1868:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2385              		.loc 1 1868 5 is_stmt 1 view .LVU809
1868:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2386              		.loc 1 1868 19 is_stmt 0 view .LVU810
 2387 02b6 07AA     		add	r2, sp, #28
 2388 02b8 0121     		movs	r1, #1
 2389 02ba 3046     		mov	r0, r6
 2390 02bc FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2391              	.LVL153:
1868:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2392              		.loc 1 1868 8 discriminator 1 view .LVU811
 2393 02c0 0028     		cmp	r0, #0
 2394 02c2 00F08D80 		beq	.L171
1870:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 2395              		.loc 1 1870 12 view .LVU812
 2396 02c6 0C27     		movs	r7, #12
 2397              	.LVL154:
1870:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 2398              		.loc 1 1870 12 view .LVU813
 2399 02c8 BBE2     		b	.L150
 2400              	.LVL155:
 2401              	.L210:
 2402              	.LBB15:
 2403              	.LBB14:
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2404              		.loc 2 315 12 view .LVU814
 2405 02ca 2023     		movs	r3, #32
 2406              	.LVL156:
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2407              		.loc 2 315 12 view .LVU815
 2408 02cc ADE6     		b	.L152
 2409              	.LVL157:
 2410              	.L151:
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2411              		.loc 2 315 12 view .LVU816
 2412              	.LBE14:
 2413              	.LBE15:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 110


1538:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2414              		.loc 1 1538 5 is_stmt 1 view .LVU817
1538:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2415              		.loc 1 1538 36 is_stmt 0 view .LVU818
 2416 02ce 80F85E30 		strb	r3, [r0, #94]
 2417 02d2 AEE6     		b	.L153
 2418              	.LVL158:
 2419              	.L158:
1623:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2420              		.loc 1 1623 5 is_stmt 1 view .LVU819
1623:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2421              		.loc 1 1623 53 is_stmt 0 view .LVU820
 2422 02d4 0623     		movs	r3, #6
 2423 02d6 84F87030 		strb	r3, [r4, #112]
 2424 02da 5DE7     		b	.L159
 2425              	.L160:
1642:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2426              		.loc 1 1642 8 is_stmt 1 view .LVU821
1642:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2427              		.loc 1 1642 11 is_stmt 0 view .LVU822
 2428 02dc 12F0020F 		tst	r2, #2
 2429 02e0 03D0     		beq	.L162
1644:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2430              		.loc 1 1644 5 is_stmt 1 view .LVU823
1644:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2431              		.loc 1 1644 53 is_stmt 0 view .LVU824
 2432 02e2 0623     		movs	r3, #6
 2433 02e4 84F87030 		strb	r3, [r4, #112]
 2434 02e8 62E7     		b	.L161
 2435              	.L162:
1648:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2436              		.loc 1 1648 8 is_stmt 1 view .LVU825
1648:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2437              		.loc 1 1648 11 is_stmt 0 view .LVU826
 2438 02ea 12F0040F 		tst	r2, #4
 2439 02ee 03D0     		beq	.L163
1650:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2440              		.loc 1 1650 5 is_stmt 1 view .LVU827
1650:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2441              		.loc 1 1650 53 is_stmt 0 view .LVU828
 2442 02f0 5023     		movs	r3, #80
 2443 02f2 84F87030 		strb	r3, [r4, #112]
 2444 02f6 5BE7     		b	.L161
 2445              	.L163:
1656:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2446              		.loc 1 1656 8 is_stmt 1 view .LVU829
1656:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2447              		.loc 1 1656 11 is_stmt 0 view .LVU830
 2448 02f8 12F0080F 		tst	r2, #8
 2449 02fc 03D0     		beq	.L164
1658:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2450              		.loc 1 1658 5 is_stmt 1 view .LVU831
1658:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2451              		.loc 1 1658 53 is_stmt 0 view .LVU832
 2452 02fe 0623     		movs	r3, #6
 2453 0300 84F87030 		strb	r3, [r4, #112]
 2454 0304 54E7     		b	.L161
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 111


 2455              	.L164:
1662:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2456              		.loc 1 1662 8 is_stmt 1 view .LVU833
1662:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2457              		.loc 1 1662 11 is_stmt 0 view .LVU834
 2458 0306 12F0100F 		tst	r2, #16
 2459 030a 00F09E82 		beq	.L211
1664:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2460              		.loc 1 1664 5 is_stmt 1 view .LVU835
1664:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2461              		.loc 1 1664 53 is_stmt 0 view .LVU836
 2462 030e 0623     		movs	r3, #6
 2463 0310 84F87030 		strb	r3, [r4, #112]
 2464 0314 4CE7     		b	.L161
 2465              	.L261:
 2466 0316 00BF     		.align	2
 2467              	.L260:
 2468 0318 00000000 		.word	JEDEC_Basic
 2469 031c 00000000 		.word	block_erase_unit.1
 2470 0320 00000000 		.word	chip_erase_unit.0
 2471 0324 00000000 		.word	JEDEC_SCCR_Map
 2472              	.L241:
1681:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
 2473              		.loc 1 1681 7 is_stmt 1 view .LVU837
1681:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
 2474              		.loc 1 1681 57 is_stmt 0 view .LVU838
 2475 0328 BA4B     		ldr	r3, .L262
 2476 032a 597C     		ldrb	r1, [r3, #17]	@ zero_extendqisi2
1681:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
 2477              		.loc 1 1681 55 view .LVU839
 2478 032c 84F86C10 		strb	r1, [r4, #108]
1682:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPp
 2479              		.loc 1 1682 7 is_stmt 1 view .LVU840
1682:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPp
 2480              		.loc 1 1682 86 is_stmt 0 view .LVU841
 2481 0330 D97C     		ldrb	r1, [r3, #19]	@ zero_extendqisi2
 2482 0332 C1F30201 		ubfx	r1, r1, #0, #3
1682:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPp
 2483              		.loc 1 1682 55 view .LVU842
 2484 0336 84F86D10 		strb	r1, [r4, #109]
1683:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
 2485              		.loc 1 1683 7 is_stmt 1 view .LVU843
1683:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
 2486              		.loc 1 1683 95 is_stmt 0 view .LVU844
 2487 033a DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 2488 033c C3F38013 		ubfx	r3, r3, #6, #1
1683:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocatio
 2489              		.loc 1 1683 55 view .LVU845
 2490 0340 84F86E30 		strb	r3, [r4, #110]
1684:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2491              		.loc 1 1684 7 is_stmt 1 view .LVU846
1686:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2492              		.loc 1 1686 7 view .LVU847
1686:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2493              		.loc 1 1686 10 is_stmt 0 view .LVU848
 2494 0344 12F0100F 		tst	r2, #16
 2495 0348 06D0     		beq	.L167
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 112


1689:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2496              		.loc 1 1689 9 is_stmt 1 view .LVU849
1689:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2497              		.loc 1 1689 93 is_stmt 0 view .LVU850
 2498 034a B24B     		ldr	r3, .L262
 2499 034c DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 2500 034e C3F3C003 		ubfx	r3, r3, #3, #1
1689:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2501              		.loc 1 1689 53 view .LVU851
 2502 0352 84F86F30 		strb	r3, [r4, #111]
 2503 0356 38E7     		b	.L166
 2504              	.L167:
1694:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2505              		.loc 1 1694 9 is_stmt 1 view .LVU852
1694:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2506              		.loc 1 1694 52 is_stmt 0 view .LVU853
 2507 0358 FF23     		movs	r3, #255
 2508 035a 84F86F30 		strb	r3, [r4, #111]
 2509 035e 34E7     		b	.L166
 2510              	.L242:
1701:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
 2511              		.loc 1 1701 7 is_stmt 1 view .LVU854
1701:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
 2512              		.loc 1 1701 57 is_stmt 0 view .LVU855
 2513 0360 AC4B     		ldr	r3, .L262
 2514 0362 597D     		ldrb	r1, [r3, #21]	@ zero_extendqisi2
1701:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
 2515              		.loc 1 1701 55 view .LVU856
 2516 0364 84F87110 		strb	r1, [r4, #113]
1702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELp
 2517              		.loc 1 1702 7 is_stmt 1 view .LVU857
1702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELp
 2518              		.loc 1 1702 86 is_stmt 0 view .LVU858
 2519 0368 D97D     		ldrb	r1, [r3, #23]	@ zero_extendqisi2
 2520 036a C1F30201 		ubfx	r1, r1, #0, #3
1702:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELp
 2521              		.loc 1 1702 55 view .LVU859
 2522 036e 84F87210 		strb	r1, [r4, #114]
1703:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
 2523              		.loc 1 1703 7 is_stmt 1 view .LVU860
1703:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
 2524              		.loc 1 1703 95 is_stmt 0 view .LVU861
 2525 0372 DB7D     		ldrb	r3, [r3, #23]	@ zero_extendqisi2
 2526 0374 C3F38013 		ubfx	r3, r3, #6, #1
1703:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocatio
 2527              		.loc 1 1703 55 view .LVU862
 2528 0378 84F87330 		strb	r3, [r4, #115]
1704:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2529              		.loc 1 1704 7 is_stmt 1 view .LVU863
1706:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2530              		.loc 1 1706 7 view .LVU864
1706:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2531              		.loc 1 1706 10 is_stmt 0 view .LVU865
 2532 037c 12F0100F 		tst	r2, #16
 2533 0380 06D0     		beq	.L169
1709:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2534              		.loc 1 1709 9 is_stmt 1 view .LVU866
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 113


1709:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2535              		.loc 1 1709 93 is_stmt 0 view .LVU867
 2536 0382 A44B     		ldr	r3, .L262
 2537 0384 DB7D     		ldrb	r3, [r3, #23]	@ zero_extendqisi2
 2538 0386 C3F3C003 		ubfx	r3, r3, #3, #1
1709:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2539              		.loc 1 1709 53 view .LVU868
 2540 038a 84F87430 		strb	r3, [r4, #116]
 2541 038e 22E7     		b	.L168
 2542              	.L169:
1714:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2543              		.loc 1 1714 9 is_stmt 1 view .LVU869
1714:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2544              		.loc 1 1714 52 is_stmt 0 view .LVU870
 2545 0390 FF23     		movs	r3, #255
 2546 0392 84F87430 		strb	r3, [r4, #116]
 2547 0396 1EE7     		b	.L168
 2548              	.L165:
1720:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
 2549              		.loc 1 1720 5 is_stmt 1 view .LVU871
1720:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
 2550              		.loc 1 1720 53 is_stmt 0 view .LVU872
 2551 0398 0123     		movs	r3, #1
 2552 039a 84F87230 		strb	r3, [r4, #114]
1721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2553              		.loc 1 1721 5 is_stmt 1 view .LVU873
1721:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2554              		.loc 1 1721 53 is_stmt 0 view .LVU874
 2555 039e 0023     		movs	r3, #0
 2556 03a0 84F87330 		strb	r3, [r4, #115]
1727:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2557              		.loc 1 1727 5 is_stmt 1 view .LVU875
1727:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2558              		.loc 1 1727 53 is_stmt 0 view .LVU876
 2559 03a4 9C4B     		ldr	r3, .L262+4
 2560 03a6 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 2561 03aa 9A08     		lsrs	r2, r3, #2
1727:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2562              		.loc 1 1727 8 view .LVU877
 2563 03ac 13F0040F 		tst	r3, #4
 2564 03b0 05D0     		beq	.L170
1731:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition = 0u;
 2565              		.loc 1 1731 7 is_stmt 1 view .LVU878
1732:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
 2566              		.loc 1 1732 7 view .LVU879
1732:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
 2567              		.loc 1 1732 51 is_stmt 0 view .LVU880
 2568 03b2 0023     		movs	r3, #0
 2569 03b4 84F86D30 		strb	r3, [r4, #109]
1733:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2570              		.loc 1 1733 7 is_stmt 1 view .LVU881
1733:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2571              		.loc 1 1733 55 is_stmt 0 view .LVU882
 2572 03b8 84F86E30 		strb	r3, [r4, #110]
 2573 03bc 0BE7     		b	.L168
 2574              	.L170:
1735:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 114


 2575              		.loc 1 1735 10 is_stmt 1 view .LVU883
1735:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2576              		.loc 1 1735 13 is_stmt 0 view .LVU884
 2577 03be 12F0020F 		tst	r2, #2
 2578 03c2 00F04482 		beq	.L212
1740:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition = 7u;
 2579              		.loc 1 1740 7 is_stmt 1 view .LVU885
1740:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPPosition = 7u;
 2580              		.loc 1 1740 54 is_stmt 0 view .LVU886
 2581 03c6 7023     		movs	r3, #112
 2582 03c8 84F86C30 		strb	r3, [r4, #108]
1741:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
 2583              		.loc 1 1741 7 is_stmt 1 view .LVU887
1741:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
 2584              		.loc 1 1741 51 is_stmt 0 view .LVU888
 2585 03cc 0723     		movs	r3, #7
 2586 03ce 84F86D30 		strb	r3, [r4, #109]
1742:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2587              		.loc 1 1742 7 is_stmt 1 view .LVU889
1742:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2588              		.loc 1 1742 55 is_stmt 0 view .LVU890
 2589 03d2 0023     		movs	r3, #0
 2590 03d4 84F86E30 		strb	r3, [r4, #110]
 2591 03d8 FDE6     		b	.L168
 2592              	.L215:
1506:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
 2593              		.loc 1 1506 22 view .LVU891
 2594 03da 0027     		movs	r7, #0
 2595 03dc 62E7     		b	.L175
 2596              	.L213:
 2597 03de 0027     		movs	r7, #0
 2598              	.LVL159:
 2599              	.L171:
1880:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
 2600              		.loc 1 1880 3 is_stmt 1 view .LVU892
1880:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
 2601              		.loc 1 1880 65 is_stmt 0 view .LVU893
 2602 03e0 D4F89430 		ldr	r3, [r4, #148]
1880:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
 2603              		.loc 1 1880 6 view .LVU894
 2604 03e4 13F4805F 		tst	r3, #4096
 2605 03e8 00F01081 		beq	.L218
1881:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2606              		.loc 1 1881 60 view .LVU895
 2607 03ec 94F85C30 		ldrb	r3, [r4, #92]	@ zero_extendqisi2
1881:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2608              		.loc 1 1881 7 view .LVU896
 2609 03f0 032B     		cmp	r3, #3
 2610 03f2 00F0AC80 		beq	.L243
1510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCycles;
 2611              		.loc 1 1510 11 view .LVU897
 2612 03f6 4FF00008 		mov	r8, #0
 2613              	.LVL160:
 2614              	.L177:
1964:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2615              		.loc 1 1964 3 is_stmt 1 view .LVU898
1964:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 115


 2616              		.loc 1 1964 36 is_stmt 0 view .LVU899
 2617 03fa 6421     		movs	r1, #100
 2618 03fc 2046     		mov	r0, r4
 2619 03fe FFF7FEFF 		bl	driver_check_FlagBUSY
 2620              	.LVL161:
1964:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2621              		.loc 1 1964 6 discriminator 1 view .LVU900
 2622 0402 0028     		cmp	r0, #0
 2623 0404 40F02B82 		bne	.L225
1970:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
 2624              		.loc 1 1970 3 is_stmt 1 view .LVU901
1970:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
 2625              		.loc 1 1970 28 is_stmt 0 view .LVU902
 2626 0408 D4F89430 		ldr	r3, [r4, #148]
1970:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
 2627              		.loc 1 1970 6 view .LVU903
 2628 040c 13F0400F 		tst	r3, #64
 2629 0410 53D0     		beq	.L183
1973:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2630              		.loc 1 1973 5 is_stmt 1 view .LVU904
1973:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2631              		.loc 1 1973 8 is_stmt 0 view .LVU905
 2632 0412 B8F1000F 		cmp	r8, #0
 2633 0416 39D1     		bne	.L184
1976:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2634              		.loc 1 1976 7 is_stmt 1 view .LVU906
1976:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2635              		.loc 1 1976 55 is_stmt 0 view .LVU907
 2636 0418 7F4B     		ldr	r3, .L262+4
 2637 041a 93F84330 		ldrb	r3, [r3, #67]	@ zero_extendqisi2
1976:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2638              		.loc 1 1976 10 view .LVU908
 2639 041e 13F0010F 		tst	r3, #1
 2640 0422 40F00181 		bne	.L244
1995:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2641              		.loc 1 1995 12 is_stmt 1 view .LVU909
1995:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2642              		.loc 1 1995 15 is_stmt 0 view .LVU910
 2643 0426 13F0020F 		tst	r3, #2
 2644 042a 40F01081 		bne	.L245
2026:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2645              		.loc 1 2026 12 is_stmt 1 view .LVU911
2026:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2646              		.loc 1 2026 15 is_stmt 0 view .LVU912
 2647 042e 13F0400F 		tst	r3, #64
 2648 0432 03D1     		bne	.L186
2033:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2649              		.loc 1 2033 12 is_stmt 1 view .LVU913
2033:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2650              		.loc 1 2033 15 is_stmt 0 view .LVU914
 2651 0434 13F0200F 		tst	r3, #32
 2652 0438 00F01982 		beq	.L232
 2653              	.L186:
2059:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2654              		.loc 1 2059 7 is_stmt 1 view .LVU915
2059:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2655              		.loc 1 2059 21 is_stmt 0 view .LVU916
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 116


 2656 043c 0022     		movs	r2, #0
 2657 043e 0221     		movs	r1, #2
 2658 0440 3046     		mov	r0, r6
 2659 0442 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2660              	.LVL162:
2059:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2661              		.loc 1 2059 10 discriminator 1 view .LVU917
 2662 0446 0028     		cmp	r0, #0
 2663 0448 40F01382 		bne	.L233
2066:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2664              		.loc 1 2066 7 is_stmt 1 view .LVU918
2066:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2665              		.loc 1 2066 61 is_stmt 0 view .LVU919
 2666 044c 94F86430 		ldrb	r3, [r4, #100]	@ zero_extendqisi2
2066:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2667              		.loc 1 2066 10 view .LVU920
 2668 0450 8BB9     		cbnz	r3, .L189
2068:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2669              		.loc 1 2068 9 is_stmt 1 view .LVU921
2068:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2670              		.loc 1 2068 16 is_stmt 0 view .LVU922
 2671 0452 724B     		ldr	r3, .L262+8
 2672 0454 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
2068:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2673              		.loc 1 2068 12 view .LVU923
 2674 0456 13F0010F 		tst	r3, #1
 2675 045a 02D0     		beq	.L190
2070:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2676              		.loc 1 2070 11 is_stmt 1 view .LVU924
2070:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2677              		.loc 1 2070 59 is_stmt 0 view .LVU925
 2678 045c 1322     		movs	r2, #19
 2679 045e 84F87620 		strb	r2, [r4, #118]
 2680              	.L190:
2072:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2681              		.loc 1 2072 9 is_stmt 1 view .LVU926
2072:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2682              		.loc 1 2072 12 is_stmt 0 view .LVU927
 2683 0462 13F0400F 		tst	r3, #64
 2684 0466 02D0     		beq	.L191
2074:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2685              		.loc 1 2074 11 is_stmt 1 view .LVU928
2074:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2686              		.loc 1 2074 66 is_stmt 0 view .LVU929
 2687 0468 1222     		movs	r2, #18
 2688 046a 84F87520 		strb	r2, [r4, #117]
 2689              	.L191:
2076:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2690              		.loc 1 2076 9 is_stmt 1 view .LVU930
2076:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2691              		.loc 1 2076 12 is_stmt 0 view .LVU931
 2692 046e 13F0020F 		tst	r3, #2
 2693 0472 40F02381 		bne	.L246
 2694              	.L189:
2084:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2695              		.loc 1 2084 7 is_stmt 1 view .LVU932
2084:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 117


 2696              		.loc 1 2084 61 is_stmt 0 view .LVU933
 2697 0476 94F86430 		ldrb	r3, [r4, #100]	@ zero_extendqisi2
2084:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2698              		.loc 1 2084 10 view .LVU934
 2699 047a 012B     		cmp	r3, #1
 2700 047c 00F02981 		beq	.L247
 2701              	.L192:
2092:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2702              		.loc 1 2092 7 is_stmt 1 view .LVU935
2092:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2703              		.loc 1 2092 10 is_stmt 0 view .LVU936
 2704 0480 022B     		cmp	r3, #2
 2705 0482 00F03081 		beq	.L248
 2706              	.L193:
2100:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2707              		.loc 1 2100 7 is_stmt 1 view .LVU937
2100:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2708              		.loc 1 2100 10 is_stmt 0 view .LVU938
 2709 0486 032B     		cmp	r3, #3
 2710 0488 00F03781 		beq	.L249
 2711              	.L184:
2109:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
 2712              		.loc 1 2109 5 is_stmt 1 view .LVU939
2109:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
 2713              		.loc 1 2109 59 is_stmt 0 view .LVU940
 2714 048c 94F85C30 		ldrb	r3, [r4, #92]	@ zero_extendqisi2
2109:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
 2715              		.loc 1 2109 8 view .LVU941
 2716 0490 032B     		cmp	r3, #3
 2717 0492 00F03C81 		beq	.L250
 2718              	.L194:
2133:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2719              		.loc 1 2133 5 is_stmt 1 view .LVU942
2133:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2720              		.loc 1 2133 40 is_stmt 0 view .LVU943
 2721 0496 94F86430 		ldrb	r3, [r4, #100]	@ zero_extendqisi2
2133:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2722              		.loc 1 2133 8 view .LVU944
 2723 049a 082B     		cmp	r3, #8
 2724 049c 00F05681 		beq	.L251
 2725              	.L195:
2151:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
 2726              		.loc 1 2151 5 is_stmt 1 view .LVU945
2152:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType2Command =
 2727              		.loc 1 2152 7 is_stmt 0 view .LVU946
 2728 04a0 5E4B     		ldr	r3, .L262+8
 2729 04a2 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
2151:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
 2730              		.loc 1 2151 55 view .LVU947
 2731 04a4 84F87820 		strb	r2, [r4, #120]
2153:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
 2732              		.loc 1 2153 5 is_stmt 1 view .LVU948
2154:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType3Command =
 2733              		.loc 1 2154 7 is_stmt 0 view .LVU949
 2734 04a8 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
2153:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
 2735              		.loc 1 2153 55 view .LVU950
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 118


 2736 04aa 84F87A20 		strb	r2, [r4, #122]
2155:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
 2737              		.loc 1 2155 5 is_stmt 1 view .LVU951
2156:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     Object->sfdp_private.DriverInfo.EraseType4Command =
 2738              		.loc 1 2156 7 is_stmt 0 view .LVU952
 2739 04ae 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
2155:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
 2740              		.loc 1 2155 55 view .LVU953
 2741 04b0 84F87C20 		strb	r2, [r4, #124]
2157:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
 2742              		.loc 1 2157 5 is_stmt 1 view .LVU954
2158:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
 2743              		.loc 1 2158 7 is_stmt 0 view .LVU955
 2744 04b4 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
2157:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
 2745              		.loc 1 2157 55 view .LVU956
 2746 04b6 84F87E30 		strb	r3, [r4, #126]
 2747              	.L183:
2161:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       &&
 2748              		.loc 1 2161 3 is_stmt 1 view .LVU957
2161:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       &&
 2749              		.loc 1 2161 65 is_stmt 0 view .LVU958
 2750 04ba D4F89430 		ldr	r3, [r4, #148]
2161:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       &&
 2751              		.loc 1 2161 6 view .LVU959
 2752 04be 13F0800F 		tst	r3, #128
 2753 04c2 00F0BE81 		beq	.L150
2163:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
 2754              		.loc 1 2163 59 view .LVU960
 2755 04c6 94F86430 		ldrb	r3, [r4, #100]	@ zero_extendqisi2
2164:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 2756              		.loc 1 2164 8 view .LVU961
 2757 04ca 083B     		subs	r3, r3, #8
 2758 04cc DBB2     		uxtb	r3, r3
2162:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
 2759              		.loc 1 2162 7 view .LVU962
 2760 04ce 012B     		cmp	r3, #1
 2761 04d0 00F2B781 		bhi	.L150
 2762              	.LBB16:
2166:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t MaxFreqMhz;
 2763              		.loc 1 2166 5 is_stmt 1 view .LVU963
2166:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     uint32_t MaxFreqMhz;
 2764              		.loc 1 2166 14 is_stmt 0 view .LVU964
 2765 04d4 0023     		movs	r3, #0
 2766 04d6 0593     		str	r3, [sp, #20]
2167:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     /* Read command */
 2767              		.loc 1 2167 5 is_stmt 1 view .LVU965
2169:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2768              		.loc 1 2169 5 view .LVU966
2169:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2769              		.loc 1 2169 42 is_stmt 0 view .LVU967
 2770 04d8 514B     		ldr	r3, .L262+12
 2771 04da 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
2169:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2772              		.loc 1 2169 8 view .LVU968
 2773 04dc 0BB1     		cbz	r3, .L198
2171:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 119


 2774              		.loc 1 2171 7 is_stmt 1 view .LVU969
2171:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2775              		.loc 1 2171 55 is_stmt 0 view .LVU970
 2776 04de 84F87630 		strb	r3, [r4, #118]
 2777              	.L198:
2174:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2778              		.loc 1 2174 5 is_stmt 1 view .LVU971
2174:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2779              		.loc 1 2174 66 is_stmt 0 view .LVU972
 2780 04e2 4F4B     		ldr	r3, .L262+12
 2781 04e4 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
2174:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2782              		.loc 1 2174 8 view .LVU973
 2783 04e6 13F01F0F 		tst	r3, #31
 2784 04ea 40F05181 		bne	.L252
 2785              	.L199:
2182:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
 2786              		.loc 1 2182 5 is_stmt 1 view .LVU974
2182:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
 2787              		.loc 1 2182 75 is_stmt 0 view .LVU975
 2788 04ee 4A4B     		ldr	r3, .L262+4
 2789 04f0 93F85300 		ldrb	r0, [r3, #83]	@ zero_extendqisi2
2182:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
 2790              		.loc 1 2182 18 view .LVU976
 2791 04f4 0009     		lsrs	r0, r0, #4
 2792 04f6 FFF7FEFF 		bl	sfdp_getfrequencevalue
 2793              	.LVL163:
 2794 04fa 0246     		mov	r2, r0
 2795              	.LVL164:
2183:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2796              		.loc 1 2183 5 is_stmt 1 view .LVU977
2183:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2797              		.loc 1 2183 53 is_stmt 0 view .LVU978
 2798 04fc A16E     		ldr	r1, [r4, #104]
2183:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2799              		.loc 1 2183 8 view .LVU979
 2800 04fe 8142     		cmp	r1, r0
 2801 0500 00D2     		bcs	.L200
2186:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2802              		.loc 1 2186 18 view .LVU980
 2803 0502 0A46     		mov	r2, r1
 2804              	.L200:
 2805              	.LVL165:
2190:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2806              		.loc 1 2190 5 is_stmt 1 view .LVU981
2190:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2807              		.loc 1 2190 28 is_stmt 0 view .LVU982
 2808 0504 2368     		ldr	r3, [r4]
2190:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2809              		.loc 1 2190 8 view .LVU983
 2810 0506 13B1     		cbz	r3, .L201
2192:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2811              		.loc 1 2192 7 is_stmt 1 view .LVU984
2192:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2812              		.loc 1 2192 10 is_stmt 0 view .LVU985
 2813 0508 9342     		cmp	r3, r2
 2814 050a 00D2     		bcs	.L201
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 120


2195:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2815              		.loc 1 2195 20 view .LVU986
 2816 050c 1A46     		mov	r2, r3
 2817              	.LVL166:
 2818              	.L201:
2200:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     MaxFreqMhz, &ClockOut))
 2819              		.loc 1 2200 5 is_stmt 1 view .LVU987
2200:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     MaxFreqMhz, &ClockOut))
 2820              		.loc 1 2200 19 is_stmt 0 view .LVU988
 2821 050e 05AB     		add	r3, sp, #20
 2822 0510 3046     		mov	r0, r6
 2823 0512 FFF7FEFF 		bl	SAL_XSPI_SetClock
 2824              	.LVL167:
2200:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     MaxFreqMhz, &ClockOut))
 2825              		.loc 1 2200 8 discriminator 1 view .LVU989
 2826 0516 0028     		cmp	r0, #0
 2827 0518 40F08E81 		bne	.L237
2206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2828              		.loc 1 2206 5 is_stmt 1 view .LVU990
2206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 2829              		.loc 1 2206 18 is_stmt 0 view .LVU991
 2830 051c 0123     		movs	r3, #1
 2831 051e 2B70     		strb	r3, [r5]
2209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2832              		.loc 1 2209 5 is_stmt 1 view .LVU992
2209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2833              		.loc 1 2209 19 is_stmt 0 view .LVU993
 2834 0520 059B     		ldr	r3, [sp, #20]
2209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2835              		.loc 1 2209 8 view .LVU994
 2836 0522 404A     		ldr	r2, .L262+16
 2837 0524 9342     		cmp	r3, r2
 2838 0526 40F23E81 		bls	.L203
2209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2839              		.loc 1 2209 95 discriminator 1 view .LVU995
 2840 052a 3D4A     		ldr	r2, .L262+12
 2841 052c 9289     		ldrh	r2, [r2, #12]
 2842 052e 02F47862 		and	r2, r2, #3968
2209:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2843              		.loc 1 2209 36 discriminator 1 view .LVU996
 2844 0532 002A     		cmp	r2, #0
 2845 0534 00F03781 		beq	.L203
2211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
 2846              		.loc 1 2211 7 is_stmt 1 view .LVU997
2211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
 2847              		.loc 1 2211 48 is_stmt 0 view .LVU998
 2848 0538 394A     		ldr	r2, .L262+12
 2849 053a 9389     		ldrh	r3, [r2, #12]
 2850 053c C3F3C413 		ubfx	r3, r3, #7, #5
2211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
 2851              		.loc 1 2211 19 view .LVU999
 2852 0540 0793     		str	r3, [sp, #28]
2212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2853              		.loc 1 2212 7 is_stmt 1 view .LVU1000
2212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2854              		.loc 1 2212 53 is_stmt 0 view .LVU1001
 2855 0542 117B     		ldrb	r1, [r2, #12]	@ zero_extendqisi2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 121


 2856 0544 C1F38401 		ubfx	r1, r1, #2, #5
 2857              	.LVL168:
2212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2858              		.loc 1 2212 24 view .LVU1002
 2859 0548 54E1     		b	.L204
 2860              	.LVL169:
 2861              	.L214:
2212:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2862              		.loc 1 2212 24 view .LVU1003
 2863              	.LBE16:
1506:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
 2864              		.loc 1 1506 22 view .LVU1004
 2865 054a 0027     		movs	r7, #0
 2866 054c 48E7     		b	.L171
 2867              	.LVL170:
 2868              	.L243:
1884:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2869              		.loc 1 1884 5 is_stmt 1 view .LVU1005
1884:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2870              		.loc 1 1884 59 is_stmt 0 view .LVU1006
 2871 054e 94F86430 		ldrb	r3, [r4, #100]	@ zero_extendqisi2
1884:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2872              		.loc 1 1884 8 view .LVU1007
 2873 0552 092B     		cmp	r3, #9
 2874 0554 22D1     		bne	.L253
1886:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2875              		.loc 1 1886 24 view .LVU1008
 2876 0556 4FF00108 		mov	r8, #1
 2877              	.LVL171:
 2878              	.L178:
1930:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 2879              		.loc 1 1930 7 is_stmt 1 view .LVU1009
1933:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (JEDEC_Basic.size > 16u))
 2880              		.loc 1 1933 5 view .LVU1010
1933:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (JEDEC_Basic.size > 16u))
 2881              		.loc 1 1933 37 is_stmt 0 view .LVU1011
 2882 055a D4F89430 		ldr	r3, [r4, #148]
1933:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (JEDEC_Basic.size > 16u))
 2883              		.loc 1 1933 8 view .LVU1012
 2884 055e 13F0080F 		tst	r3, #8
 2885 0562 0DD0     		beq	.L182
1934:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 2886              		.loc 1 1934 21 view .LVU1013
 2887 0564 2C4A     		ldr	r2, .L262+4
 2888 0566 1268     		ldr	r2, [r2]
1933:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (JEDEC_Basic.size > 16u))
 2889              		.loc 1 1933 99 discriminator 1 view .LVU1014
 2890 0568 102A     		cmp	r2, #16
 2891 056a 09D9     		bls	.L182
1942:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2892              		.loc 1 1942 7 is_stmt 1 view .LVU1015
1942:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2893              		.loc 1 1942 45 is_stmt 0 view .LVU1016
 2894 056c 2A4A     		ldr	r2, .L262+4
 2895 056e 92F84B20 		ldrb	r2, [r2, #75]	@ zero_extendqisi2
 2896 0572 C2F34111 		ubfx	r1, r2, #5, #2
1942:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 122


 2897              		.loc 1 1942 10 view .LVU1017
 2898 0576 0129     		cmp	r1, #1
 2899 0578 00F26F81 		bhi	.L224
1947:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                     (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExte
 2900              		.loc 1 1947 7 is_stmt 1 view .LVU1018
 2901 057c 84F85810 		strb	r1, [r4, #88]
 2902              	.L182:
1953:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         == (uint32_t)SFDP_PARAMID_XSPI_V1_0)
 2903              		.loc 1 1953 5 view .LVU1019
1953:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         == (uint32_t)SFDP_PARAMID_XSPI_V1_0)
 2904              		.loc 1 1953 8 is_stmt 0 view .LVU1020
 2905 0580 13F0800F 		tst	r3, #128
 2906 0584 3FF439AF 		beq	.L177
1956:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2907              		.loc 1 1956 7 is_stmt 1 view .LVU1021
1956:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2908              		.loc 1 1956 74 is_stmt 0 view .LVU1022
 2909 0588 254B     		ldr	r3, .L262+12
 2910 058a DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
1956:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2911              		.loc 1 1956 10 view .LVU1023
 2912 058c 13F0400F 		tst	r3, #64
 2913 0590 3FF433AF 		beq	.L177
1958:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 2914              		.loc 1 1958 9 is_stmt 1 view .LVU1024
 2915 0594 1423     		movs	r3, #20
 2916 0596 84F85930 		strb	r3, [r4, #89]
 2917 059a 2EE7     		b	.L177
 2918              	.LVL172:
 2919              	.L253:
1891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2920              		.loc 1 1891 7 view .LVU1025
1891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2921              		.loc 1 1891 29 is_stmt 0 view .LVU1026
 2922 059c 2046     		mov	r0, r4
 2923 059e FFF7FEFF 		bl	sfdp_enter_octal_mode
 2924              	.LVL173:
1891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 2925              		.loc 1 1891 10 discriminator 1 view .LVU1027
 2926 05a2 80BB     		cbnz	r0, .L221
1894:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bi
 2927              		.loc 1 1894 9 is_stmt 1 view .LVU1028
 2928              	.LVL174:
1896:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2929              		.loc 1 1896 9 view .LVU1029
1896:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2930              		.loc 1 1896 33 is_stmt 0 view .LVU1030
 2931 05a4 94F85D30 		ldrb	r3, [r4, #93]	@ zero_extendqisi2
1896:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2932              		.loc 1 1896 12 view .LVU1031
 2933 05a8 C82B     		cmp	r3, #200
 2934 05aa 16D0     		beq	.L254
1902:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2935              		.loc 1 1902 11 is_stmt 1 view .LVU1032
1902:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2936              		.loc 1 1902 54 is_stmt 0 view .LVU1033
 2937 05ac 0923     		movs	r3, #9
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 123


 2938 05ae 84F86430 		strb	r3, [r4, #100]
 2939              	.L180:
1906:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
 2940              		.loc 1 1906 9 is_stmt 1 view .LVU1034
1906:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
 2941              		.loc 1 1906 23 is_stmt 0 view .LVU1035
 2942 05b2 04F16402 		add	r2, r4, #100
 2943 05b6 0021     		movs	r1, #0
 2944 05b8 3046     		mov	r0, r6
 2945 05ba FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2946              	.LVL175:
1906:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
 2947              		.loc 1 1906 12 discriminator 1 view .LVU1036
 2948 05be 0028     		cmp	r0, #0
 2949 05c0 40F04981 		bne	.L222
1913:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2950              		.loc 1 1913 9 is_stmt 1 view .LVU1037
1913:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2951              		.loc 1 1913 33 is_stmt 0 view .LVU1038
 2952 05c4 94F89D30 		ldrb	r3, [r4, #157]	@ zero_extendqisi2
1913:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2953              		.loc 1 1913 12 view .LVU1039
 2954 05c8 FD2B     		cmp	r3, #253
 2955 05ca 0AD0     		beq	.L255
 2956              	.L181:
1919:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2957              		.loc 1 1919 9 is_stmt 1 view .LVU1040
1919:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2958              		.loc 1 1919 33 is_stmt 0 view .LVU1041
 2959 05cc 94F89D30 		ldrb	r3, [r4, #157]	@ zero_extendqisi2
1919:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 2960              		.loc 1 1919 12 view .LVU1042
 2961 05d0 FE2B     		cmp	r3, #254
 2962 05d2 0ED0     		beq	.L256
1894:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bi
 2963              		.loc 1 1894 26 view .LVU1043
 2964 05d4 4FF00108 		mov	r8, #1
 2965 05d8 BFE7     		b	.L178
 2966              	.L254:
1898:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2967              		.loc 1 1898 11 is_stmt 1 view .LVU1044
1898:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2968              		.loc 1 1898 54 is_stmt 0 view .LVU1045
 2969 05da 0823     		movs	r3, #8
 2970 05dc 84F86430 		strb	r3, [r4, #100]
 2971 05e0 E7E7     		b	.L180
 2972              	.L255:
1916:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
 2973              		.loc 1 1916 11 is_stmt 1 view .LVU1046
1916:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
 2974              		.loc 1 1916 23 is_stmt 0 view .LVU1047
 2975 05e2 1423     		movs	r3, #20
 2976 05e4 0793     		str	r3, [sp, #28]
1917:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2977              		.loc 1 1917 11 is_stmt 1 view .LVU1048
1917:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2978              		.loc 1 1917 17 is_stmt 0 view .LVU1049
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 124


 2979 05e6 07AA     		add	r2, sp, #28
 2980 05e8 0121     		movs	r1, #1
 2981 05ea 3046     		mov	r0, r6
 2982 05ec FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2983              	.LVL176:
 2984 05f0 ECE7     		b	.L181
 2985              	.L256:
1922:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
 2986              		.loc 1 1922 11 is_stmt 1 view .LVU1050
1922:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
 2987              		.loc 1 1922 23 is_stmt 0 view .LVU1051
 2988 05f2 0823     		movs	r3, #8
 2989 05f4 0793     		str	r3, [sp, #28]
1923:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2990              		.loc 1 1923 11 is_stmt 1 view .LVU1052
1923:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 2991              		.loc 1 1923 17 is_stmt 0 view .LVU1053
 2992 05f6 07AA     		add	r2, sp, #28
 2993 05f8 0121     		movs	r1, #1
 2994 05fa 3046     		mov	r0, r6
 2995 05fc FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 2996              	.LVL177:
1894:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bi
 2997              		.loc 1 1894 26 view .LVU1054
 2998 0600 4FF00108 		mov	r8, #1
 2999 0604 A9E7     		b	.L178
 3000              	.LVL178:
 3001              	.L221:
1510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCycles;
 3002              		.loc 1 1510 11 view .LVU1055
 3003 0606 4FF00008 		mov	r8, #0
 3004 060a A6E7     		b	.L178
 3005              	.L218:
1510:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint32_t dummyCycles;
 3006              		.loc 1 1510 11 view .LVU1056
 3007 060c 4FF00008 		mov	r8, #0
 3008 0610 F3E6     		b	.L177
 3009              	.L263:
 3010 0612 00BF     		.align	2
 3011              	.L262:
 3012 0614 00000000 		.word	JEDEC_SCCR_Map
 3013 0618 00000000 		.word	JEDEC_Basic
 3014 061c 00000000 		.word	JEDEC_Address4Bytes
 3015 0620 00000000 		.word	JEDEC_XSPI10
 3016 0624 FFC1EB0B 		.word	199999999
 3017              	.LVL179:
 3018              	.L244:
1979:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3019              		.loc 1 1979 9 is_stmt 1 view .LVU1057
1979:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3020              		.loc 1 1979 23 is_stmt 0 view .LVU1058
 3021 0628 0023     		movs	r3, #0
 3022 062a 1A46     		mov	r2, r3
 3023 062c B721     		movs	r1, #183
 3024 062e 3046     		mov	r0, r6
 3025 0630 FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 3026              	.LVL180:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 125


1979:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3027              		.loc 1 1979 12 discriminator 1 view .LVU1059
 3028 0634 0028     		cmp	r0, #0
 3029 0636 40F01481 		bne	.L226
1986:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3030              		.loc 1 1986 9 is_stmt 1 view .LVU1060
1986:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3031              		.loc 1 1986 23 is_stmt 0 view .LVU1061
 3032 063a 0022     		movs	r2, #0
 3033 063c 0221     		movs	r1, #2
 3034 063e 3046     		mov	r0, r6
 3035 0640 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3036              	.LVL181:
1986:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3037              		.loc 1 1986 12 discriminator 1 view .LVU1062
 3038 0644 0028     		cmp	r0, #0
 3039 0646 3FF4F9AE 		beq	.L186
1988:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3040              		.loc 1 1988 16 view .LVU1063
 3041 064a 0C27     		movs	r7, #12
 3042              	.LVL182:
1988:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3043              		.loc 1 1988 16 view .LVU1064
 3044 064c F9E0     		b	.L150
 3045              	.LVL183:
 3046              	.L245:
1998:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                Object->sfdp_private.DriverInfo.WriteWELCommand, NUL
 3047              		.loc 1 1998 9 is_stmt 1 view .LVU1065
1998:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                Object->sfdp_private.DriverInfo.WriteWELCommand, NUL
 3048              		.loc 1 1998 23 is_stmt 0 view .LVU1066
 3049 064e 0023     		movs	r3, #0
 3050 0650 1A46     		mov	r2, r3
 3051 0652 94F87010 		ldrb	r1, [r4, #112]	@ zero_extendqisi2
 3052 0656 3046     		mov	r0, r6
 3053 0658 FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 3054              	.LVL184:
1998:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                Object->sfdp_private.DriverInfo.WriteWELCommand, NUL
 3055              		.loc 1 1998 12 discriminator 1 view .LVU1067
 3056 065c 0028     		cmp	r0, #0
 3057 065e 40F00281 		bne	.L228
2006:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.DriverInfo.ReadWELCommand,
 3058              		.loc 1 2006 9 is_stmt 1 view .LVU1068
2006:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.DriverInfo.ReadWELCommand,
 3059              		.loc 1 2006 23 is_stmt 0 view .LVU1069
 3060 0662 94F87110 		ldrb	r1, [r4, #113]	@ zero_extendqisi2
2008:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    (((Object->sfdp_private.DriverInfo.WELBusyPolari
 3061              		.loc 1 2008 83 view .LVU1070
 3062 0666 94F87420 		ldrb	r2, [r4, #116]	@ zero_extendqisi2
2009:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                     << Object->sfdp_private.DriverInfo.WELPosition)
 3063              		.loc 1 2009 86 view .LVU1071
 3064 066a 94F87330 		ldrb	r3, [r4, #115]	@ zero_extendqisi2
2009:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                     << Object->sfdp_private.DriverInfo.WELPosition)
 3065              		.loc 1 2009 115 view .LVU1072
 3066 066e 1BBB     		cbnz	r3, .L229
2009:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                     << Object->sfdp_private.DriverInfo.WELPosition)
 3067              		.loc 1 2009 115 discriminator 1 view .LVU1073
 3068 0670 0123     		movs	r3, #1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 126


 3069              	.L188:
2010:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    1u << Object->sfdp_private.DriverInfo.WELPositio
 3070              		.loc 1 2010 87 view .LVU1074
 3071 0672 94F872C0 		ldrb	ip, [r4, #114]	@ zero_extendqisi2
2010:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    1u << Object->sfdp_private.DriverInfo.WELPositio
 3072              		.loc 1 2010 53 view .LVU1075
 3073 0676 03FA0CF3 		lsl	r3, r3, ip
2011:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.ManuID, 1000))
 3074              		.loc 1 2011 55 view .LVU1076
 3075 067a 0120     		movs	r0, #1
 3076 067c 00FA0CF0 		lsl	r0, r0, ip
2006:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.DriverInfo.ReadWELCommand,
 3077              		.loc 1 2006 23 view .LVU1077
 3078 0680 4FF47A7C 		mov	ip, #1000
 3079 0684 CDF808C0 		str	ip, [sp, #8]
 3080 0688 94F85DC0 		ldrb	ip, [r4, #93]	@ zero_extendqisi2
 3081 068c CDF804C0 		str	ip, [sp, #4]
 3082 0690 C0B2     		uxtb	r0, r0
 3083 0692 0090     		str	r0, [sp]
 3084 0694 DBB2     		uxtb	r3, r3
 3085 0696 3046     		mov	r0, r6
 3086 0698 FFF7FEFF 		bl	SAL_XSPI_CheckStatusRegister
 3087              	.LVL185:
2006:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                    Object->sfdp_private.DriverInfo.ReadWELCommand,
 3088              		.loc 1 2006 12 discriminator 1 view .LVU1078
 3089 069c 0028     		cmp	r0, #0
 3090 069e 40F0E480 		bne	.L230
2019:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3091              		.loc 1 2019 9 is_stmt 1 view .LVU1079
2019:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3092              		.loc 1 2019 23 is_stmt 0 view .LVU1080
 3093 06a2 0023     		movs	r3, #0
 3094 06a4 1A46     		mov	r2, r3
 3095 06a6 B721     		movs	r1, #183
 3096 06a8 3046     		mov	r0, r6
 3097 06aa FFF7FEFF 		bl	SAL_XSPI_CommandSendData
 3098              	.LVL186:
2019:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3099              		.loc 1 2019 12 discriminator 1 view .LVU1081
 3100 06ae 0028     		cmp	r0, #0
 3101 06b0 3FF4C4AE 		beq	.L186
2021:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3102              		.loc 1 2021 16 view .LVU1082
 3103 06b4 0C27     		movs	r7, #12
 3104              	.LVL187:
2021:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3105              		.loc 1 2021 16 view .LVU1083
 3106 06b6 C4E0     		b	.L150
 3107              	.LVL188:
 3108              	.L229:
2009:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                                     << Object->sfdp_private.DriverInfo.WELPosition)
 3109              		.loc 1 2009 115 discriminator 2 view .LVU1084
 3110 06b8 0023     		movs	r3, #0
 3111 06ba DAE7     		b	.L188
 3112              	.L246:
2078:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
 3113              		.loc 1 2078 11 is_stmt 1 view .LVU1085
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 127


2078:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
 3114              		.loc 1 2078 59 is_stmt 0 view .LVU1086
 3115 06bc 0C23     		movs	r3, #12
 3116 06be 84F87630 		strb	r3, [r4, #118]
2079:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
 3117              		.loc 1 2079 11 is_stmt 1 view .LVU1087
2079:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)
 3118              		.loc 1 2079 23 is_stmt 0 view .LVU1088
 3119 06c2 0823     		movs	r3, #8
 3120 06c4 0793     		str	r3, [sp, #28]
2080:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3121              		.loc 1 2080 11 is_stmt 1 view .LVU1089
2080:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3122              		.loc 1 2080 17 is_stmt 0 view .LVU1090
 3123 06c6 07AA     		add	r2, sp, #28
 3124 06c8 0121     		movs	r1, #1
 3125 06ca 3046     		mov	r0, r6
 3126 06cc FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3127              	.LVL189:
 3128 06d0 D1E6     		b	.L189
 3129              	.L247:
2086:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3130              		.loc 1 2086 9 is_stmt 1 view .LVU1091
2086:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3131              		.loc 1 2086 16 is_stmt 0 view .LVU1092
 3132 06d2 6A4A     		ldr	r2, .L264
 3133 06d4 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
2086:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3134              		.loc 1 2086 12 view .LVU1093
 3135 06d6 12F0040F 		tst	r2, #4
 3136 06da 3FF4D1AE 		beq	.L192
2088:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3137              		.loc 1 2088 11 is_stmt 1 view .LVU1094
2088:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3138              		.loc 1 2088 59 is_stmt 0 view .LVU1095
 3139 06de 3C22     		movs	r2, #60
 3140 06e0 84F87620 		strb	r2, [r4, #118]
 3141 06e4 CCE6     		b	.L192
 3142              	.L248:
2094:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3143              		.loc 1 2094 9 is_stmt 1 view .LVU1096
2094:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3144              		.loc 1 2094 16 is_stmt 0 view .LVU1097
 3145 06e6 654A     		ldr	r2, .L264
 3146 06e8 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
2094:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3147              		.loc 1 2094 12 view .LVU1098
 3148 06ea 12F0080F 		tst	r2, #8
 3149 06ee 3FF4CAAE 		beq	.L193
2096:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3150              		.loc 1 2096 11 is_stmt 1 view .LVU1099
2096:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3151              		.loc 1 2096 59 is_stmt 0 view .LVU1100
 3152 06f2 BC22     		movs	r2, #188
 3153 06f4 84F87620 		strb	r2, [r4, #118]
 3154 06f8 C5E6     		b	.L193
 3155              	.L249:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 128


2102:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3156              		.loc 1 2102 9 is_stmt 1 view .LVU1101
2102:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3157              		.loc 1 2102 16 is_stmt 0 view .LVU1102
 3158 06fa 604B     		ldr	r3, .L264
 3159 06fc 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
2102:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3160              		.loc 1 2102 12 view .LVU1103
 3161 06fe 13F0200F 		tst	r3, #32
 3162 0702 3FF4C3AE 		beq	.L184
2104:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3163              		.loc 1 2104 11 is_stmt 1 view .LVU1104
2104:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3164              		.loc 1 2104 59 is_stmt 0 view .LVU1105
 3165 0706 0E23     		movs	r3, #14
 3166 0708 84F87630 		strb	r3, [r4, #118]
 3167 070c BEE6     		b	.L184
 3168              	.L250:
2110:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3169              		.loc 1 2110 63 view .LVU1106
 3170 070e 94F86430 		ldrb	r3, [r4, #100]	@ zero_extendqisi2
2110:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3171              		.loc 1 2110 9 view .LVU1107
 3172 0712 002B     		cmp	r3, #0
 3173 0714 7FF4BFAE 		bne	.L194
2113:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
 3174              		.loc 1 2113 7 is_stmt 1 view .LVU1108
2114:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3175              		.loc 1 2114 11 is_stmt 0 view .LVU1109
 3176 0718 584B     		ldr	r3, .L264
 3177 071a 5B88     		ldrh	r3, [r3, #2]
 3178 071c 03F49073 		and	r3, r3, #288
2113:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
 3179              		.loc 1 2113 10 view .LVU1110
 3180 0720 B3F5907F 		cmp	r3, #288
 3181 0724 7FF4B7AE 		bne	.L194
2117:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 3182              		.loc 1 2117 9 is_stmt 1 view .LVU1111
2117:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 3183              		.loc 1 2117 52 is_stmt 0 view .LVU1112
 3184 0728 2246     		mov	r2, r4
 3185 072a 0723     		movs	r3, #7
 3186 072c 02F8643F 		strb	r3, [r2, #100]!
2118:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
 3187              		.loc 1 2118 9 is_stmt 1 view .LVU1113
2118:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
 3188              		.loc 1 2118 23 is_stmt 0 view .LVU1114
 3189 0730 0021     		movs	r1, #0
 3190 0732 3046     		mov	r0, r6
 3191 0734 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3192              	.LVL190:
2118:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                             &Object->sfdp_private.DriverInfo.SpiPhyLink))
 3193              		.loc 1 2118 12 discriminator 1 view .LVU1115
 3194 0738 0028     		cmp	r0, #0
 3195 073a 40F09C80 		bne	.L234
2124:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
 3196              		.loc 1 2124 9 is_stmt 1 view .LVU1116
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 129


2124:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
 3197              		.loc 1 2124 57 is_stmt 0 view .LVU1117
 3198 073e CC23     		movs	r3, #204
 3199 0740 84F87630 		strb	r3, [r4, #118]
2125:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3200              		.loc 1 2125 9 is_stmt 1 view .LVU1118
2125:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3201              		.loc 1 2125 64 is_stmt 0 view .LVU1119
 3202 0744 8E23     		movs	r3, #142
 3203 0746 84F87530 		strb	r3, [r4, #117]
 3204 074a A4E6     		b	.L194
 3205              	.L251:
2135:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3206              		.loc 1 2135 7 is_stmt 1 view .LVU1120
2135:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3207              		.loc 1 2135 14 is_stmt 0 view .LVU1121
 3208 074c 4B4B     		ldr	r3, .L264
 3209 074e DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
2135:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3210              		.loc 1 2135 10 view .LVU1122
 3211 0750 13F0010F 		tst	r3, #1
 3212 0754 02D0     		beq	.L196
2137:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3213              		.loc 1 2137 9 is_stmt 1 view .LVU1123
2137:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3214              		.loc 1 2137 65 is_stmt 0 view .LVU1124
 3215 0756 0223     		movs	r3, #2
 3216 0758 84F87530 		strb	r3, [r4, #117]
 3217              	.L196:
2139:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3218              		.loc 1 2139 7 is_stmt 1 view .LVU1125
2139:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3219              		.loc 1 2139 14 is_stmt 0 view .LVU1126
 3220 075c 474B     		ldr	r3, .L264
 3221 075e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
2139:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3222              		.loc 1 2139 10 view .LVU1127
 3223 0760 13F0200F 		tst	r3, #32
 3224 0764 09D1     		bne	.L257
 3225              	.L197:
2145:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3226              		.loc 1 2145 7 is_stmt 1 view .LVU1128
2145:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3227              		.loc 1 2145 14 is_stmt 0 view .LVU1129
 3228 0766 454B     		ldr	r3, .L264
 3229 0768 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
2145:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3230              		.loc 1 2145 10 view .LVU1130
 3231 076a 13F0400F 		tst	r3, #64
 3232 076e 3FF497AE 		beq	.L195
2147:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3233              		.loc 1 2147 9 is_stmt 1 view .LVU1131
2147:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3234              		.loc 1 2147 65 is_stmt 0 view .LVU1132
 3235 0772 FD23     		movs	r3, #253
 3236 0774 84F87630 		strb	r3, [r4, #118]
 3237 0778 92E6     		b	.L195
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 130


 3238              	.L257:
2141:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
 3239              		.loc 1 2141 9 is_stmt 1 view .LVU1133
2141:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
 3240              		.loc 1 2141 65 is_stmt 0 view .LVU1134
 3241 077a CC23     		movs	r3, #204
 3242 077c 84F87630 		strb	r3, [r4, #118]
2142:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&d
 3243              		.loc 1 2142 9 is_stmt 1 view .LVU1135
2142:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&d
 3244              		.loc 1 2142 21 is_stmt 0 view .LVU1136
 3245 0780 0823     		movs	r3, #8
 3246 0782 0793     		str	r3, [sp, #28]
2143:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3247              		.loc 1 2143 9 is_stmt 1 view .LVU1137
2143:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3248              		.loc 1 2143 15 is_stmt 0 view .LVU1138
 3249 0784 07AA     		add	r2, sp, #28
 3250 0786 0121     		movs	r1, #1
 3251 0788 3046     		mov	r0, r6
 3252 078a FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3253              	.LVL191:
 3254 078e EAE7     		b	.L197
 3255              	.L252:
 3256              	.LBB17:
2177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
 3257              		.loc 1 2177 7 is_stmt 1 view .LVU1139
2177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
 3258              		.loc 1 2177 48 is_stmt 0 view .LVU1140
 3259 0790 3B4B     		ldr	r3, .L264+4
 3260 0792 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 3261 0794 03F01F03 		and	r3, r3, #31
2177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
 3262              		.loc 1 2177 19 view .LVU1141
 3263 0798 0793     		str	r3, [sp, #28]
2178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3264              		.loc 1 2178 7 is_stmt 1 view .LVU1142
2178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3265              		.loc 1 2178 13 is_stmt 0 view .LVU1143
 3266 079a 07AA     		add	r2, sp, #28
 3267 079c 0121     		movs	r1, #1
 3268 079e 3046     		mov	r0, r6
 3269 07a0 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3270              	.LVL192:
 3271 07a4 A3E6     		b	.L199
 3272              	.LVL193:
 3273              	.L203:
2214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3274              		.loc 1 2214 10 is_stmt 1 view .LVU1144
2214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3275              		.loc 1 2214 13 is_stmt 0 view .LVU1145
 3276 07a6 374A     		ldr	r2, .L264+8
 3277 07a8 9342     		cmp	r3, r2
 3278 07aa 0BD9     		bls	.L205
2214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3279              		.loc 1 2214 100 discriminator 1 view .LVU1146
 3280 07ac 344A     		ldr	r2, .L264+4
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 131


 3281 07ae D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
2214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3282              		.loc 1 2214 41 discriminator 1 view .LVU1147
 3283 07b0 072A     		cmp	r2, #7
 3284 07b2 07D9     		bls	.L205
2216:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
 3285              		.loc 1 2216 7 is_stmt 1 view .LVU1148
2216:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
 3286              		.loc 1 2216 48 is_stmt 0 view .LVU1149
 3287 07b4 324A     		ldr	r2, .L264+4
 3288 07b6 D37C     		ldrb	r3, [r2, #19]	@ zero_extendqisi2
 3289 07b8 DB08     		lsrs	r3, r3, #3
2216:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
 3290              		.loc 1 2216 19 view .LVU1150
 3291 07ba 0793     		str	r3, [sp, #28]
2217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3292              		.loc 1 2217 7 is_stmt 1 view .LVU1151
2217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3293              		.loc 1 2217 53 is_stmt 0 view .LVU1152
 3294 07bc 518A     		ldrh	r1, [r2, #18]
 3295 07be C1F38411 		ubfx	r1, r1, #6, #5
 3296              	.LVL194:
2217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3297              		.loc 1 2217 24 view .LVU1153
 3298 07c2 17E0     		b	.L204
 3299              	.LVL195:
 3300              	.L205:
2219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3301              		.loc 1 2219 10 is_stmt 1 view .LVU1154
2219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3302              		.loc 1 2219 13 is_stmt 0 view .LVU1155
 3303 07c4 304A     		ldr	r2, .L264+12
 3304 07c6 9342     		cmp	r3, r2
 3305 07c8 0CD9     		bls	.L206
2219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3306              		.loc 1 2219 100 discriminator 1 view .LVU1156
 3307 07ca 2D4B     		ldr	r3, .L264+4
 3308 07cc 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
2219:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3309              		.loc 1 2219 41 discriminator 1 view .LVU1157
 3310 07ce 13F03E0F 		tst	r3, #62
 3311 07d2 07D0     		beq	.L206
2221:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
 3312              		.loc 1 2221 7 is_stmt 1 view .LVU1158
2221:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
 3313              		.loc 1 2221 48 is_stmt 0 view .LVU1159
 3314 07d4 2A4A     		ldr	r2, .L264+4
 3315 07d6 C3F34403 		ubfx	r3, r3, #1, #5
2221:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
 3316              		.loc 1 2221 19 view .LVU1160
 3317 07da 0793     		str	r3, [sp, #28]
2222:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3318              		.loc 1 2222 7 is_stmt 1 view .LVU1161
2222:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3319              		.loc 1 2222 53 is_stmt 0 view .LVU1162
 3320 07dc 1169     		ldr	r1, [r2, #16]
 3321 07de C1F30431 		ubfx	r1, r1, #12, #5
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 132


 3322              	.LVL196:
2222:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3323              		.loc 1 2222 24 view .LVU1163
 3324 07e2 07E0     		b	.L204
 3325              	.LVL197:
 3326              	.L206:
2226:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
 3327              		.loc 1 2226 7 is_stmt 1 view .LVU1164
2226:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
 3328              		.loc 1 2226 48 is_stmt 0 view .LVU1165
 3329 07e4 264A     		ldr	r2, .L264+4
 3330 07e6 138A     		ldrh	r3, [r2, #16]
 3331 07e8 C3F3C413 		ubfx	r3, r3, #7, #5
2226:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
 3332              		.loc 1 2226 19 view .LVU1166
 3333 07ec 0793     		str	r3, [sp, #28]
2227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3334              		.loc 1 2227 7 is_stmt 1 view .LVU1167
2227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3335              		.loc 1 2227 53 is_stmt 0 view .LVU1168
 3336 07ee 117C     		ldrb	r1, [r2, #16]	@ zero_extendqisi2
 3337 07f0 C1F38401 		ubfx	r1, r1, #2, #5
 3338              	.LVL198:
 3339              	.L204:
2231:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3340              		.loc 1 2231 5 is_stmt 1 view .LVU1169
2231:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3341              		.loc 1 2231 29 is_stmt 0 view .LVU1170
 3342 07f4 94F85D30 		ldrb	r3, [r4, #93]	@ zero_extendqisi2
2231:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3343              		.loc 1 2231 8 view .LVU1171
 3344 07f8 C82B     		cmp	r3, #200
 3345 07fa 0BD0     		beq	.L258
2239:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
 3346              		.loc 1 2239 7 is_stmt 1 view .LVU1172
2239:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
 3347              		.loc 1 2239 39 is_stmt 0 view .LVU1173
 3348 07fc D4F89430 		ldr	r3, [r4, #148]
2239:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
 3349              		.loc 1 2239 10 view .LVU1174
 3350 0800 13F4007F 		tst	r3, #512
 3351 0804 1AD0     		beq	.L238
2240:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3352              		.loc 1 2240 18 view .LVU1175
 3353 0806 214B     		ldr	r3, .L264+16
2240:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3354              		.loc 1 2240 11 view .LVU1176
 3355 0808 93F92330 		ldrsb	r3, [r3, #35]
 3356 080c 002B     		cmp	r3, #0
 3357 080e 09DB     		blt	.L259
2251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3358              		.loc 1 2251 14 view .LVU1177
 3359 0810 0E27     		movs	r7, #14
 3360              	.LVL199:
2251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3361              		.loc 1 2251 14 view .LVU1178
 3362 0812 16E0     		b	.L150
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 133


 3363              	.LVL200:
 3364              	.L258:
2233:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
 3365              		.loc 1 2233 7 is_stmt 1 view .LVU1179
2233:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dum
 3366              		.loc 1 2233 19 is_stmt 0 view .LVU1180
 3367 0814 1023     		movs	r3, #16
 3368 0816 0793     		str	r3, [sp, #28]
2234:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3369              		.loc 1 2234 7 is_stmt 1 view .LVU1181
2234:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3370              		.loc 1 2234 13 is_stmt 0 view .LVU1182
 3371 0818 07AA     		add	r2, sp, #28
 3372 081a 0121     		movs	r1, #1
 3373              	.LVL201:
2234:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     }
 3374              		.loc 1 2234 13 view .LVU1183
 3375 081c 3046     		mov	r0, r6
 3376 081e FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3377              	.LVL202:
 3378 0822 0EE0     		b	.L150
 3379              	.LVL203:
 3380              	.L259:
2243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3381              		.loc 1 2243 9 is_stmt 1 view .LVU1184
2243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3382              		.loc 1 2243 13 is_stmt 0 view .LVU1185
 3383 0824 2046     		mov	r0, r4
 3384 0826 FFF7FEFF 		bl	sfdp_set_dummycycle
 3385              	.LVL204:
2243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         {
 3386              		.loc 1 2243 12 discriminator 1 view .LVU1186
 3387 082a 50B9     		cbnz	r0, .L150
2246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3388              		.loc 1 2246 11 is_stmt 1 view .LVU1187
2246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         }
 3389              		.loc 1 2246 17 is_stmt 0 view .LVU1188
 3390 082c 07AA     		add	r2, sp, #28
 3391 082e 0121     		movs	r1, #1
 3392 0830 3046     		mov	r0, r6
 3393 0832 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3394              	.LVL205:
 3395 0836 04E0     		b	.L150
 3396              	.LVL206:
 3397              	.L237:
2203:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 3398              		.loc 1 2203 12 view .LVU1189
 3399 0838 0D27     		movs	r7, #13
 3400              	.LVL207:
2203:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 3401              		.loc 1 2203 12 view .LVU1190
 3402 083a 02E0     		b	.L150
 3403              	.LVL208:
 3404              	.L238:
2251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3405              		.loc 1 2251 14 view .LVU1191
 3406 083c 0E27     		movs	r7, #14
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 134


 3407              	.LVL209:
2251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3408              		.loc 1 2251 14 view .LVU1192
 3409 083e 00E0     		b	.L150
 3410              	.LVL210:
 3411              	.L209:
2251:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3412              		.loc 1 2251 14 view .LVU1193
 3413              	.LBE17:
1519:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 3414              		.loc 1 1519 10 view .LVU1194
 3415 0840 0727     		movs	r7, #7
 3416              	.LVL211:
 3417              	.L150:
2258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 3418              		.loc 1 2258 3 is_stmt 1 view .LVU1195
2259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3419              		.loc 1 2259 1 is_stmt 0 view .LVU1196
 3420 0842 3846     		mov	r0, r7
 3421 0844 08B0     		add	sp, sp, #32
 3422              	.LCFI29:
 3423              		.cfi_remember_state
 3424              		.cfi_def_cfa_offset 24
 3425              		@ sp needed
 3426 0846 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3427              	.LVL212:
 3428              	.L211:
 3429              	.LCFI30:
 3430              		.cfi_restore_state
1672:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 3431              		.loc 1 1672 10 view .LVU1197
 3432 084a 0A27     		movs	r7, #10
 3433 084c F9E7     		b	.L150
 3434              	.L212:
1746:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 3435              		.loc 1 1746 12 view .LVU1198
 3436 084e 0927     		movs	r7, #9
 3437 0850 F7E7     		b	.L150
 3438              	.LVL213:
 3439              	.L216:
1864:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 3440              		.loc 1 1864 12 view .LVU1199
 3441 0852 0C27     		movs	r7, #12
 3442              	.LVL214:
1864:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 3443              		.loc 1 1864 12 view .LVU1200
 3444 0854 F5E7     		b	.L150
 3445              	.LVL215:
 3446              	.L222:
1909:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3447              		.loc 1 1909 16 view .LVU1201
 3448 0856 0C27     		movs	r7, #12
 3449              	.LVL216:
1909:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3450              		.loc 1 1909 16 view .LVU1202
 3451 0858 F3E7     		b	.L150
 3452              	.LVL217:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 135


 3453              	.L224:
1944:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3454              		.loc 1 1944 14 view .LVU1203
 3455 085a 0F27     		movs	r7, #15
 3456              	.LVL218:
1944:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3457              		.loc 1 1944 14 view .LVU1204
 3458 085c F1E7     		b	.L150
 3459              	.LVL219:
 3460              	.L225:
1966:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 3461              		.loc 1 1966 10 view .LVU1205
 3462 085e 0C27     		movs	r7, #12
 3463              	.LVL220:
1966:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     goto error;
 3464              		.loc 1 1966 10 view .LVU1206
 3465 0860 EFE7     		b	.L150
 3466              	.LVL221:
 3467              	.L226:
1981:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3468              		.loc 1 1981 16 view .LVU1207
 3469 0862 0C27     		movs	r7, #12
 3470              	.LVL222:
1981:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3471              		.loc 1 1981 16 view .LVU1208
 3472 0864 EDE7     		b	.L150
 3473              	.LVL223:
 3474              	.L228:
2001:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3475              		.loc 1 2001 16 view .LVU1209
 3476 0866 0C27     		movs	r7, #12
 3477              	.LVL224:
2001:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3478              		.loc 1 2001 16 view .LVU1210
 3479 0868 EBE7     		b	.L150
 3480              	.LVL225:
 3481              	.L230:
2014:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3482              		.loc 1 2014 16 view .LVU1211
 3483 086a 0C27     		movs	r7, #12
 3484              	.LVL226:
2014:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3485              		.loc 1 2014 16 view .LVU1212
 3486 086c E9E7     		b	.L150
 3487              	.LVL227:
 3488              	.L232:
2053:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3489              		.loc 1 2053 14 view .LVU1213
 3490 086e 0F27     		movs	r7, #15
 3491              	.LVL228:
2053:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3492              		.loc 1 2053 14 view .LVU1214
 3493 0870 E7E7     		b	.L150
 3494              	.LVL229:
 3495              	.L233:
2061:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3496              		.loc 1 2061 14 view .LVU1215
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 136


 3497 0872 0C27     		movs	r7, #12
 3498              	.LVL230:
2061:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         goto error;
 3499              		.loc 1 2061 14 view .LVU1216
 3500 0874 E5E7     		b	.L150
 3501              	.LVL231:
 3502              	.L234:
2121:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3503              		.loc 1 2121 16 view .LVU1217
 3504 0876 0C27     		movs	r7, #12
 3505              	.LVL232:
2121:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****           goto error;
 3506              		.loc 1 2121 16 view .LVU1218
 3507 0878 E3E7     		b	.L150
 3508              	.L265:
 3509 087a 00BF     		.align	2
 3510              	.L264:
 3511 087c 00000000 		.word	JEDEC_Address4Bytes
 3512 0880 00000000 		.word	JEDEC_XSPI10
 3513 0884 7FF5E409 		.word	165999999
 3514 0888 3F6BED07 		.word	132999999
 3515 088c 00000000 		.word	JEDEC_SCCR_Map
 3516              		.cfi_endproc
 3517              	.LFE866:
 3519              		.section	.text.CheckSFDP_Signature,"ax",%progbits
 3520              		.align	1
 3521              		.global	CheckSFDP_Signature
 3522              		.syntax unified
 3523              		.thumb
 3524              		.thumb_func
 3526              	CheckSFDP_Signature:
 3527              	.LVL233:
 3528              	.LFB874:
2870:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2871:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** /**
2872:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @brief Checks the validity of the SFDP signature for the NOR memory device.
2873:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Object Pointer to the NOR SFDP memory instance object descriptor.
2874:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @param Signature Value of the SFDP signature to check.
2875:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if valid, error code otherwise.
2876:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   */
2877:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signa
2878:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** {
 3529              		.loc 1 2878 1 is_stmt 1 view -0
 3530              		.cfi_startproc
 3531              		@ args = 0, pretend = 0, frame = 0
 3532              		@ frame_needed = 0, uses_anonymous_args = 0
 3533              		.loc 1 2878 1 is_stmt 0 view .LVU1220
 3534 0000 08B5     		push	{r3, lr}
 3535              	.LCFI31:
 3536              		.cfi_def_cfa_offset 8
 3537              		.cfi_offset 3, -8
 3538              		.cfi_offset 14, -4
2879:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 3539              		.loc 1 2879 3 is_stmt 1 view .LVU1221
 3540              	.LVL234:
2880:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
2881:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   /* check the magic number */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 137


2882:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   switch (Signature)
 3541              		.loc 1 2882 3 view .LVU1222
 3542 0002 0C4B     		ldr	r3, .L272
 3543 0004 9942     		cmp	r1, r3
 3544 0006 09D0     		beq	.L267
 3545 0008 03F13F63 		add	r3, r3, #200278016
 3546 000c 03F57C33 		add	r3, r3, #258048
 3547 0010 03F20D33 		addw	r3, r3, #781
 3548 0014 9942     		cmp	r1, r3
 3549 0016 08D1     		bne	.L269
2883:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
2884:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case SFDP_SIGNATURE :
2885:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("signature of the header: OK");
2886:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       retr = EXTMEM_SFDP_OK;
 3550              		.loc 1 2886 12 is_stmt 0 view .LVU1223
 3551 0018 0020     		movs	r0, #0
 3552              	.LVL235:
 3553              	.L268:
2887:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2888:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     case SFDP_SIGNATURE_INVERTED :
2889:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("signature of the header: KO inverted data order");
2890:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Change the memory type settings */
2891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       if (HAL_OK == SAL_XSPI_UpdateMemoryType(&Object->sfdp_private.SALObject, SAL_XSPI_ORDERINVERT
2892:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
2893:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retr = EXTMEM_SFDP_ERROR_SIGNATUREMTYPE;
2894:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
2895:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2896:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     default :
2897:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       SFDP_DEBUG_STR("signature of the header: KO");
2898:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       break;
2899:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   }
2900:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   return retr;
 3554              		.loc 1 2900 3 is_stmt 1 view .LVU1224
2901:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 3555              		.loc 1 2901 1 is_stmt 0 view .LVU1225
 3556 001a 08BD     		pop	{r3, pc}
 3557              	.LVL236:
 3558              	.L267:
2889:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Change the memory type settings */
 3559              		.loc 1 2889 72 is_stmt 1 view .LVU1226
2891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3560              		.loc 1 2891 7 view .LVU1227
2891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3561              		.loc 1 2891 21 is_stmt 0 view .LVU1228
 3562 001c 0021     		movs	r1, #0
 3563              	.LVL237:
2891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3564              		.loc 1 2891 21 view .LVU1229
 3565 001e 0830     		adds	r0, r0, #8
 3566              	.LVL238:
2891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3567              		.loc 1 2891 21 view .LVU1230
 3568 0020 FFF7FEFF 		bl	SAL_XSPI_UpdateMemoryType
 3569              	.LVL239:
2891:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3570              		.loc 1 2891 10 discriminator 1 view .LVU1231
 3571 0024 18B1     		cbz	r0, .L270
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 138


2879:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3572              		.loc 1 2879 22 view .LVU1232
 3573 0026 0420     		movs	r0, #4
 3574 0028 F7E7     		b	.L268
 3575              	.LVL240:
 3576              	.L269:
2882:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3577              		.loc 1 2882 3 view .LVU1233
 3578 002a 0420     		movs	r0, #4
 3579              	.LVL241:
2882:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3580              		.loc 1 2882 3 view .LVU1234
 3581 002c F5E7     		b	.L268
 3582              	.LVL242:
 3583              	.L270:
2893:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3584              		.loc 1 2893 14 view .LVU1235
 3585 002e 0520     		movs	r0, #5
 3586 0030 F3E7     		b	.L268
 3587              	.L273:
 3588 0032 00BF     		.align	2
 3589              	.L272:
 3590 0034 46535044 		.word	1146114886
 3591              		.cfi_endproc
 3592              	.LFE874:
 3594              		.section	.text.SFDP_ReadHeader,"ax",%progbits
 3595              		.align	1
 3596              		.global	SFDP_ReadHeader
 3597              		.syntax unified
 3598              		.thumb
 3599              		.thumb_func
 3601              	SFDP_ReadHeader:
 3602              	.LVL243:
 3603              	.LFB862:
1176:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr;
 3604              		.loc 1 1176 1 is_stmt 1 view -0
 3605              		.cfi_startproc
 3606              		@ args = 0, pretend = 0, frame = 0
 3607              		@ frame_needed = 0, uses_anonymous_args = 0
1176:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr;
 3608              		.loc 1 1176 1 is_stmt 0 view .LVU1237
 3609 0000 70B5     		push	{r4, r5, r6, lr}
 3610              	.LCFI32:
 3611              		.cfi_def_cfa_offset 16
 3612              		.cfi_offset 4, -16
 3613              		.cfi_offset 5, -12
 3614              		.cfi_offset 6, -8
 3615              		.cfi_offset 14, -4
 3616 0002 0646     		mov	r6, r0
 3617 0004 0C46     		mov	r4, r1
1177:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   uint8_t retry_counter = 0;
 3618              		.loc 1 1177 3 is_stmt 1 view .LVU1238
1178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 3619              		.loc 1 1178 3 view .LVU1239
 3620              	.LVL244:
1178:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 3621              		.loc 1 1178 11 is_stmt 0 view .LVU1240
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 139


 3622 0006 0025     		movs	r5, #0
 3623 0008 04E0     		b	.L277
 3624              	.LVL245:
 3625              	.L282:
1205:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retry_counter++;
 3626              		.loc 1 1205 9 is_stmt 1 view .LVU1241
1206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 3627              		.loc 1 1206 9 view .LVU1242
1206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 3628              		.loc 1 1206 22 is_stmt 0 view .LVU1243
 3629 000a 0135     		adds	r5, r5, #1
 3630              	.LVL246:
1206:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 3631              		.loc 1 1206 22 view .LVU1244
 3632 000c EDB2     		uxtb	r5, r5
 3633              	.LVL247:
1207:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
 3634              		.loc 1 1207 9 is_stmt 1 view .LVU1245
1205:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retry_counter++;
 3635              		.loc 1 1205 14 is_stmt 0 view .LVU1246
 3636 000e 0423     		movs	r3, #4
 3637              	.LVL248:
 3638              	.L276:
1214:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3639              		.loc 1 1214 26 is_stmt 1 view .LVU1247
 3640 0010 012D     		cmp	r5, #1
 3641 0012 15D8     		bhi	.L275
 3642              	.LVL249:
 3643              	.L277:
1179:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3644              		.loc 1 1179 27 view .LVU1248
1181:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3645              		.loc 1 1181 3 view .LVU1249
1184:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3646              		.loc 1 1184 5 view .LVU1250
1184:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3647              		.loc 1 1184 28 is_stmt 0 view .LVU1251
 3648 0014 0021     		movs	r1, #0
 3649 0016 2160     		str	r1, [r4]
1187:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3650              		.loc 1 1187 5 is_stmt 1 view .LVU1252
1187:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3651              		.loc 1 1187 19 is_stmt 0 view .LVU1253
 3652 0018 0823     		movs	r3, #8
 3653 001a 2246     		mov	r2, r4
 3654 001c F018     		adds	r0, r6, r3
 3655 001e FFF7FEFF 		bl	SAL_XSPI_GetSFDP
 3656              	.LVL250:
1187:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3657              		.loc 1 1187 8 discriminator 1 view .LVU1254
 3658 0022 60B9     		cbnz	r0, .L278
1194:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3659              		.loc 1 1194 63 is_stmt 1 view .LVU1255
1196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3660              		.loc 1 1196 5 view .LVU1256
1196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3661              		.loc 1 1196 13 is_stmt 0 view .LVU1257
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 140


 3662 0024 2168     		ldr	r1, [r4]
 3663 0026 3046     		mov	r0, r6
 3664 0028 FFF7FEFF 		bl	CheckSFDP_Signature
 3665              	.LVL251:
1196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3666              		.loc 1 1196 5 discriminator 1 view .LVU1258
 3667 002c 0346     		mov	r3, r0
 3668 002e 20B1     		cbz	r0, .L279
 3669 0030 0528     		cmp	r0, #5
 3670 0032 EAD0     		beq	.L282
1211:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         break;
 3671              		.loc 1 1211 23 view .LVU1259
 3672 0034 0225     		movs	r5, #2
 3673              	.LVL252:
1210:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****         retry_counter = 2u;
 3674              		.loc 1 1210 14 view .LVU1260
 3675 0036 0423     		movs	r3, #4
 3676 0038 EAE7     		b	.L276
 3677              	.LVL253:
 3678              	.L279:
1196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3679              		.loc 1 1196 5 discriminator 1 view .LVU1261
 3680 003a 0225     		movs	r5, #2
 3681              	.LVL254:
1196:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3682              		.loc 1 1196 5 discriminator 1 view .LVU1262
 3683 003c E8E7     		b	.L276
 3684              	.LVL255:
 3685              	.L278:
1189:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       goto error;
 3686              		.loc 1 1189 12 view .LVU1263
 3687 003e 0323     		movs	r3, #3
 3688              	.L275:
 3689              	.LVL256:
1217:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 3690              		.loc 1 1217 3 is_stmt 1 view .LVU1264
1218:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3691              		.loc 1 1218 1 is_stmt 0 view .LVU1265
 3692 0040 1846     		mov	r0, r3
 3693 0042 70BD     		pop	{r4, r5, r6, pc}
1218:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3694              		.loc 1 1218 1 view .LVU1266
 3695              		.cfi_endproc
 3696              	.LFE862:
 3698              		.section	.text.SFDP_GetHeader,"ax",%progbits
 3699              		.align	1
 3700              		.global	SFDP_GetHeader
 3701              		.syntax unified
 3702              		.thumb
 3703              		.thumb_func
 3705              	SFDP_GetHeader:
 3706              	.LVL257:
 3707              	.LFB863:
1227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 3708              		.loc 1 1227 1 is_stmt 1 view -0
 3709              		.cfi_startproc
 3710              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 141


 3711              		@ frame_needed = 0, uses_anonymous_args = 0
1227:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 3712              		.loc 1 1227 1 is_stmt 0 view .LVU1268
 3713 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 3714              	.LCFI33:
 3715              		.cfi_def_cfa_offset 28
 3716              		.cfi_offset 4, -28
 3717              		.cfi_offset 5, -24
 3718              		.cfi_offset 6, -20
 3719              		.cfi_offset 7, -16
 3720              		.cfi_offset 8, -12
 3721              		.cfi_offset 9, -8
 3722              		.cfi_offset 14, -4
 3723 0004 85B0     		sub	sp, sp, #20
 3724              	.LCFI34:
 3725              		.cfi_def_cfa_offset 48
 3726 0006 0546     		mov	r5, r0
 3727 0008 8946     		mov	r9, r1
1228:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 3728              		.loc 1 1228 3 is_stmt 1 view .LVU1269
 3729              	.LVL258:
1229:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   const TableConfig_t table_config[] =
 3730              		.loc 1 1229 27 view .LVU1270
1230:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3731              		.loc 1 1230 3 view .LVU1271
1230:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3732              		.loc 1 1230 23 is_stmt 0 view .LVU1272
 3733 000a 1C4B     		ldr	r3, .L293
 3734 000c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 3735              	.LVL259:
1230:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3736              		.loc 1 1230 23 view .LVU1273
 3737 000e 04AC     		add	r4, sp, #16
 3738 0010 04E90F00 		stmdb	r4, {r0, r1, r2, r3}
1243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
 3739              		.loc 1 1243 3 is_stmt 1 view .LVU1274
 3740              	.LBB18:
1243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
 3741              		.loc 1 1243 8 view .LVU1275
 3742              	.LVL260:
1243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
 3743              		.loc 1 1243 16 is_stmt 0 view .LVU1276
 3744 0014 0026     		movs	r6, #0
 3745              	.LBE18:
1228:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   SFDP_DEBUG_STR(__func__);
 3746              		.loc 1 1228 22 view .LVU1277
 3747 0016 0427     		movs	r7, #4
 3748              	.LBB21:
1243:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
 3749              		.loc 1 1243 3 view .LVU1278
 3750 0018 14E0     		b	.L284
 3751              	.LVL261:
 3752              	.L286:
 3753              	.LBB19:
1268:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3754              		.loc 1 1268 7 is_stmt 1 view .LVU1279
1268:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 142


 3755              		.loc 1 1268 10 is_stmt 0 view .LVU1280
 3756 001a B8F1030F 		cmp	r8, #3
 3757 001e 0FD9     		bls	.L287
1259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3758              		.loc 1 1259 68 is_stmt 1 view .LVU1281
 3759 0020 0134     		adds	r4, r4, #1
 3760              	.LVL262:
1259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3761              		.loc 1 1259 68 is_stmt 0 view .LVU1282
 3762 0022 E4B2     		uxtb	r4, r4
 3763              	.LVL263:
 3764              	.L285:
1259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3765              		.loc 1 1259 22 is_stmt 1 discriminator 1 view .LVU1283
 3766 0024 012C     		cmp	r4, #1
 3767 0026 0BD8     		bhi	.L287
1259:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     {
 3768              		.loc 1 1259 22 is_stmt 0 discriminator 2 view .LVU1284
 3769 0028 042F     		cmp	r7, #4
 3770 002a 09D1     		bne	.L287
1261:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       /* Read the sfdp header */
 3771              		.loc 1 1261 7 is_stmt 1 view .LVU1285
 3772 002c 85F85840 		strb	r4, [r5, #88]
1263:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3773              		.loc 1 1263 7 view .LVU1286
1263:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3774              		.loc 1 1263 29 is_stmt 0 view .LVU1287
 3775 0030 4946     		mov	r1, r9
 3776 0032 2846     		mov	r0, r5
 3777 0034 FFF7FEFF 		bl	SFDP_ReadHeader
 3778              	.LVL264:
1263:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       {
 3779              		.loc 1 1263 10 discriminator 1 view .LVU1288
 3780 0038 0028     		cmp	r0, #0
 3781 003a EED1     		bne	.L286
1265:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3782              		.loc 1 1265 14 view .LVU1289
 3783 003c 0746     		mov	r7, r0
 3784              	.LVL265:
1265:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3785              		.loc 1 1265 14 view .LVU1290
 3786 003e ECE7     		b	.L286
 3787              	.LVL266:
 3788              	.L287:
1265:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****       }
 3789              		.loc 1 1265 14 view .LVU1291
 3790              	.LBE19:
1246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3791              		.loc 1 1246 15 is_stmt 1 view .LVU1292
 3792 0040 0136     		adds	r6, r6, #1
 3793              	.LVL267:
1246:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****   {
 3794              		.loc 1 1246 15 is_stmt 0 view .LVU1293
 3795 0042 F6B2     		uxtb	r6, r6
 3796              	.LVL268:
 3797              	.L284:
1244:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (retr == EXTMEM_SFDP_ERROR_SIGNATURE)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 143


 3798              		.loc 1 1244 65 is_stmt 1 view .LVU1294
 3799 0044 072E     		cmp	r6, #7
 3800 0046 14D8     		bhi	.L289
1244:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****        (retr == EXTMEM_SFDP_ERROR_SIGNATURE)
 3801              		.loc 1 1244 65 is_stmt 0 discriminator 1 view .LVU1295
 3802 0048 042F     		cmp	r7, #4
 3803 004a 12D1     		bne	.L289
1249:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3804              		.loc 1 1249 50 is_stmt 1 view .LVU1296
1252:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 3805              		.loc 1 1252 5 view .LVU1297
1252:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 3806              		.loc 1 1252 70 is_stmt 0 view .LVU1298
 3807 004c 04AB     		add	r3, sp, #16
 3808 004e 03EB4604 		add	r4, r3, r6, lsl #1
 3809 0052 14F8108C 		ldrb	r8, [r4, #-16]	@ zero_extendqisi2
1252:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****     (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 3810              		.loc 1 1252 49 view .LVU1299
 3811 0056 2A46     		mov	r2, r5
 3812 0058 02F8648F 		strb	r8, [r2, #100]!
1253:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                 &Object->sfdp_private.DriverInfo.SpiPhyLink);
 3813              		.loc 1 1253 5 is_stmt 1 view .LVU1300
1253:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****                                 &Object->sfdp_private.DriverInfo.SpiPhyLink);
 3814              		.loc 1 1253 11 is_stmt 0 view .LVU1301
 3815 005c 0021     		movs	r1, #0
 3816 005e 05F10800 		add	r0, r5, #8
 3817 0062 FFF7FEFF 		bl	SAL_XSPI_MemoryConfig
 3818              	.LVL269:
1255:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3819              		.loc 1 1255 5 is_stmt 1 view .LVU1302
 3820 0066 14F80F3C 		ldrb	r3, [r4, #-15]	@ zero_extendqisi2
 3821 006a 85F85930 		strb	r3, [r5, #89]
1258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 3822              		.loc 1 1258 5 view .LVU1303
 3823              	.LBB20:
1258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 3824              		.loc 1 1258 10 view .LVU1304
 3825              	.LVL270:
1258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 3826              		.loc 1 1258 18 is_stmt 0 view .LVU1305
 3827 006e 0024     		movs	r4, #0
1258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 3828              		.loc 1 1258 5 view .LVU1306
 3829 0070 D8E7     		b	.L285
 3830              	.LVL271:
 3831              	.L289:
1258:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c ****          (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 3832              		.loc 1 1258 5 view .LVU1307
 3833              	.LBE20:
 3834              	.LBE21:
1275:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** }
 3835              		.loc 1 1275 3 is_stmt 1 view .LVU1308
1276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3836              		.loc 1 1276 1 is_stmt 0 view .LVU1309
 3837 0072 3846     		mov	r0, r7
 3838 0074 05B0     		add	sp, sp, #20
 3839              	.LCFI35:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 144


 3840              		.cfi_def_cfa_offset 28
 3841              		@ sp needed
 3842 0076 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 3843              	.LVL272:
 3844              	.L294:
1276:../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.c **** 
 3845              		.loc 1 1276 1 view .LVU1310
 3846 007a 00BF     		.align	2
 3847              	.L293:
 3848 007c 1C000000 		.word	.LANCHOR0+28
 3849              		.cfi_endproc
 3850              	.LFE863:
 3852              		.section	.rodata.chip_erase_unit.0,"a"
 3853              		.align	2
 3856              	chip_erase_unit.0:
 3857 0000 10000000 		.word	16
 3858 0004 00010000 		.word	256
 3859 0008 A00F0000 		.word	4000
 3860 000c 00FA0000 		.word	64000
 3861              		.section	.rodata.block_erase_unit.1,"a"
 3862              		.align	2
 3865              	block_erase_unit.1:
 3866 0000 1000     		.short	16
 3867 0002 0001     		.short	256
 3868 0004 A00F     		.short	4000
 3869 0006 00FA     		.short	-1536
 3870              		.section	.bss.JEDEC_OctalDdr,"aw",%nobits
 3871              		.align	2
 3874              	JEDEC_OctalDdr:
 3875 0000 00000000 		.space	32
 3875      00000000 
 3875      00000000 
 3875      00000000 
 3875      00000000 
 3876              		.section	.bss.JEDEC_SCCR_Map,"aw",%nobits
 3877              		.align	2
 3880              	JEDEC_SCCR_Map:
 3881 0000 00000000 		.space	112
 3881      00000000 
 3881      00000000 
 3881      00000000 
 3881      00000000 
 3882              		.section	.bss.JEDEC_XSPI10,"aw",%nobits
 3883              		.align	2
 3886              	JEDEC_XSPI10:
 3887 0000 00000000 		.space	24
 3887      00000000 
 3887      00000000 
 3887      00000000 
 3887      00000000 
 3888              		.section	.bss.JEDEC_Address4Bytes,"aw",%nobits
 3889              		.align	2
 3892              	JEDEC_Address4Bytes:
 3893 0000 00000000 		.space	8
 3893      00000000 
 3894              		.section	.bss.JEDEC_Basic,"aw",%nobits
 3895              		.align	2
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 145


 3898              	JEDEC_Basic:
 3899 0000 00000000 		.space	96
 3899      00000000 
 3899      00000000 
 3899      00000000 
 3899      00000000 
 3900              		.section	.bss.sfdp_param_info,"aw",%nobits
 3901              		.align	2
 3904              	sfdp_param_info:
 3905 0000 00000000 		.space	120
 3905      00000000 
 3905      00000000 
 3905      00000000 
 3905      00000000 
 3906              		.section	.rodata
 3907              		.align	2
 3908              		.set	.LANCHOR0,. + 0
 3909              	.LC1:
 3910 0000 0000     		.short	0
 3911 0002 2100     		.short	33
 3912 0004 3200     		.short	50
 3913 0006 4200     		.short	66
 3914 0008 5000     		.short	80
 3915 000a 6400     		.short	100
 3916 000c 8500     		.short	133
 3917 000e A600     		.short	166
 3918 0010 C800     		.short	200
 3919 0012 FA00     		.short	250
 3920 0014 0A01     		.short	266
 3921 0016 4D01     		.short	333
 3922 0018 9001     		.short	400
 3923 001a 0000     		.space	2
 3924              	.LC0:
 3925 001c 00       		.byte	0
 3926 001d 08       		.byte	8
 3927 001e 04       		.byte	4
 3928 001f 02       		.byte	2
 3929 0020 04       		.byte	4
 3930 0021 08       		.byte	8
 3931 0022 04       		.byte	4
 3932 0023 06       		.byte	6
 3933 0024 09       		.byte	9
 3934 0025 08       		.byte	8
 3935 0026 09       		.byte	9
 3936 0027 14       		.byte	20
 3937 0028 09       		.byte	9
 3938 0029 0A       		.byte	10
 3939 002a 09       		.byte	9
 3940 002b 10       		.byte	16
 3941              		.text
 3942              	.Letext0:
 3943              		.file 3 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 3944              		.file 4 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 3945              		.file 5 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 3946              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3947              		.file 7 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_def.h"
 3948              		.file 8 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma.h"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 146


 3949              		.file 9 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_dma_ex.h"
 3950              		.file 10 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_xspi.h"
 3951              		.file 11 "../../Middlewares/ST/STM32_ExtMem_Manager/stm32_extmem.h"
 3952              		.file 12 "../../Middlewares/ST/STM32_ExtMem_Manager/sal/stm32_sal_xspi_type.h"
 3953              		.file 13 "../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_driver_type.h"
 3954              		.file 14 "../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_driver_api.h"
 3955              		.file 15 "../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/stm32_sfdp_data.h"
 3956              		.file 16 "../../Middlewares/ST/STM32_ExtMem_Manager/nor_sfdp/../sal/stm32_sal_xspi_api.h"
 3957              		.file 17 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 3958              		.file 18 "<built-in>"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 147


DEFINED SYMBOLS
                            *ABS*:00000000 stm32_sfdp_data.c
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:26     .text.driver_check_FlagBUSY:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:32     .text.driver_check_FlagBUSY:00000000 driver_check_FlagBUSY
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:114    .text.sfdp_getfrequencevalue:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:120    .text.sfdp_getfrequencevalue:00000000 sfdp_getfrequencevalue
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:182    .text.sfdp_getfrequencevalue:0000003c $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:188    .text.sfdp_get_paraminfo:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:194    .text.sfdp_get_paraminfo:00000000 sfdp_get_paraminfo
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:329    .text.sfdp_get_paraminfo:0000008c $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:345    .text.sfdp_get_paraminfo:000000cc $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:358    .text.sfdp_get_paraminfo:000000e0 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:372    .text.sfdp_get_paraminfo:00000118 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:517    .text.SFDP_CollectData:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:523    .text.SFDP_CollectData:00000000 SFDP_CollectData
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:741    .text.SFDP_CollectData:000000e8 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3904   .bss.sfdp_param_info:00000000 sfdp_param_info
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3892   .bss.JEDEC_Address4Bytes:00000000 JEDEC_Address4Bytes
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3898   .bss.JEDEC_Basic:00000000 JEDEC_Basic
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3886   .bss.JEDEC_XSPI10:00000000 JEDEC_XSPI10
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3880   .bss.JEDEC_SCCR_Map:00000000 JEDEC_SCCR_Map
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3874   .bss.JEDEC_OctalDdr:00000000 JEDEC_OctalDdr
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:753    .text.SFDP_MemoryReset:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:759    .text.SFDP_MemoryReset:00000000 SFDP_MemoryReset
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:994    .text.SFDP_MemoryReset:000000d8 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1001   .text.sfdp_enter_octal_mode:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1007   .text.sfdp_enter_octal_mode:00000000 sfdp_enter_octal_mode
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1331   .text.sfdp_enter_octal_mode:00000180 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1336   .text.sfdp_set_dummycycle:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1342   .text.sfdp_set_dummycycle:00000000 sfdp_set_dummycycle
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1585   .text.sfdp_set_dummycycle:0000012c $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1591   .text.JEDEC_Basic_ManageQuadEnableRequirement:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1597   .text.JEDEC_Basic_ManageQuadEnableRequirement:00000000 JEDEC_Basic_ManageQuadEnableRequirement
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1798   .text.JEDEC_Basic_ManageQuadEnableRequirement:000000f4 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1803   .text.JEDEC_Basic_Manage4S4S4SEnableSequence:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1809   .text.JEDEC_Basic_Manage4S4S4SEnableSequence:00000000 JEDEC_Basic_Manage4S4S4SEnableSequence
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1896   .text.JEDEC_Basic_Manage4S4S4SEnableSequence:00000048 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1901   .text.SFDP_BuildGenericDriver:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:1907   .text.SFDP_BuildGenericDriver:00000000 SFDP_BuildGenericDriver
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:2468   .text.SFDP_BuildGenericDriver:00000318 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3865   .rodata.block_erase_unit.1:00000000 block_erase_unit.1
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3856   .rodata.chip_erase_unit.0:00000000 chip_erase_unit.0
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:2475   .text.SFDP_BuildGenericDriver:00000328 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3012   .text.SFDP_BuildGenericDriver:00000614 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3021   .text.SFDP_BuildGenericDriver:00000628 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3511   .text.SFDP_BuildGenericDriver:0000087c $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3520   .text.CheckSFDP_Signature:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3526   .text.CheckSFDP_Signature:00000000 CheckSFDP_Signature
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3590   .text.CheckSFDP_Signature:00000034 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3595   .text.SFDP_ReadHeader:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3601   .text.SFDP_ReadHeader:00000000 SFDP_ReadHeader
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3699   .text.SFDP_GetHeader:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3705   .text.SFDP_GetHeader:00000000 SFDP_GetHeader
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3848   .text.SFDP_GetHeader:0000007c $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3853   .rodata.chip_erase_unit.0:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3862   .rodata.block_erase_unit.1:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3871   .bss.JEDEC_OctalDdr:00000000 $d
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s 			page 148


C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3877   .bss.JEDEC_SCCR_Map:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3883   .bss.JEDEC_XSPI10:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3889   .bss.JEDEC_Address4Bytes:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3895   .bss.JEDEC_Basic:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3901   .bss.sfdp_param_info:00000000 $d
C:\Users\SMART\AppData\Local\Temp\ccExAUtU.s:3907   .rodata:00000000 $d

UNDEFINED SYMBOLS
SAL_XSPI_CheckStatusRegister
SAL_XSPI_GetSFDP
memset
SAL_XSPI_CommandSendData
SAL_XSPI_Abort
SAL_XSPI_CommandSendReadAddress
SAL_XSPI_Write
SAL_XSPI_SendReadCommand
SAL_XSPI_MemoryConfig
SAL_XSPI_SetClock
SAL_XSPI_UpdateMemoryType
