JDF E
// Created by ISE ver 1.0
PROJECT cpld_debug
DESIGN cpld_debug Normal
DEVKIT XC95144XL TQ100
DEVFAM xc9500xl
FLOW XST VHDL
MODULE F:\PT-HD_eval\Xilinx\Hw-debug\CPLD\maincpld.vhd
MODSTYLE cpld_debug Normal

[STRATEGY-LIST]
Normal=True, 1074852773
