#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  3 12:45:13 2022
# Process ID: 3708
# Current directory: C:/SSTU Dosyalar/project_experiment_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9604 C:\SSTU Dosyalar\project_experiment_3\project_experiment_3.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_3/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.runs/impl_1/with_MUX.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.runs/impl_1/with_MUX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
close_hw
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top with_decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source experiment3_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source experiment3_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-synthesis -type timing
source experiment3_tb.tcl
launch_simulation -mode post-implementation -type timing
source experiment3_tb.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_2
current_sim simulation_2
file copy -force {C:/SSTU Dosyalar/project_experiment_3/project_experiment_3.runs/impl_1/with_decoder.bit} {C:/SSTU Dosyalar/project_experiment_3/with_encoder.bit}
get_cells
current_sim simulation_4
close_sim
current_sim simulation_3
close_sim
close_sim
