{
  "ARRAY_M": 128,
  "ARRAY_N": 128,
  "IBUF_DEPTH": 8192,
  "WBUF_DEPTH": 8192,
  "OBUF_DEPTH": 8192,
  "BBUF_DEPTH": 8192,
  "VMEM_DEPTH": 4095,
  "PARAM_BUF_CHANNEL_BW": 4096,
  "DRAM_DEPTH": 10000000,
  "USE_QUANTIZATION": false,
  "ALL_QUANT_OFF": true,
  "FUSION_CONSTRAINTS": false,
  "FUSE_LAYERS": false,
  "SW_PIPELINE_TEST": true,
  "SINGLE_PROGRAM_COMPILATION": false,
  "SA_TILE_CONSTR": true,
  "DATA_WIDTH": 8,
  "WGT_WIDTH": 8,
  "BIAS_WIDTH": 32,
  "ACC_WIDTH": 32,
  "TRAINING": false,
  "INSTR_WIDTH": 32,
  "BATCH_SIZE": 1,
  "IBUF_CHANNEL_BW": 4096,
  "OBUF_CHANNEL_BW": 4096,
  "INSTR_CHANNEL_BW": 4096,
  "SIMD_CHANNEL_BW": 4096,
  "SIMD_WIDTH": 128,
  "INSTR_DEPTH": 1024,
  "IMM_DEPTH": 64,
  "VMEM_BANKS": 128,
  "INSTR_BANKS": 1,
  "DRAM_WIDTH": 8,
  "DRAM_BANKS": 512,
  "ASIC_CONFIG": false,
  "ADDR_GEN_TEST": false,
  "GENERATE_INSTRUCTIONS": true,
  "SHARED_DATAGEN": false,
  "LOOP_OVERHEAD": false,
  "DATAGEN": false,
  "DEBUG_MMUL_COORDS": null,
  "SIMD_ONLY_FUSIONS": false,
  "SIMD_BASE_ADDR": {
    "LD_VMEM1": 0,
    "LD_VMEM2": 0,
    "ST_VMEM1": 0,
    "ST_VMEM2": 0
  },
  "MERGE_LDST_LOOPS": true,
  "SA_BASE_ADDR": {
    "INSTR": 0,
    "OBUF": 0,
    "BBUF": 0,
    "WBUF": 0,
    "IBUF": 0
  },
  "OBUF_TO_VMEM_TEST": false,
  "LD_ST_OVERHEAD": false,
  "TPU_TEST": false,
  "INSTR_MEM_ALIGN": 32768,
  "ADDR_ALIGNMENT": 32768,
  "IBUF_END": 4423680
}