int F_1 ( T_1 V_1 )\r\n{\r\nV_2 ;\r\nV_3 ;\r\nV_4 ;\r\nV_5 ;\r\nswitch ( V_6 ) {\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\nF_2 ( V_10 ) ;\r\nreturn F_3 ( F_4 () , L_1 , V_1 ) ;\r\ncase V_11 :\r\nreturn 0 ;\r\ncase V_12 :\r\ncase V_13 :\r\nbreak;\r\n}\r\nif ( V_14 > 31 ) {\r\nF_2 ( V_10 ) ;\r\nreturn F_3 ( F_4 () , L_1 , V_1 ) ;\r\n}\r\nif ( V_14 > V_15 ) {\r\nV_16 <<= V_14 - V_15 ;\r\n} else if ( V_14 < V_15 ) {\r\nT_2 V_17 ;\r\nint V_18 ;\r\nint V_19 ;\r\nint V_20 ;\r\nif ( V_14 < - 1 ) {\r\nV_17 = V_16 ;\r\nV_18 = 0 ;\r\nV_19 = V_17 != 0 ;\r\nV_16 = 0 ;\r\n} else {\r\nV_17 = V_16 << ( 64 - V_15 + V_14 ) ;\r\nV_18 = ( V_17 >> 63 ) != 0 ;\r\nV_19 = ( V_17 << 1 ) != 0 ;\r\nV_16 >>= V_15 - V_14 ;\r\n}\r\nV_20 = ( V_16 & 0x1 ) != 0x0 ;\r\nswitch ( V_21 . V_22 ) {\r\ncase V_23 :\r\nif ( V_18 && ( V_19 || V_20 ) )\r\nV_16 ++ ;\r\nbreak;\r\ncase V_24 :\r\nbreak;\r\ncase V_25 :\r\nif ( ( V_18 || V_19 ) && ! V_26 )\r\nV_16 ++ ;\r\nbreak;\r\ncase V_27 :\r\nif ( ( V_18 || V_19 ) && V_26 )\r\nV_16 ++ ;\r\nbreak;\r\n}\r\nif ( ( V_16 >> 31 ) != 0 && ( V_26 == 0 || V_16 != 0x80000000 ) ) {\r\nF_2 ( V_10 ) ;\r\nreturn F_3 ( F_4 () , L_1 , V_1 ) ;\r\n}\r\nif ( V_18 || V_19 )\r\nF_2 ( V_28 ) ;\r\n}\r\nif ( V_26 )\r\nreturn - V_16 ;\r\nelse\r\nreturn V_16 ;\r\n}\r\nunsigned int F_5 ( T_1 V_1 )\r\n{\r\nT_1 V_29 = F_6 () ;\r\nif ( F_7 ( V_1 , V_29 ) )\r\nreturn ( unsigned ) F_1 ( V_1 ) ;\r\nreturn ( unsigned ) F_1 ( F_8 ( V_1 , V_29 ) ) |\r\n( ( unsigned ) 1 << 31 ) ;\r\n}
