set all_list [list u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/p_rtcalm_d_reg_41_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/p_rtccr2ic_5to2_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/p_rtcoc1highdur_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/p_rtcoc1lowdur_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/r_pstatic_rtcsr3_12to9_d_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/r_rtcic0_d_reg_36_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/r_rtcic3_d_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/r_rtcic4_d_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_sync_p_rtccr_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_sync_p_rtcsr_lcdint_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_sync_r_meta_rtcoc2lowdur_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_sync_r_meta_rtcoc3lowdur_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_cal/clk_aon_regs/O_toscctrl0_hfosc_freq_trim_vdd_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_cal/clk_aon_regs/O_toscctrl0_hfosc_freq_trim_vdd_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_cal/pmg_aon_regs/O_ana_tst1_pmg_test_vbat_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_cal/pmg_aon_regs/O_ana_tst2_ana_dtst2_sel_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_idu/vic_edgeDetCircuit_sip_negedge_triggered_input_det_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_wic_wic_pend_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_dma_peri_req_ack_if_peri_dma_req_en_d_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_dma_peri_req_ack_if_peri_dma_req_en_d_reg_23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/chnl_sw_request_stored_reg_18_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/chnl_sw_request_stored_reg_23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/data_current_chnl_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/dma_active_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/haddr_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/n_count_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/channel_cfg_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/channel_cfg_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/channel_cfg_stored_reg_0__23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/channel_cfg_stored_reg_1__23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/dst_end_addr_reg_2__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/src_end_addr_reg_0__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_apb_regs/chnl_req_mask_status_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_apb_regs/chnl_req_mask_status_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/pti/pti_ctl/m_hwdata_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/pti/pti_ctl/m_hwdata_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_ahb/addrfifo_reg_0__14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_ahb/addrfifo_reg_0__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_ahb/ctrlfifo_reg_0__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_ahb/ctrlfifo_reg_1__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_sp/sp_hrdata_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_sp/sp_hrdata_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix/InputStages_0__PendTranReg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix/InputStages_0__RegMaster_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix/InputStages_1__RegAddr_reg_18_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix/InputStages_1__RegAddr_reg_19_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix_2M1S/InputStages_1__RegAddr_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix_2M1S/InputStages_1__RegAddr_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge/apbmst_PSEL_reg_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge/apbmst_PSEL_reg_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge/apbmst_PSEL_reg_reg_42_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge/apbmst_PSEL_reg_reg_53_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/apbmst_PSEL_reg_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/apbmst_PSEL_reg_reg_53_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/apbmst_PSEL_reg_reg_56_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/apbmst_PSEL_reg_reg_63_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/wdat_fifo_mem_reg_0__14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/wdat_fifo_mem_reg_0__2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_rtc_irq_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_set_p_clear_sync_32khz_updated_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_muxed_rtc_wdata_d_reg_20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_muxed_rtc_wdata_d_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtccr_d_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtccr_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtcoc2_d_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtcoc3_d_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtcoc4_d_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtcocmskot_d_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_wsyncintcr3oc_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_wsyncintoc3_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_meta_rtc_irq_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_rtccnt_toggle_p1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_sync2_reset_n_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_sync2_rtc_irq_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_mod60_rollover_p1_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/f_pstatic_rtcic0_d_reg_27_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/f_rtccnt_mod60_rollover_p1_p1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_fifo_mmr_d_reg_11__2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_fifo_mmr_d_reg_8__2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtcalm1_d_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtcalm1_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccnt1_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccnt1_d_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccr5ocs_11to0_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccr6ocs_11to0_d_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccr7ocs_14to0_d_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccr7ocs_14to0_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtcgpmux0_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtcoc2lowdur_d_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp0/sload_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp0/sload_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp1/count_reset_req_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp1/event_en_delay2_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp1/event_redge_pclk_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp1/timeout_pclk_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp1/timer_almost_done_pclk_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp2/sload_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp2/sload_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp2/value_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp2/value_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_rgb/match1_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_rgb/match1_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/O_CNV_TIME_DLY_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/O_CNV_TIME_DLY_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/O_TMP_SAMP_TIME_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/O_TMP_SAMP_TIME_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/TEMP1_R1p25_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/TEMP_R_VIRTUAL_reg_15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/u_adc_out/OVF_BAT_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/u_adc_out/STAT_DONE2_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/u_adc_aclk/u_adc_if_sel_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/ALT_1F_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/ALT_1F_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/ID3_1F_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/ID4_1F_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/MCTL_1F_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/RCNT_1F_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/RCNT_1F_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/SCTL_1F_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_extif_rx_reg_sck_r_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_extif_rx_shift_r_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/rfifo_reg1_r_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/rfifo_reg2_r_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/rfifo_reg3_r_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/rfifo_reg7_r_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/tfifo_reg4_r_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/twr_ptr_r_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rfifo_reg2_r_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rfifo_reg2_r_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rfifo_reg5_r_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rfifo_reg5_r_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rwr_ptr_r_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rwr_ptr_r_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_flow_ctrl/FLOW_CTRL_STALL_4r_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_flow_ctrl/RDY_sync_sync1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_flow_ctrl/burst_cntr_r_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_flow_ctrl/burst_done_r_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_RxEng_0/PTY_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_RxEng_0/baud_count_16_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_RxEng_0/baud_count_16_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_RxEng_0/baud_count_odd_h_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_5__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_6__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/uart_autobaud_0/count_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/uart_autobaud_0/count_reg_19_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_AddrDec_0/SCR_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_Fract_rx/count_limit_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_Fract_rx_timeout/count_limit_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_Fract_rx_timeout/fract_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_RxEng_0/baud_count_odd_h_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_RxEng_0/baud_count_odd_h_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_RxEng_0/baud_count_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_RxEng_0/baud_count_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_0__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_0__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_12__5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_13__5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/CM_SR_SCRATCH_reg_1__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/CM_SR_SCRATCH_reg_1__14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/CM_SR_SCRATCH_reg_1__4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/CM_SR_SCRATCH_reg_1__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_sram_err_addr2cm_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_sram_err_addr2cm_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_u_expiry_timer/load_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_u_expiry_timer/load_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_u_expiry_timer/load_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_u_expiry_timer/load_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/XT_SR_SCRATCH_reg_0__20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/XT_SR_SCRATCH_reg_0__23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/pmg_clk_regs/clk_pwgt_regs/O_clkcon3_spllmsel_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/pmg_clk_regs/clk_pwgt_regs/O_clkcon3_spllnsel_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/pmg_clk_regs/pmg_pwgt_regs_O_lp_tst_ref1_bg_test_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/pmg_clk_regs/pmg_pwgt_regs_O_lp_tst_ref1_bg_test_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/rand_num_gen/osc_sync_cntr_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/rand_num_gen/osc_sync_cntr_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cbc_con_u/cbc_con_data_out_reg_27_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cbc_con_u/cbc_con_data_out_reg_41_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cbc_con_u/cbc_con_data_out_reg_66_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_ccm_con_u/ccm_con_req_num_out_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_ccm_con_u/req_src_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cipher_u/payload_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cipher_u/payload_reg_29_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cipher_u/payload_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cipher_u/round_count_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cipher_u/word_count_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_hmac_con_u/sha_ipad_result_reg_1__25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_hmac_con_u/sha_ipad_result_reg_4__13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_hmac_con_u/sha_ipad_result_reg_5__16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_hmac_con_u/sha_ipad_result_reg_7__29_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_64_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_69_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_74_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_75_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_84_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_89_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_inbuf_u/inbuf_data_reg_50_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_inbuf_u/inbuf_data_reg_55_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_AESKEY2_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_AESKEY2_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_AESKEY5_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_PRKSTOR_KEY_INDEX_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_PRKSTOR_KEY_INDEX_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_0__28_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_0__8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_14__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_15__6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_2__12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_2__4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_4__18_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_4__26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_5__6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_8__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_prkstor_con_u/curr_state_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_prkstor_con_u/prkstor_cmd_rcvd_reg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_13__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_14__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_15__16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_2__20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_3__13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_3__23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_5__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_6__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_8__5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/d_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/d_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/e_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/e_reg_18_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/hash_out_reg_3__12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/hash_out_reg_4__14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/hash_out_reg_4__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/hash_out_reg_4__2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/u_aes_key_schedule_u_aes_key_schedule_function/key_schedule_reg_161_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/u_aes_key_schedule_u_aes_key_schedule_function/key_schedule_reg_181_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/u_aes_key_schedule_u_aes_key_schedule_function/key_schedule_reg_36_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/u_aes_key_schedule_u_aes_key_schedule_function/key_schedule_reg_59_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_apbif/spi_done_r_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_apbif/txdone_r_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_extif_rx_shift_r_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_extif_rx_shift_r_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_fifo/tfifo_reg4_r_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_fifo/tfifo_reg6_r_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_fifo/tfifo_reg6_r_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_fifo/tfifo_reg6_r_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_ctl_blk_spt_fs_gen/s_late_fs_cnt_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_ctl_blk_spt_fsm/s_first_tran_second_bit_mux_sel_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_ctl_blk_spt_sel_cntr/p_word_done_sync_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_ctl_blk_spt_sel_cntr/s_word_done_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_receive_blk/RXFIFO_OP_BUF_DATA_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_receive_blk/RXFIFO_OP_BUF_DATA_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/TXFIFO_INT_FIFO_reg_0__11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/TXFIFO_INT_FIFO_reg_1__11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/TXFIFO_INT_FIFO_reg_2__17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/TXFIFO_INT_FIFO_reg_2__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/p_pcktxreg_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/p_pcktxreg_d_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_ctl_blk_spt_clk_gen/SERIAL_CLK_DEL_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_ctl_blk_spt_sel_cntr/p_numtran_done_pre_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_ctl_blk_spt_sel_cntr/p_numtran_done_pre_last_transfer_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_receive_blk/RXFIFO_FIFO_LEN_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_receive_blk/RXFIFO_WR_PTR_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_receive_blk/p_pckrxreg_d_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/TXFIFO_INT_FIFO_reg_0__30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/TXFIFO_INT_FIFO_reg_1__25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/TXFIFO_INT_FIFO_reg_2__16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/TXFIFO_INT_FIFO_reg_2__30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/p_pcktxreg_d_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/p_pcktxreg_d_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/dcache_top_cache_dcode_cache_data_memcore_data_mem_reg_0__13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/dcache_top_cache_dcode_cache_data_memcore_data_mem_reg_4__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/dcache_top_cache_dcode_cache_data_memcore_data_mem_reg_5__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_LRU_reg_1_/__i4/dff_primitive \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_LRU_reg_24_/__i4/dff_primitive \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_38__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_39__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_3__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_3__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_40__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_43__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_52__0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_54__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_63__4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_63__6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG1_reg_57__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_VALID0_reg_20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_VALID0_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_VALID0_reg_31_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_VALID1_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_miss_block/buf_data_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_dft_mux_dft/diag_reg_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_dft_control/u_dft_driver_u_dft_drv_swif/sw_data_p_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_dft_control/u_dft_driver_u_dft_drv_swif/sw_data_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_dft_control/u_dft_driver_u_dft_drv_swif/sw_data_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_access_ctrl_flsh_timer/ld_timer_req_syncQ1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_access_ctrl_flsh_timer/ld_timer_req_syncQ2_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_apb_regs/cache_test_key_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_apb_regs/ecc_pg_adr_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_apb_regs/wr_prot_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_apb_regs/wr_prot_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_cmd_ctrl/addr_cnt_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_cmd_ctrl/addr_cnt_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_cmd_ctrl/signature_t_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_cmd_ctrl/signature_t_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_core_flsh_inst_wrap_rd_data_reg_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_core_flsh_inst_wrap_rd_data_reg_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_core_flsh_inst_wrap_rd_data_reg_reg_38_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_core_flsh_inst_wrap_rd_data_reg_reg_66_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_pkstor_top_u_pkstor_if/pks_rdata_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_pkstor_top_u_pkstor_if/pks_rdata_reg_44_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/OutputStages_3_u_sram_output_stage_ahb_xt_AHBRdaccess_reg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/OutputStages_3_u_sram_output_stage_ahb_xt_iHRESP_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/OutputStages_4_u_sram_output_stage_ahb_xt_SRAM_ByteEn_reg_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/u_sram_input_stage_ahb_S2_HWDATA_reg_reg_29_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/u_sram_input_stage_ahb_S2_HWDATA_reg_reg_31_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/u_sram_input_stage_ahb_S2_store_reg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_cache_ctl_cache_rd_req_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_instr_ctl/BusMatrix_MatrixDecoders_1_MatrixDecode_DefaultReady_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_instr_ctl/BusMatrix_MatrixDecoders_1_MatrixDecode_DefaultResp_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_instr_ctl/u_sram_ctl/update_buf_reg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_CTL_COMP/GO_ID_REG_reg_36_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_CTL_COMP/GO_ID_REG_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_DATA_GEN/EDATA_REG_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_DATA_GEN/EDATA_REG_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_POINTER_CNTRL/EXECUTE_EDATA_CMD_REG0_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_POINTER_CNTRL/EXECUTE_INH_LAST_ADDR_CNT_REG0_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_POINTER_CNTRL/INSTRUCTION0_REG_reg_41_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_POINTER_CNTRL/INSTRUCTION2_REG_reg_40_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_SIGNAL_GEN/JCNT_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_SIGNAL_GEN/JCNT_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/u_sram_bank_7/obs_ff_1_d_reg_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio0_in_del_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio0_pol_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio1_ie_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio1_ie_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio1_oe_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio1_pe_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio2_dout_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio2_ie_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dap_ahb_ap_u_cm4_dap_ahb_ap_slv/dap_tra_reg_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_alu_u_cm4_dpu_alu_ctl/div_cnt_ex_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_alu_u_cm4_dpu_alu_ctl/div_cnt_ex_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_alu_u_cm4_dpu_alu_ctl/div_cnt_ex_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_alu_u_cm4_dpu_alu_ctl/div_cnt_reg_ex_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_fetch_u_cm4_dpu_fetch_ahbintf/fe_buf_word_0_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_fetch_u_cm4_dpu_fetch_ahbintf/fe_buf_word_0_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_fetch_u_cm4_dpu_fetch_ahbintf/fe_buf_word_0_reg_31_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_lsu_u_cm4_dpu_lsu_ahbintf/data_reg_ex_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_rf_pc_fwd_ex_reg_20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_rf_pc_fwd_ex_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_rf_rd_a_data_ex_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_rf_rd_b_data_ex_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg10_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg11_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg12_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg12_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg1_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg1_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg4_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg4_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_status/it_reg_ex_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_status/it_skid_ex_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_dp/a_op_ex0_reg_27_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_dp/a_op_ex0_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_dp/u_cm4_fpu_div/a_mant1_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_dp/u_cm4_fpu_div/fsm1_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_10_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_10_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_13_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_14_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_14_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_14_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_21_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_29_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_2_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_30_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_31_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_31_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_31_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_3_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_6_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_7_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_cm4_dwt_packet_gen/data_packet_data_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_dwt_pc_cycle_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_dwt_pc_cycle_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_opt_dwt_comp1_reg_19_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_opt_dwt_comp1_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_opt_dwt_mask2_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_opt_dwt_mask2_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/fp_comp1_comp_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/fp_comp2_comp_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/fp_comp4_comp_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/fp_comp5_comp_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/fp_remap_remap_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/ppb_haddr_reg_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_itm_u_itm_emit/emit_state_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_itm_u_itm_emit/fifo_data_reg_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_itm_u_itm_if/atb_id_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_itm_u_itm_if/integration_write_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_mpu_u_cm4_mpu_full_u_cm4_mpu_regions_u_cm4_mpu_region_2/region_srd_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_mpu_u_cm4_mpu_full_u_cm4_mpu_regions_u_cm4_mpu_region_5/base_addr_reg_29_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_mpu_u_cm4_mpu_full_u_cm4_mpu_regions_u_cm4_mpu_region_5/base_addr_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_mpu_u_cm4_mpu_full_u_cm4_mpu_regions_u_cm4_mpu_region_5/region_srd_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_actv_state_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_actv_state_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_actv_state_reg_36_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_prev_int_pend_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_prev_int_pend_reg_19_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_prev_int_pend_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/irq_en_reg_reg_66_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/irq_en_reg_reg_70_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/irq_lvl_reg_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/mm_bf_far_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/mm_bf_far_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/vto_tbloff_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/vto_tbloff_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cm4_tpiu_u_cm4_tpiu_apb_if/baud_div_reset_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cm4_tpiu_u_cm4_tpiu_apb_if/claim_tag_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cm4_tpiu_u_cm4_tpiu_apb_if/claim_tag_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cm4_tpiu_u_cm4_tpiu_trace_out/baud_count_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapapbap_u_cxdapapbap_apb_if_pwdata_reg_23_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapapbap_u_cxdapapbap_apb_if_pwdata_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapapbap_u_cxdapapbap_dap_if/pdbg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapapbap_u_cxdapapbap_dap_if/ta_reg_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapswjdp_u_cxdapswjdp_swclktck_u_cxdapswjdp_sw_dp_protocol/ibuswdata_cdc_check_reg_15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapswjdp_u_cxdapswjdp_swclktck_u_cxdapswjdp_sw_dp_protocol/retry_reg_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio2_dout_reg_5_ ]

rm -rf divergent.rep divergent.list
foreach i $all_list {
    set pt [get_cells -regexp .*$i]
    puts "Analyzing [get_object_name $pt]"
    report_timing  -early -path_type full_clock -max_paths 1000000 -nworst 100000 -unique_pins  -to $pt > hold.rep
#    report_timing  -late  -path_type full_clock -max_paths 1000000 -nworst 100000 -unique_pins  -to $pt > setup.rep
    python /proj/muska/sashanna/svn_sashanna/hold_analysis/scripts/is_divergent.py hold.rep [get_object_name $pt] divergent.list 
}
