{
  "module_name": "msm8996.c",
  "hash_id": "5ce7872a4d6892632b560465eb36a7bae456ed127e6aa5dd9f7f6756b3420047",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/msm8996.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect-provider.h>\n#include <linux/io.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/interconnect/qcom,msm8996.h>\n\n#include \"icc-rpm.h\"\n#include \"msm8996.h\"\n\nstatic const char * const mm_intf_clocks[] = {\n\t\"iface\"\n};\n\nstatic const char * const a0noc_intf_clocks[] = {\n\t\"aggre0_snoc_axi\",\n\t\"aggre0_cnoc_ahb\",\n\t\"aggre0_noc_mpu_cfg\"\n};\n\nstatic const char * const a2noc_intf_clocks[] = {\n\t\"aggre2_ufs_axi\",\n\t\"ufs_axi\"\n};\n\nstatic const u16 mas_a0noc_common_links[] = {\n\tMSM8996_SLAVE_A0NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_pcie_0 = {\n\t.name = \"mas_pcie_0\",\n\t.id = MSM8996_MASTER_PCIE_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 65,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_a0noc_common_links),\n\t.links = mas_a0noc_common_links\n};\n\nstatic struct qcom_icc_node mas_pcie_1 = {\n\t.name = \"mas_pcie_1\",\n\t.id = MSM8996_MASTER_PCIE_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = 66,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_a0noc_common_links),\n\t.links = mas_a0noc_common_links\n};\n\nstatic struct qcom_icc_node mas_pcie_2 = {\n\t.name = \"mas_pcie_2\",\n\t.id = MSM8996_MASTER_PCIE_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = 119,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_a0noc_common_links),\n\t.links = mas_a0noc_common_links\n};\n\nstatic const u16 mas_a1noc_common_links[] = {\n\tMSM8996_SLAVE_A1NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_cnoc_a1noc = {\n\t.name = \"mas_cnoc_a1noc\",\n\t.id = MSM8996_MASTER_CNOC_A1NOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 116,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_a1noc_common_links),\n\t.links = mas_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_crypto_c0 = {\n\t.name = \"mas_crypto_c0\",\n\t.id = MSM8996_MASTER_CRYPTO_CORE0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 23,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_a1noc_common_links),\n\t.links = mas_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_pnoc_a1noc = {\n\t.name = \"mas_pnoc_a1noc\",\n\t.id = MSM8996_MASTER_PNOC_A1NOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 117,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = false,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_a1noc_common_links),\n\t.links = mas_a1noc_common_links\n};\n\nstatic const u16 mas_a2noc_common_links[] = {\n\tMSM8996_SLAVE_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node mas_usb3 = {\n\t.name = \"mas_usb3\",\n\t.id = MSM8996_MASTER_USB3,\n\t.buswidth = 8,\n\t.mas_rpm_id = 32,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 3,\n\t.num_links = ARRAY_SIZE(mas_a2noc_common_links),\n\t.links = mas_a2noc_common_links\n};\n\nstatic struct qcom_icc_node mas_ipa = {\n\t.name = \"mas_ipa\",\n\t.id = MSM8996_MASTER_IPA,\n\t.buswidth = 8,\n\t.mas_rpm_id = 59,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = -1,\n\t.num_links = ARRAY_SIZE(mas_a2noc_common_links),\n\t.links = mas_a2noc_common_links\n};\n\nstatic struct qcom_icc_node mas_ufs = {\n\t.name = \"mas_ufs\",\n\t.id = MSM8996_MASTER_UFS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 68,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_a2noc_common_links),\n\t.links = mas_a2noc_common_links\n};\n\nstatic const u16 mas_apps_proc_links[] = {\n\tMSM8996_SLAVE_BIMC_SNOC_1,\n\tMSM8996_SLAVE_EBI_CH0,\n\tMSM8996_SLAVE_BIMC_SNOC_0\n};\n\nstatic struct qcom_icc_node mas_apps_proc = {\n\t.name = \"mas_apps_proc\",\n\t.id = MSM8996_MASTER_AMPSS_M0,\n\t.buswidth = 8,\n\t.mas_rpm_id = 0,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_apps_proc_links),\n\t.links = mas_apps_proc_links\n};\n\nstatic const u16 mas_oxili_common_links[] = {\n\tMSM8996_SLAVE_BIMC_SNOC_1,\n\tMSM8996_SLAVE_HMSS_L3,\n\tMSM8996_SLAVE_EBI_CH0,\n\tMSM8996_SLAVE_BIMC_SNOC_0\n};\n\nstatic struct qcom_icc_node mas_oxili = {\n\t.name = \"mas_oxili\",\n\t.id = MSM8996_MASTER_GRAPHICS_3D,\n\t.buswidth = 8,\n\t.mas_rpm_id = 6,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_oxili_common_links),\n\t.links = mas_oxili_common_links\n};\n\nstatic struct qcom_icc_node mas_mnoc_bimc = {\n\t.name = \"mas_mnoc_bimc\",\n\t.id = MSM8996_MASTER_MNOC_BIMC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 2,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_oxili_common_links),\n\t.links = mas_oxili_common_links\n};\n\nstatic const u16 mas_snoc_bimc_links[] = {\n\tMSM8996_SLAVE_HMSS_L3,\n\tMSM8996_SLAVE_EBI_CH0\n};\n\nstatic struct qcom_icc_node mas_snoc_bimc = {\n\t.name = \"mas_snoc_bimc\",\n\t.id = MSM8996_MASTER_SNOC_BIMC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 3,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = false,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_bimc_links),\n\t.links = mas_snoc_bimc_links\n};\n\nstatic const u16 mas_snoc_cnoc_links[] = {\n\tMSM8996_SLAVE_CLK_CTL,\n\tMSM8996_SLAVE_RBCPR_CX,\n\tMSM8996_SLAVE_A2NOC_SMMU_CFG,\n\tMSM8996_SLAVE_A0NOC_MPU_CFG,\n\tMSM8996_SLAVE_MESSAGE_RAM,\n\tMSM8996_SLAVE_CNOC_MNOC_MMSS_CFG,\n\tMSM8996_SLAVE_PCIE_0_CFG,\n\tMSM8996_SLAVE_TLMM,\n\tMSM8996_SLAVE_MPM,\n\tMSM8996_SLAVE_A0NOC_SMMU_CFG,\n\tMSM8996_SLAVE_EBI1_PHY_CFG,\n\tMSM8996_SLAVE_BIMC_CFG,\n\tMSM8996_SLAVE_PIMEM_CFG,\n\tMSM8996_SLAVE_RBCPR_MX,\n\tMSM8996_SLAVE_PRNG,\n\tMSM8996_SLAVE_PCIE20_AHB2PHY,\n\tMSM8996_SLAVE_A2NOC_MPU_CFG,\n\tMSM8996_SLAVE_QDSS_CFG,\n\tMSM8996_SLAVE_A2NOC_CFG,\n\tMSM8996_SLAVE_A0NOC_CFG,\n\tMSM8996_SLAVE_UFS_CFG,\n\tMSM8996_SLAVE_CRYPTO_0_CFG,\n\tMSM8996_SLAVE_PCIE_1_CFG,\n\tMSM8996_SLAVE_SNOC_CFG,\n\tMSM8996_SLAVE_SNOC_MPU_CFG,\n\tMSM8996_SLAVE_A1NOC_MPU_CFG,\n\tMSM8996_SLAVE_A1NOC_SMMU_CFG,\n\tMSM8996_SLAVE_PCIE_2_CFG,\n\tMSM8996_SLAVE_CNOC_MNOC_CFG,\n\tMSM8996_SLAVE_QDSS_RBCPR_APU_CFG,\n\tMSM8996_SLAVE_PMIC_ARB,\n\tMSM8996_SLAVE_IMEM_CFG,\n\tMSM8996_SLAVE_A1NOC_CFG,\n\tMSM8996_SLAVE_SSC_CFG,\n\tMSM8996_SLAVE_TCSR,\n\tMSM8996_SLAVE_LPASS_SMMU_CFG,\n\tMSM8996_SLAVE_DCC_CFG\n};\n\nstatic struct qcom_icc_node mas_snoc_cnoc = {\n\t.name = \"mas_snoc_cnoc\",\n\t.id = MSM8996_MASTER_SNOC_CNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 52,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_cnoc_links),\n\t.links = mas_snoc_cnoc_links\n};\n\nstatic const u16 mas_qdss_dap_links[] = {\n\tMSM8996_SLAVE_QDSS_RBCPR_APU_CFG,\n\tMSM8996_SLAVE_RBCPR_CX,\n\tMSM8996_SLAVE_A2NOC_SMMU_CFG,\n\tMSM8996_SLAVE_A0NOC_MPU_CFG,\n\tMSM8996_SLAVE_MESSAGE_RAM,\n\tMSM8996_SLAVE_PCIE_0_CFG,\n\tMSM8996_SLAVE_TLMM,\n\tMSM8996_SLAVE_MPM,\n\tMSM8996_SLAVE_A0NOC_SMMU_CFG,\n\tMSM8996_SLAVE_EBI1_PHY_CFG,\n\tMSM8996_SLAVE_BIMC_CFG,\n\tMSM8996_SLAVE_PIMEM_CFG,\n\tMSM8996_SLAVE_RBCPR_MX,\n\tMSM8996_SLAVE_CLK_CTL,\n\tMSM8996_SLAVE_PRNG,\n\tMSM8996_SLAVE_PCIE20_AHB2PHY,\n\tMSM8996_SLAVE_A2NOC_MPU_CFG,\n\tMSM8996_SLAVE_QDSS_CFG,\n\tMSM8996_SLAVE_A2NOC_CFG,\n\tMSM8996_SLAVE_A0NOC_CFG,\n\tMSM8996_SLAVE_UFS_CFG,\n\tMSM8996_SLAVE_CRYPTO_0_CFG,\n\tMSM8996_SLAVE_CNOC_A1NOC,\n\tMSM8996_SLAVE_PCIE_1_CFG,\n\tMSM8996_SLAVE_SNOC_CFG,\n\tMSM8996_SLAVE_SNOC_MPU_CFG,\n\tMSM8996_SLAVE_A1NOC_MPU_CFG,\n\tMSM8996_SLAVE_A1NOC_SMMU_CFG,\n\tMSM8996_SLAVE_PCIE_2_CFG,\n\tMSM8996_SLAVE_CNOC_MNOC_CFG,\n\tMSM8996_SLAVE_CNOC_MNOC_MMSS_CFG,\n\tMSM8996_SLAVE_PMIC_ARB,\n\tMSM8996_SLAVE_IMEM_CFG,\n\tMSM8996_SLAVE_A1NOC_CFG,\n\tMSM8996_SLAVE_SSC_CFG,\n\tMSM8996_SLAVE_TCSR,\n\tMSM8996_SLAVE_LPASS_SMMU_CFG,\n\tMSM8996_SLAVE_DCC_CFG\n};\n\nstatic struct qcom_icc_node mas_qdss_dap = {\n\t.name = \"mas_qdss_dap\",\n\t.id = MSM8996_MASTER_QDSS_DAP,\n\t.buswidth = 8,\n\t.mas_rpm_id = 49,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_qdss_dap_links),\n\t.links = mas_qdss_dap_links\n};\n\nstatic const u16 mas_cnoc_mnoc_mmss_cfg_links[] = {\n\tMSM8996_SLAVE_MMAGIC_CFG,\n\tMSM8996_SLAVE_DSA_MPU_CFG,\n\tMSM8996_SLAVE_MMSS_CLK_CFG,\n\tMSM8996_SLAVE_CAMERA_THROTTLE_CFG,\n\tMSM8996_SLAVE_VENUS_CFG,\n\tMSM8996_SLAVE_SMMU_VFE_CFG,\n\tMSM8996_SLAVE_MISC_CFG,\n\tMSM8996_SLAVE_SMMU_CPP_CFG,\n\tMSM8996_SLAVE_GRAPHICS_3D_CFG,\n\tMSM8996_SLAVE_DISPLAY_THROTTLE_CFG,\n\tMSM8996_SLAVE_VENUS_THROTTLE_CFG,\n\tMSM8996_SLAVE_CAMERA_CFG,\n\tMSM8996_SLAVE_DISPLAY_CFG,\n\tMSM8996_SLAVE_CPR_CFG,\n\tMSM8996_SLAVE_SMMU_ROTATOR_CFG,\n\tMSM8996_SLAVE_DSA_CFG,\n\tMSM8996_SLAVE_SMMU_VENUS_CFG,\n\tMSM8996_SLAVE_VMEM_CFG,\n\tMSM8996_SLAVE_SMMU_JPEG_CFG,\n\tMSM8996_SLAVE_SMMU_MDP_CFG,\n\tMSM8996_SLAVE_MNOC_MPU_CFG\n};\n\nstatic struct qcom_icc_node mas_cnoc_mnoc_mmss_cfg = {\n\t.name = \"mas_cnoc_mnoc_mmss_cfg\",\n\t.id = MSM8996_MASTER_CNOC_MNOC_MMSS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = 4,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_cnoc_mnoc_mmss_cfg_links),\n\t.links = mas_cnoc_mnoc_mmss_cfg_links\n};\n\nstatic const u16 mas_cnoc_mnoc_cfg_links[] = {\n\tMSM8996_SLAVE_SERVICE_MNOC\n};\n\nstatic struct qcom_icc_node mas_cnoc_mnoc_cfg = {\n\t.name = \"mas_cnoc_mnoc_cfg\",\n\t.id = MSM8996_MASTER_CNOC_MNOC_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = 5,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_cnoc_mnoc_cfg_links),\n\t.links = mas_cnoc_mnoc_cfg_links\n};\n\nstatic const u16 mas_mnoc_bimc_common_links[] = {\n\tMSM8996_SLAVE_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_cpp = {\n\t.name = \"mas_cpp\",\n\t.id = MSM8996_MASTER_CPP,\n\t.buswidth = 32,\n\t.mas_rpm_id = 115,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 5,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic struct qcom_icc_node mas_jpeg = {\n\t.name = \"mas_jpeg\",\n\t.id = MSM8996_MASTER_JPEG,\n\t.buswidth = 32,\n\t.mas_rpm_id = 7,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 7,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic struct qcom_icc_node mas_mdp_p0 = {\n\t.name = \"mas_mdp_p0\",\n\t.id = MSM8996_MASTER_MDP_PORT0,\n\t.buswidth = 32,\n\t.mas_rpm_id = 8,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 1,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic struct qcom_icc_node mas_mdp_p1 = {\n\t.name = \"mas_mdp_p1\",\n\t.id = MSM8996_MASTER_MDP_PORT1,\n\t.buswidth = 32,\n\t.mas_rpm_id = 61,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic struct qcom_icc_node mas_rotator = {\n\t.name = \"mas_rotator\",\n\t.id = MSM8996_MASTER_ROTATOR,\n\t.buswidth = 32,\n\t.mas_rpm_id = 120,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 0,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic struct qcom_icc_node mas_venus = {\n\t.name = \"mas_venus\",\n\t.id = MSM8996_MASTER_VIDEO_P0,\n\t.buswidth = 32,\n\t.mas_rpm_id = 9,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 3,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic struct qcom_icc_node mas_vfe = {\n\t.name = \"mas_vfe\",\n\t.id = MSM8996_MASTER_VFE,\n\t.buswidth = 32,\n\t.mas_rpm_id = 11,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_BYPASS,\n\t.qos.areq_prio = 0,\n\t.qos.prio_level = 0,\n\t.qos.qos_port = 6,\n\t.num_links = ARRAY_SIZE(mas_mnoc_bimc_common_links),\n\t.links = mas_mnoc_bimc_common_links\n};\n\nstatic const u16 mas_vmem_common_links[] = {\n\tMSM8996_SLAVE_VMEM\n};\n\nstatic struct qcom_icc_node mas_snoc_vmem = {\n\t.name = \"mas_snoc_vmem\",\n\t.id = MSM8996_MASTER_SNOC_VMEM,\n\t.buswidth = 32,\n\t.mas_rpm_id = 114,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_vmem_common_links),\n\t.links = mas_vmem_common_links\n};\n\nstatic struct qcom_icc_node mas_venus_vmem = {\n\t.name = \"mas_venus_vmem\",\n\t.id = MSM8996_MASTER_VIDEO_P0_OCMEM,\n\t.buswidth = 32,\n\t.mas_rpm_id = 121,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_vmem_common_links),\n\t.links = mas_vmem_common_links\n};\n\nstatic const u16 mas_snoc_pnoc_links[] = {\n\tMSM8996_SLAVE_BLSP_1,\n\tMSM8996_SLAVE_BLSP_2,\n\tMSM8996_SLAVE_SDCC_1,\n\tMSM8996_SLAVE_SDCC_2,\n\tMSM8996_SLAVE_SDCC_4,\n\tMSM8996_SLAVE_TSIF,\n\tMSM8996_SLAVE_PDM,\n\tMSM8996_SLAVE_AHB2PHY\n};\n\nstatic struct qcom_icc_node mas_snoc_pnoc = {\n\t.name = \"mas_snoc_pnoc\",\n\t.id = MSM8996_MASTER_SNOC_PNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = 44,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_snoc_pnoc_links),\n\t.links = mas_snoc_pnoc_links\n};\n\nstatic const u16 mas_pnoc_a1noc_common_links[] = {\n\tMSM8996_SLAVE_PNOC_A1NOC\n};\n\nstatic struct qcom_icc_node mas_sdcc_1 = {\n\t.name = \"mas_sdcc_1\",\n\t.id = MSM8996_MASTER_SDCC_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = 33,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_sdcc_2 = {\n\t.name = \"mas_sdcc_2\",\n\t.id = MSM8996_MASTER_SDCC_2,\n\t.buswidth = 8,\n\t.mas_rpm_id = 35,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_sdcc_4 = {\n\t.name = \"mas_sdcc_4\",\n\t.id = MSM8996_MASTER_SDCC_4,\n\t.buswidth = 8,\n\t.mas_rpm_id = 36,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_usb_hs = {\n\t.name = \"mas_usb_hs\",\n\t.id = MSM8996_MASTER_USB_HS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 42,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_blsp_1 = {\n\t.name = \"mas_blsp_1\",\n\t.id = MSM8996_MASTER_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = 41,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_blsp_2 = {\n\t.name = \"mas_blsp_2\",\n\t.id = MSM8996_MASTER_BLSP_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = 39,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic struct qcom_icc_node mas_tsif = {\n\t.name = \"mas_tsif\",\n\t.id = MSM8996_MASTER_TSIF,\n\t.buswidth = 4,\n\t.mas_rpm_id = 37,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_pnoc_a1noc_common_links),\n\t.links = mas_pnoc_a1noc_common_links\n};\n\nstatic const u16 mas_hmss_links[] = {\n\tMSM8996_SLAVE_PIMEM,\n\tMSM8996_SLAVE_OCIMEM,\n\tMSM8996_SLAVE_SNOC_BIMC\n};\n\nstatic struct qcom_icc_node mas_hmss = {\n\t.name = \"mas_hmss\",\n\t.id = MSM8996_MASTER_HMSS,\n\t.buswidth = 8,\n\t.mas_rpm_id = 118,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 4,\n\t.num_links = ARRAY_SIZE(mas_hmss_links),\n\t.links = mas_hmss_links\n};\n\nstatic const u16 mas_qdss_common_links[] = {\n\tMSM8996_SLAVE_PIMEM,\n\tMSM8996_SLAVE_USB3,\n\tMSM8996_SLAVE_OCIMEM,\n\tMSM8996_SLAVE_SNOC_BIMC,\n\tMSM8996_SLAVE_SNOC_PNOC\n};\n\nstatic struct qcom_icc_node mas_qdss_bam = {\n\t.name = \"mas_qdss_bam\",\n\t.id = MSM8996_MASTER_QDSS_BAM,\n\t.buswidth = 16,\n\t.mas_rpm_id = 19,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 2,\n\t.num_links = ARRAY_SIZE(mas_qdss_common_links),\n\t.links = mas_qdss_common_links\n};\n\nstatic const u16 mas_snoc_cfg_links[] = {\n\tMSM8996_SLAVE_SERVICE_SNOC\n};\n\nstatic struct qcom_icc_node mas_snoc_cfg = {\n\t.name = \"mas_snoc_cfg\",\n\t.id = MSM8996_MASTER_SNOC_CFG,\n\t.buswidth = 16,\n\t.mas_rpm_id = 20,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_snoc_cfg_links),\n\t.links = mas_snoc_cfg_links\n};\n\nstatic const u16 mas_bimc_snoc_0_links[] = {\n\tMSM8996_SLAVE_SNOC_VMEM,\n\tMSM8996_SLAVE_USB3,\n\tMSM8996_SLAVE_PIMEM,\n\tMSM8996_SLAVE_LPASS,\n\tMSM8996_SLAVE_APPSS,\n\tMSM8996_SLAVE_SNOC_CNOC,\n\tMSM8996_SLAVE_SNOC_PNOC,\n\tMSM8996_SLAVE_OCIMEM,\n\tMSM8996_SLAVE_QDSS_STM\n};\n\nstatic struct qcom_icc_node mas_bimc_snoc_0 = {\n\t.name = \"mas_bimc_snoc_0\",\n\t.id = MSM8996_MASTER_BIMC_SNOC_0,\n\t.buswidth = 16,\n\t.mas_rpm_id = 21,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_bimc_snoc_0_links),\n\t.links = mas_bimc_snoc_0_links\n};\n\nstatic const u16 mas_bimc_snoc_1_links[] = {\n\tMSM8996_SLAVE_PCIE_2,\n\tMSM8996_SLAVE_PCIE_1,\n\tMSM8996_SLAVE_PCIE_0\n};\n\nstatic struct qcom_icc_node mas_bimc_snoc_1 = {\n\t.name = \"mas_bimc_snoc_1\",\n\t.id = MSM8996_MASTER_BIMC_SNOC_1,\n\t.buswidth = 16,\n\t.mas_rpm_id = 109,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_bimc_snoc_1_links),\n\t.links = mas_bimc_snoc_1_links\n};\n\nstatic const u16 mas_a0noc_snoc_links[] = {\n\tMSM8996_SLAVE_SNOC_PNOC,\n\tMSM8996_SLAVE_OCIMEM,\n\tMSM8996_SLAVE_APPSS,\n\tMSM8996_SLAVE_SNOC_BIMC,\n\tMSM8996_SLAVE_PIMEM\n};\n\nstatic struct qcom_icc_node mas_a0noc_snoc = {\n\t.name = \"mas_a0noc_snoc\",\n\t.id = MSM8996_MASTER_A0NOC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = 110,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(mas_a0noc_snoc_links),\n\t.links = mas_a0noc_snoc_links\n};\n\nstatic const u16 mas_a1noc_snoc_links[] = {\n\tMSM8996_SLAVE_SNOC_VMEM,\n\tMSM8996_SLAVE_USB3,\n\tMSM8996_SLAVE_PCIE_0,\n\tMSM8996_SLAVE_PIMEM,\n\tMSM8996_SLAVE_PCIE_2,\n\tMSM8996_SLAVE_LPASS,\n\tMSM8996_SLAVE_PCIE_1,\n\tMSM8996_SLAVE_APPSS,\n\tMSM8996_SLAVE_SNOC_BIMC,\n\tMSM8996_SLAVE_SNOC_CNOC,\n\tMSM8996_SLAVE_SNOC_PNOC,\n\tMSM8996_SLAVE_OCIMEM,\n\tMSM8996_SLAVE_QDSS_STM\n};\n\nstatic struct qcom_icc_node mas_a1noc_snoc = {\n\t.name = \"mas_a1noc_snoc\",\n\t.id = MSM8996_MASTER_A1NOC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = 111,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_a1noc_snoc_links),\n\t.links = mas_a1noc_snoc_links\n};\n\nstatic const u16 mas_a2noc_snoc_links[] = {\n\tMSM8996_SLAVE_SNOC_VMEM,\n\tMSM8996_SLAVE_USB3,\n\tMSM8996_SLAVE_PCIE_1,\n\tMSM8996_SLAVE_PIMEM,\n\tMSM8996_SLAVE_PCIE_2,\n\tMSM8996_SLAVE_QDSS_STM,\n\tMSM8996_SLAVE_LPASS,\n\tMSM8996_SLAVE_SNOC_BIMC,\n\tMSM8996_SLAVE_SNOC_CNOC,\n\tMSM8996_SLAVE_SNOC_PNOC,\n\tMSM8996_SLAVE_OCIMEM,\n\tMSM8996_SLAVE_PCIE_0\n};\n\nstatic struct qcom_icc_node mas_a2noc_snoc = {\n\t.name = \"mas_a2noc_snoc\",\n\t.id = MSM8996_MASTER_A2NOC_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = 112,\n\t.slv_rpm_id = -1,\n\t.num_links = ARRAY_SIZE(mas_a2noc_snoc_links),\n\t.links = mas_a2noc_snoc_links\n};\n\nstatic struct qcom_icc_node mas_qdss_etr = {\n\t.name = \"mas_qdss_etr\",\n\t.id = MSM8996_MASTER_QDSS_ETR,\n\t.buswidth = 16,\n\t.mas_rpm_id = 31,\n\t.slv_rpm_id = -1,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_FIXED,\n\t.qos.areq_prio = 1,\n\t.qos.prio_level = 1,\n\t.qos.qos_port = 3,\n\t.num_links = ARRAY_SIZE(mas_qdss_common_links),\n\t.links = mas_qdss_common_links\n};\n\nstatic const u16 slv_a0noc_snoc_links[] = {\n\tMSM8996_MASTER_A0NOC_SNOC\n};\n\nstatic struct qcom_icc_node slv_a0noc_snoc = {\n\t.name = \"slv_a0noc_snoc\",\n\t.id = MSM8996_SLAVE_A0NOC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 141,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_a0noc_snoc_links),\n\t.links = slv_a0noc_snoc_links\n};\n\nstatic const u16 slv_a1noc_snoc_links[] = {\n\tMSM8996_MASTER_A1NOC_SNOC\n};\n\nstatic struct qcom_icc_node slv_a1noc_snoc = {\n\t.name = \"slv_a1noc_snoc\",\n\t.id = MSM8996_SLAVE_A1NOC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 142,\n\t.num_links = ARRAY_SIZE(slv_a1noc_snoc_links),\n\t.links = slv_a1noc_snoc_links\n};\n\nstatic const u16 slv_a2noc_snoc_links[] = {\n\tMSM8996_MASTER_A2NOC_SNOC\n};\n\nstatic struct qcom_icc_node slv_a2noc_snoc = {\n\t.name = \"slv_a2noc_snoc\",\n\t.id = MSM8996_SLAVE_A2NOC_SNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 143,\n\t.num_links = ARRAY_SIZE(slv_a2noc_snoc_links),\n\t.links = slv_a2noc_snoc_links\n};\n\nstatic struct qcom_icc_node slv_ebi = {\n\t.name = \"slv_ebi\",\n\t.id = MSM8996_SLAVE_EBI_CH0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 0\n};\n\nstatic struct qcom_icc_node slv_hmss_l3 = {\n\t.name = \"slv_hmss_l3\",\n\t.id = MSM8996_SLAVE_HMSS_L3,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 160\n};\n\nstatic const u16 slv_bimc_snoc_0_links[] = {\n\tMSM8996_MASTER_BIMC_SNOC_0\n};\n\nstatic struct qcom_icc_node slv_bimc_snoc_0 = {\n\t.name = \"slv_bimc_snoc_0\",\n\t.id = MSM8996_SLAVE_BIMC_SNOC_0,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 2,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_bimc_snoc_0_links),\n\t.links = slv_bimc_snoc_0_links\n};\n\nstatic const u16 slv_bimc_snoc_1_links[] = {\n\tMSM8996_MASTER_BIMC_SNOC_1\n};\n\nstatic struct qcom_icc_node slv_bimc_snoc_1 = {\n\t.name = \"slv_bimc_snoc_1\",\n\t.id = MSM8996_SLAVE_BIMC_SNOC_1,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 138,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_bimc_snoc_1_links),\n\t.links = slv_bimc_snoc_1_links\n};\n\nstatic const u16 slv_cnoc_a1noc_links[] = {\n\tMSM8996_MASTER_CNOC_A1NOC\n};\n\nstatic struct qcom_icc_node slv_cnoc_a1noc = {\n\t.name = \"slv_cnoc_a1noc\",\n\t.id = MSM8996_SLAVE_CNOC_A1NOC,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 75,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_cnoc_a1noc_links),\n\t.links = slv_cnoc_a1noc_links\n};\n\nstatic struct qcom_icc_node slv_clk_ctl = {\n\t.name = \"slv_clk_ctl\",\n\t.id = MSM8996_SLAVE_CLK_CTL,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 47\n};\n\nstatic struct qcom_icc_node slv_tcsr = {\n\t.name = \"slv_tcsr\",\n\t.id = MSM8996_SLAVE_TCSR,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 50\n};\n\nstatic struct qcom_icc_node slv_tlmm = {\n\t.name = \"slv_tlmm\",\n\t.id = MSM8996_SLAVE_TLMM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 51\n};\n\nstatic struct qcom_icc_node slv_crypto0_cfg = {\n\t.name = \"slv_crypto0_cfg\",\n\t.id = MSM8996_SLAVE_CRYPTO_0_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 52,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_mpm = {\n\t.name = \"slv_mpm\",\n\t.id = MSM8996_SLAVE_MPM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 62,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pimem_cfg = {\n\t.name = \"slv_pimem_cfg\",\n\t.id = MSM8996_SLAVE_PIMEM_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 167,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_imem_cfg = {\n\t.name = \"slv_imem_cfg\",\n\t.id = MSM8996_SLAVE_IMEM_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 54,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_message_ram = {\n\t.name = \"slv_message_ram\",\n\t.id = MSM8996_SLAVE_MESSAGE_RAM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 55\n};\n\nstatic struct qcom_icc_node slv_bimc_cfg = {\n\t.name = \"slv_bimc_cfg\",\n\t.id = MSM8996_SLAVE_BIMC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 56,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pmic_arb = {\n\t.name = \"slv_pmic_arb\",\n\t.id = MSM8996_SLAVE_PMIC_ARB,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 59\n};\n\nstatic struct qcom_icc_node slv_prng = {\n\t.name = \"slv_prng\",\n\t.id = MSM8996_SLAVE_PRNG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 127,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_dcc_cfg = {\n\t.name = \"slv_dcc_cfg\",\n\t.id = MSM8996_SLAVE_DCC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 155,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_rbcpr_mx = {\n\t.name = \"slv_rbcpr_mx\",\n\t.id = MSM8996_SLAVE_RBCPR_MX,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 170,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_qdss_cfg = {\n\t.name = \"slv_qdss_cfg\",\n\t.id = MSM8996_SLAVE_QDSS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 63,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_rbcpr_cx = {\n\t.name = \"slv_rbcpr_cx\",\n\t.id = MSM8996_SLAVE_RBCPR_CX,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 169,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_cpu_apu_cfg = {\n\t.name = \"slv_cpu_apu_cfg\",\n\t.id = MSM8996_SLAVE_QDSS_RBCPR_APU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 168,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic const u16 slv_cnoc_mnoc_cfg_links[] = {\n\tMSM8996_MASTER_CNOC_MNOC_CFG\n};\n\nstatic struct qcom_icc_node slv_cnoc_mnoc_cfg = {\n\t.name = \"slv_cnoc_mnoc_cfg\",\n\t.id = MSM8996_SLAVE_CNOC_MNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 66,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_cnoc_mnoc_cfg_links),\n\t.links = slv_cnoc_mnoc_cfg_links\n};\n\nstatic struct qcom_icc_node slv_snoc_cfg = {\n\t.name = \"slv_snoc_cfg\",\n\t.id = MSM8996_SLAVE_SNOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 70,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_snoc_mpu_cfg = {\n\t.name = \"slv_snoc_mpu_cfg\",\n\t.id = MSM8996_SLAVE_SNOC_MPU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 67,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_ebi1_phy_cfg = {\n\t.name = \"slv_ebi1_phy_cfg\",\n\t.id = MSM8996_SLAVE_EBI1_PHY_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 73,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a0noc_cfg = {\n\t.name = \"slv_a0noc_cfg\",\n\t.id = MSM8996_SLAVE_A0NOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 144,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pcie_1_cfg = {\n\t.name = \"slv_pcie_1_cfg\",\n\t.id = MSM8996_SLAVE_PCIE_1_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 89,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pcie_2_cfg = {\n\t.name = \"slv_pcie_2_cfg\",\n\t.id = MSM8996_SLAVE_PCIE_2_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 165,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pcie_0_cfg = {\n\t.name = \"slv_pcie_0_cfg\",\n\t.id = MSM8996_SLAVE_PCIE_0_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 88,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pcie20_ahb2phy = {\n\t.name = \"slv_pcie20_ahb2phy\",\n\t.id = MSM8996_SLAVE_PCIE20_AHB2PHY,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 163,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a0noc_mpu_cfg = {\n\t.name = \"slv_a0noc_mpu_cfg\",\n\t.id = MSM8996_SLAVE_A0NOC_MPU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 145,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_ufs_cfg = {\n\t.name = \"slv_ufs_cfg\",\n\t.id = MSM8996_SLAVE_UFS_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 92,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a1noc_cfg = {\n\t.name = \"slv_a1noc_cfg\",\n\t.id = MSM8996_SLAVE_A1NOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 147,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a1noc_mpu_cfg = {\n\t.name = \"slv_a1noc_mpu_cfg\",\n\t.id = MSM8996_SLAVE_A1NOC_MPU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 148,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a2noc_cfg = {\n\t.name = \"slv_a2noc_cfg\",\n\t.id = MSM8996_SLAVE_A2NOC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 150,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a2noc_mpu_cfg = {\n\t.name = \"slv_a2noc_mpu_cfg\",\n\t.id = MSM8996_SLAVE_A2NOC_MPU_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 151,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_ssc_cfg = {\n\t.name = \"slv_ssc_cfg\",\n\t.id = MSM8996_SLAVE_SSC_CFG,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 177,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a0noc_smmu_cfg = {\n\t.name = \"slv_a0noc_smmu_cfg\",\n\t.id = MSM8996_SLAVE_A0NOC_SMMU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 146,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a1noc_smmu_cfg = {\n\t.name = \"slv_a1noc_smmu_cfg\",\n\t.id = MSM8996_SLAVE_A1NOC_SMMU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 149,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_a2noc_smmu_cfg = {\n\t.name = \"slv_a2noc_smmu_cfg\",\n\t.id = MSM8996_SLAVE_A2NOC_SMMU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 152,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_lpass_smmu_cfg = {\n\t.name = \"slv_lpass_smmu_cfg\",\n\t.id = MSM8996_SLAVE_LPASS_SMMU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 161,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic const u16 slv_cnoc_mnoc_mmss_cfg_links[] = {\n\tMSM8996_MASTER_CNOC_MNOC_MMSS_CFG\n};\n\nstatic struct qcom_icc_node slv_cnoc_mnoc_mmss_cfg = {\n\t.name = \"slv_cnoc_mnoc_mmss_cfg\",\n\t.id = MSM8996_SLAVE_CNOC_MNOC_MMSS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 58,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_cnoc_mnoc_mmss_cfg_links),\n\t.links = slv_cnoc_mnoc_mmss_cfg_links\n};\n\nstatic struct qcom_icc_node slv_mmagic_cfg = {\n\t.name = \"slv_mmagic_cfg\",\n\t.id = MSM8996_SLAVE_MMAGIC_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 162,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_cpr_cfg = {\n\t.name = \"slv_cpr_cfg\",\n\t.id = MSM8996_SLAVE_CPR_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 6,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_misc_cfg = {\n\t.name = \"slv_misc_cfg\",\n\t.id = MSM8996_SLAVE_MISC_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 8,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_venus_throttle_cfg = {\n\t.name = \"slv_venus_throttle_cfg\",\n\t.id = MSM8996_SLAVE_VENUS_THROTTLE_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 178,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_venus_cfg = {\n\t.name = \"slv_venus_cfg\",\n\t.id = MSM8996_SLAVE_VENUS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 10,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_vmem_cfg = {\n\t.name = \"slv_vmem_cfg\",\n\t.id = MSM8996_SLAVE_VMEM_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 180,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_dsa_cfg = {\n\t.name = \"slv_dsa_cfg\",\n\t.id = MSM8996_SLAVE_DSA_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 157,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_mnoc_clocks_cfg = {\n\t.name = \"slv_mnoc_clocks_cfg\",\n\t.id = MSM8996_SLAVE_MMSS_CLK_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 12,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_dsa_mpu_cfg = {\n\t.name = \"slv_dsa_mpu_cfg\",\n\t.id = MSM8996_SLAVE_DSA_MPU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 158,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_mnoc_mpu_cfg = {\n\t.name = \"slv_mnoc_mpu_cfg\",\n\t.id = MSM8996_SLAVE_MNOC_MPU_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 14,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_display_cfg = {\n\t.name = \"slv_display_cfg\",\n\t.id = MSM8996_SLAVE_DISPLAY_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 4,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_display_throttle_cfg = {\n\t.name = \"slv_display_throttle_cfg\",\n\t.id = MSM8996_SLAVE_DISPLAY_THROTTLE_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 156,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_camera_cfg = {\n\t.name = \"slv_camera_cfg\",\n\t.id = MSM8996_SLAVE_CAMERA_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 3,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_camera_throttle_cfg = {\n\t.name = \"slv_camera_throttle_cfg\",\n\t.id = MSM8996_SLAVE_CAMERA_THROTTLE_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 154,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_oxili_cfg = {\n\t.name = \"slv_oxili_cfg\",\n\t.id = MSM8996_SLAVE_GRAPHICS_3D_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 11,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_smmu_mdp_cfg = {\n\t.name = \"slv_smmu_mdp_cfg\",\n\t.id = MSM8996_SLAVE_SMMU_MDP_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 173,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_smmu_rot_cfg = {\n\t.name = \"slv_smmu_rot_cfg\",\n\t.id = MSM8996_SLAVE_SMMU_ROTATOR_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 174,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_smmu_venus_cfg = {\n\t.name = \"slv_smmu_venus_cfg\",\n\t.id = MSM8996_SLAVE_SMMU_VENUS_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 175,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_smmu_cpp_cfg = {\n\t.name = \"slv_smmu_cpp_cfg\",\n\t.id = MSM8996_SLAVE_SMMU_CPP_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 171,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_smmu_jpeg_cfg = {\n\t.name = \"slv_smmu_jpeg_cfg\",\n\t.id = MSM8996_SLAVE_SMMU_JPEG_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 172,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_smmu_vfe_cfg = {\n\t.name = \"slv_smmu_vfe_cfg\",\n\t.id = MSM8996_SLAVE_SMMU_VFE_CFG,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 176,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic const u16 slv_mnoc_bimc_links[] = {\n\tMSM8996_MASTER_MNOC_BIMC\n};\n\nstatic struct qcom_icc_node slv_mnoc_bimc = {\n\t.name = \"slv_mnoc_bimc\",\n\t.id = MSM8996_SLAVE_MNOC_BIMC,\n\t.buswidth = 32,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 16,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_mnoc_bimc_links),\n\t.links = slv_mnoc_bimc_links\n};\n\nstatic struct qcom_icc_node slv_vmem = {\n\t.name = \"slv_vmem\",\n\t.id = MSM8996_SLAVE_VMEM,\n\t.buswidth = 32,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 179,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_srvc_mnoc = {\n\t.name = \"slv_srvc_mnoc\",\n\t.id = MSM8996_SLAVE_SERVICE_MNOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 17,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic const u16 slv_pnoc_a1noc_links[] = {\n\tMSM8996_MASTER_PNOC_A1NOC\n};\n\nstatic struct qcom_icc_node slv_pnoc_a1noc = {\n\t.name = \"slv_pnoc_a1noc\",\n\t.id = MSM8996_SLAVE_PNOC_A1NOC,\n\t.buswidth = 8,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 139,\n\t.num_links = ARRAY_SIZE(slv_pnoc_a1noc_links),\n\t.links = slv_pnoc_a1noc_links\n};\n\nstatic struct qcom_icc_node slv_usb_hs = {\n\t.name = \"slv_usb_hs\",\n\t.id = MSM8996_SLAVE_USB_HS,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 40\n};\n\nstatic struct qcom_icc_node slv_sdcc_2 = {\n\t.name = \"slv_sdcc_2\",\n\t.id = MSM8996_SLAVE_SDCC_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 33\n};\n\nstatic struct qcom_icc_node slv_sdcc_4 = {\n\t.name = \"slv_sdcc_4\",\n\t.id = MSM8996_SLAVE_SDCC_4,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 34\n};\n\nstatic struct qcom_icc_node slv_tsif = {\n\t.name = \"slv_tsif\",\n\t.id = MSM8996_SLAVE_TSIF,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 35\n};\n\nstatic struct qcom_icc_node slv_blsp_2 = {\n\t.name = \"slv_blsp_2\",\n\t.id = MSM8996_SLAVE_BLSP_2,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 37\n};\n\nstatic struct qcom_icc_node slv_sdcc_1 = {\n\t.name = \"slv_sdcc_1\",\n\t.id = MSM8996_SLAVE_SDCC_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 31\n};\n\nstatic struct qcom_icc_node slv_blsp_1 = {\n\t.name = \"slv_blsp_1\",\n\t.id = MSM8996_SLAVE_BLSP_1,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 39\n};\n\nstatic struct qcom_icc_node slv_pdm = {\n\t.name = \"slv_pdm\",\n\t.id = MSM8996_SLAVE_PDM,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 41\n};\n\nstatic struct qcom_icc_node slv_ahb2phy = {\n\t.name = \"slv_ahb2phy\",\n\t.id = MSM8996_SLAVE_AHB2PHY,\n\t.buswidth = 4,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 153,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_hmss = {\n\t.name = \"slv_hmss\",\n\t.id = MSM8996_SLAVE_APPSS,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 20,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_lpass = {\n\t.name = \"slv_lpass\",\n\t.id = MSM8996_SLAVE_LPASS,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 21,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_usb3 = {\n\t.name = \"slv_usb3\",\n\t.id = MSM8996_SLAVE_USB3,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 22,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic const u16 slv_snoc_bimc_links[] = {\n\tMSM8996_MASTER_SNOC_BIMC\n};\n\nstatic struct qcom_icc_node slv_snoc_bimc = {\n\t.name = \"slv_snoc_bimc\",\n\t.id = MSM8996_SLAVE_SNOC_BIMC,\n\t.buswidth = 32,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 24,\n\t.num_links = ARRAY_SIZE(slv_snoc_bimc_links),\n\t.links = slv_snoc_bimc_links\n};\n\nstatic const u16 slv_snoc_cnoc_links[] = {\n\tMSM8996_MASTER_SNOC_CNOC\n};\n\nstatic struct qcom_icc_node slv_snoc_cnoc = {\n\t.name = \"slv_snoc_cnoc\",\n\t.id = MSM8996_SLAVE_SNOC_CNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 25,\n\t.num_links = ARRAY_SIZE(slv_snoc_cnoc_links),\n\t.links = slv_snoc_cnoc_links\n};\n\nstatic struct qcom_icc_node slv_imem = {\n\t.name = \"slv_imem\",\n\t.id = MSM8996_SLAVE_OCIMEM,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 26\n};\n\nstatic struct qcom_icc_node slv_pimem = {\n\t.name = \"slv_pimem\",\n\t.id = MSM8996_SLAVE_PIMEM,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 166\n};\n\nstatic const u16 slv_snoc_vmem_links[] = {\n\tMSM8996_MASTER_SNOC_VMEM\n};\n\nstatic struct qcom_icc_node slv_snoc_vmem = {\n\t.name = \"slv_snoc_vmem\",\n\t.id = MSM8996_SLAVE_SNOC_VMEM,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 140,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID,\n\t.num_links = ARRAY_SIZE(slv_snoc_vmem_links),\n\t.links = slv_snoc_vmem_links\n};\n\nstatic const u16 slv_snoc_pnoc_links[] = {\n\tMSM8996_MASTER_SNOC_PNOC\n};\n\nstatic struct qcom_icc_node slv_snoc_pnoc = {\n\t.name = \"slv_snoc_pnoc\",\n\t.id = MSM8996_SLAVE_SNOC_PNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 28,\n\t.num_links = ARRAY_SIZE(slv_snoc_pnoc_links),\n\t.links = slv_snoc_pnoc_links\n};\n\nstatic struct qcom_icc_node slv_qdss_stm = {\n\t.name = \"slv_qdss_stm\",\n\t.id = MSM8996_SLAVE_QDSS_STM,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 30\n};\n\nstatic struct qcom_icc_node slv_pcie_0 = {\n\t.name = \"slv_pcie_0\",\n\t.id = MSM8996_SLAVE_PCIE_0,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 84,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pcie_1 = {\n\t.name = \"slv_pcie_1\",\n\t.id = MSM8996_SLAVE_PCIE_1,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 85,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_pcie_2 = {\n\t.name = \"slv_pcie_2\",\n\t.id = MSM8996_SLAVE_PCIE_2,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 164,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node slv_srvc_snoc = {\n\t.name = \"slv_srvc_snoc\",\n\t.id = MSM8996_SLAVE_SERVICE_SNOC,\n\t.buswidth = 16,\n\t.mas_rpm_id = -1,\n\t.slv_rpm_id = 29,\n\t.qos.ap_owned = true,\n\t.qos.qos_mode = NOC_QOS_MODE_INVALID\n};\n\nstatic struct qcom_icc_node * const a0noc_nodes[] = {\n\t[MASTER_PCIE_0] = &mas_pcie_0,\n\t[MASTER_PCIE_1] = &mas_pcie_1,\n\t[MASTER_PCIE_2] = &mas_pcie_2\n};\n\nstatic const struct regmap_config msm8996_a0noc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x6000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_a0noc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = a0noc_nodes,\n\t.num_nodes = ARRAY_SIZE(a0noc_nodes),\n\t.intf_clocks = a0noc_intf_clocks,\n\t.num_intf_clocks = ARRAY_SIZE(a0noc_intf_clocks),\n\t.regmap_cfg = &msm8996_a0noc_regmap_config\n};\n\nstatic struct qcom_icc_node * const a1noc_nodes[] = {\n\t[MASTER_CNOC_A1NOC] = &mas_cnoc_a1noc,\n\t[MASTER_CRYPTO_CORE0] = &mas_crypto_c0,\n\t[MASTER_PNOC_A1NOC] = &mas_pnoc_a1noc\n};\n\nstatic const struct regmap_config msm8996_a1noc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x5000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_a1noc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = a1noc_nodes,\n\t.num_nodes = ARRAY_SIZE(a1noc_nodes),\n\t.bus_clk_desc = &aggre1_branch_clk,\n\t.regmap_cfg = &msm8996_a1noc_regmap_config\n};\n\nstatic struct qcom_icc_node * const a2noc_nodes[] = {\n\t[MASTER_USB3] = &mas_usb3,\n\t[MASTER_IPA] = &mas_ipa,\n\t[MASTER_UFS] = &mas_ufs\n};\n\nstatic const struct regmap_config msm8996_a2noc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x7000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_a2noc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = a2noc_nodes,\n\t.num_nodes = ARRAY_SIZE(a2noc_nodes),\n\t.bus_clk_desc = &aggre2_branch_clk,\n\t.intf_clocks = a2noc_intf_clocks,\n\t.num_intf_clocks = ARRAY_SIZE(a2noc_intf_clocks),\n\t.regmap_cfg = &msm8996_a2noc_regmap_config\n};\n\nstatic struct qcom_icc_node * const bimc_nodes[] = {\n\t[MASTER_AMPSS_M0] = &mas_apps_proc,\n\t[MASTER_GRAPHICS_3D] = &mas_oxili,\n\t[MASTER_MNOC_BIMC] = &mas_mnoc_bimc,\n\t[MASTER_SNOC_BIMC] = &mas_snoc_bimc,\n\t[SLAVE_EBI_CH0] = &slv_ebi,\n\t[SLAVE_HMSS_L3] = &slv_hmss_l3,\n\t[SLAVE_BIMC_SNOC_0] = &slv_bimc_snoc_0,\n\t[SLAVE_BIMC_SNOC_1] = &slv_bimc_snoc_1\n};\n\nstatic const struct regmap_config msm8996_bimc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x5a000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_bimc = {\n\t.type = QCOM_ICC_BIMC,\n\t.nodes = bimc_nodes,\n\t.num_nodes = ARRAY_SIZE(bimc_nodes),\n\t.bus_clk_desc = &bimc_clk,\n\t.regmap_cfg = &msm8996_bimc_regmap_config\n};\n\nstatic struct qcom_icc_node * const cnoc_nodes[] = {\n\t[MASTER_SNOC_CNOC] = &mas_snoc_cnoc,\n\t[MASTER_QDSS_DAP] = &mas_qdss_dap,\n\t[SLAVE_CNOC_A1NOC] = &slv_cnoc_a1noc,\n\t[SLAVE_CLK_CTL] = &slv_clk_ctl,\n\t[SLAVE_TCSR] = &slv_tcsr,\n\t[SLAVE_TLMM] = &slv_tlmm,\n\t[SLAVE_CRYPTO_0_CFG] = &slv_crypto0_cfg,\n\t[SLAVE_MPM] = &slv_mpm,\n\t[SLAVE_PIMEM_CFG] = &slv_pimem_cfg,\n\t[SLAVE_IMEM_CFG] = &slv_imem_cfg,\n\t[SLAVE_MESSAGE_RAM] = &slv_message_ram,\n\t[SLAVE_BIMC_CFG] = &slv_bimc_cfg,\n\t[SLAVE_PMIC_ARB] = &slv_pmic_arb,\n\t[SLAVE_PRNG] = &slv_prng,\n\t[SLAVE_DCC_CFG] = &slv_dcc_cfg,\n\t[SLAVE_RBCPR_MX] = &slv_rbcpr_mx,\n\t[SLAVE_QDSS_CFG] = &slv_qdss_cfg,\n\t[SLAVE_RBCPR_CX] = &slv_rbcpr_cx,\n\t[SLAVE_QDSS_RBCPR_APU] = &slv_cpu_apu_cfg,\n\t[SLAVE_CNOC_MNOC_CFG] = &slv_cnoc_mnoc_cfg,\n\t[SLAVE_SNOC_CFG] = &slv_snoc_cfg,\n\t[SLAVE_SNOC_MPU_CFG] = &slv_snoc_mpu_cfg,\n\t[SLAVE_EBI1_PHY_CFG] = &slv_ebi1_phy_cfg,\n\t[SLAVE_A0NOC_CFG] = &slv_a0noc_cfg,\n\t[SLAVE_PCIE_1_CFG] = &slv_pcie_1_cfg,\n\t[SLAVE_PCIE_2_CFG] = &slv_pcie_2_cfg,\n\t[SLAVE_PCIE_0_CFG] = &slv_pcie_0_cfg,\n\t[SLAVE_PCIE20_AHB2PHY] = &slv_pcie20_ahb2phy,\n\t[SLAVE_A0NOC_MPU_CFG] = &slv_a0noc_mpu_cfg,\n\t[SLAVE_UFS_CFG] = &slv_ufs_cfg,\n\t[SLAVE_A1NOC_CFG] = &slv_a1noc_cfg,\n\t[SLAVE_A1NOC_MPU_CFG] = &slv_a1noc_mpu_cfg,\n\t[SLAVE_A2NOC_CFG] = &slv_a2noc_cfg,\n\t[SLAVE_A2NOC_MPU_CFG] = &slv_a2noc_mpu_cfg,\n\t[SLAVE_SSC_CFG] = &slv_ssc_cfg,\n\t[SLAVE_A0NOC_SMMU_CFG] = &slv_a0noc_smmu_cfg,\n\t[SLAVE_A1NOC_SMMU_CFG] = &slv_a1noc_smmu_cfg,\n\t[SLAVE_A2NOC_SMMU_CFG] = &slv_a2noc_smmu_cfg,\n\t[SLAVE_LPASS_SMMU_CFG] = &slv_lpass_smmu_cfg,\n\t[SLAVE_CNOC_MNOC_MMSS_CFG] = &slv_cnoc_mnoc_mmss_cfg\n};\n\nstatic const struct regmap_config msm8996_cnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x1000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_cnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = cnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(cnoc_nodes),\n\t.bus_clk_desc = &bus_2_clk,\n\t.regmap_cfg = &msm8996_cnoc_regmap_config\n};\n\nstatic struct qcom_icc_node * const mnoc_nodes[] = {\n\t[MASTER_CNOC_MNOC_CFG] = &mas_cnoc_mnoc_cfg,\n\t[MASTER_CPP] = &mas_cpp,\n\t[MASTER_JPEG] = &mas_jpeg,\n\t[MASTER_MDP_PORT0] = &mas_mdp_p0,\n\t[MASTER_MDP_PORT1] = &mas_mdp_p1,\n\t[MASTER_ROTATOR] = &mas_rotator,\n\t[MASTER_VIDEO_P0] = &mas_venus,\n\t[MASTER_VFE] = &mas_vfe,\n\t[MASTER_SNOC_VMEM] = &mas_snoc_vmem,\n\t[MASTER_VIDEO_P0_OCMEM] = &mas_venus_vmem,\n\t[MASTER_CNOC_MNOC_MMSS_CFG] = &mas_cnoc_mnoc_mmss_cfg,\n\t[SLAVE_MNOC_BIMC] = &slv_mnoc_bimc,\n\t[SLAVE_VMEM] = &slv_vmem,\n\t[SLAVE_SERVICE_MNOC] = &slv_srvc_mnoc,\n\t[SLAVE_MMAGIC_CFG] = &slv_mmagic_cfg,\n\t[SLAVE_CPR_CFG] = &slv_cpr_cfg,\n\t[SLAVE_MISC_CFG] = &slv_misc_cfg,\n\t[SLAVE_VENUS_THROTTLE_CFG] = &slv_venus_throttle_cfg,\n\t[SLAVE_VENUS_CFG] = &slv_venus_cfg,\n\t[SLAVE_VMEM_CFG] = &slv_vmem_cfg,\n\t[SLAVE_DSA_CFG] = &slv_dsa_cfg,\n\t[SLAVE_MMSS_CLK_CFG] = &slv_mnoc_clocks_cfg,\n\t[SLAVE_DSA_MPU_CFG] = &slv_dsa_mpu_cfg,\n\t[SLAVE_MNOC_MPU_CFG] = &slv_mnoc_mpu_cfg,\n\t[SLAVE_DISPLAY_CFG] = &slv_display_cfg,\n\t[SLAVE_DISPLAY_THROTTLE_CFG] = &slv_display_throttle_cfg,\n\t[SLAVE_CAMERA_CFG] = &slv_camera_cfg,\n\t[SLAVE_CAMERA_THROTTLE_CFG] = &slv_camera_throttle_cfg,\n\t[SLAVE_GRAPHICS_3D_CFG] = &slv_oxili_cfg,\n\t[SLAVE_SMMU_MDP_CFG] = &slv_smmu_mdp_cfg,\n\t[SLAVE_SMMU_ROT_CFG] = &slv_smmu_rot_cfg,\n\t[SLAVE_SMMU_VENUS_CFG] = &slv_smmu_venus_cfg,\n\t[SLAVE_SMMU_CPP_CFG] = &slv_smmu_cpp_cfg,\n\t[SLAVE_SMMU_JPEG_CFG] = &slv_smmu_jpeg_cfg,\n\t[SLAVE_SMMU_VFE_CFG] = &slv_smmu_vfe_cfg\n};\n\nstatic const struct regmap_config msm8996_mnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x1c000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_mnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = mnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(mnoc_nodes),\n\t.bus_clk_desc = &mmaxi_0_clk,\n\t.intf_clocks = mm_intf_clocks,\n\t.num_intf_clocks = ARRAY_SIZE(mm_intf_clocks),\n\t.regmap_cfg = &msm8996_mnoc_regmap_config\n};\n\nstatic struct qcom_icc_node * const pnoc_nodes[] = {\n\t[MASTER_SNOC_PNOC] = &mas_snoc_pnoc,\n\t[MASTER_SDCC_1] = &mas_sdcc_1,\n\t[MASTER_SDCC_2] = &mas_sdcc_2,\n\t[MASTER_SDCC_4] = &mas_sdcc_4,\n\t[MASTER_USB_HS] = &mas_usb_hs,\n\t[MASTER_BLSP_1] = &mas_blsp_1,\n\t[MASTER_BLSP_2] = &mas_blsp_2,\n\t[MASTER_TSIF] = &mas_tsif,\n\t[SLAVE_PNOC_A1NOC] = &slv_pnoc_a1noc,\n\t[SLAVE_USB_HS] = &slv_usb_hs,\n\t[SLAVE_SDCC_2] = &slv_sdcc_2,\n\t[SLAVE_SDCC_4] = &slv_sdcc_4,\n\t[SLAVE_TSIF] = &slv_tsif,\n\t[SLAVE_BLSP_2] = &slv_blsp_2,\n\t[SLAVE_SDCC_1] = &slv_sdcc_1,\n\t[SLAVE_BLSP_1] = &slv_blsp_1,\n\t[SLAVE_PDM] = &slv_pdm,\n\t[SLAVE_AHB2PHY] = &slv_ahb2phy\n};\n\nstatic const struct regmap_config msm8996_pnoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x3000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_pnoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = pnoc_nodes,\n\t.num_nodes = ARRAY_SIZE(pnoc_nodes),\n\t.bus_clk_desc = &bus_0_clk,\n\t.regmap_cfg = &msm8996_pnoc_regmap_config\n};\n\nstatic struct qcom_icc_node * const snoc_nodes[] = {\n\t[MASTER_HMSS] = &mas_hmss,\n\t[MASTER_QDSS_BAM] = &mas_qdss_bam,\n\t[MASTER_SNOC_CFG] = &mas_snoc_cfg,\n\t[MASTER_BIMC_SNOC_0] = &mas_bimc_snoc_0,\n\t[MASTER_BIMC_SNOC_1] = &mas_bimc_snoc_1,\n\t[MASTER_A0NOC_SNOC] = &mas_a0noc_snoc,\n\t[MASTER_A1NOC_SNOC] = &mas_a1noc_snoc,\n\t[MASTER_A2NOC_SNOC] = &mas_a2noc_snoc,\n\t[MASTER_QDSS_ETR] = &mas_qdss_etr,\n\t[SLAVE_A0NOC_SNOC] = &slv_a0noc_snoc,\n\t[SLAVE_A1NOC_SNOC] = &slv_a1noc_snoc,\n\t[SLAVE_A2NOC_SNOC] = &slv_a2noc_snoc,\n\t[SLAVE_HMSS] = &slv_hmss,\n\t[SLAVE_LPASS] = &slv_lpass,\n\t[SLAVE_USB3] = &slv_usb3,\n\t[SLAVE_SNOC_BIMC] = &slv_snoc_bimc,\n\t[SLAVE_SNOC_CNOC] = &slv_snoc_cnoc,\n\t[SLAVE_IMEM] = &slv_imem,\n\t[SLAVE_PIMEM] = &slv_pimem,\n\t[SLAVE_SNOC_VMEM] = &slv_snoc_vmem,\n\t[SLAVE_SNOC_PNOC] = &slv_snoc_pnoc,\n\t[SLAVE_QDSS_STM] = &slv_qdss_stm,\n\t[SLAVE_PCIE_0] = &slv_pcie_0,\n\t[SLAVE_PCIE_1] = &slv_pcie_1,\n\t[SLAVE_PCIE_2] = &slv_pcie_2,\n\t[SLAVE_SERVICE_SNOC] = &slv_srvc_snoc\n};\n\nstatic const struct regmap_config msm8996_snoc_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x20000,\n\t.fast_io\t= true\n};\n\nstatic const struct qcom_icc_desc msm8996_snoc = {\n\t.type = QCOM_ICC_NOC,\n\t.nodes = snoc_nodes,\n\t.num_nodes = ARRAY_SIZE(snoc_nodes),\n\t.bus_clk_desc = &bus_1_clk,\n\t.regmap_cfg = &msm8996_snoc_regmap_config\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,msm8996-a0noc\", .data = &msm8996_a0noc},\n\t{ .compatible = \"qcom,msm8996-a1noc\", .data = &msm8996_a1noc},\n\t{ .compatible = \"qcom,msm8996-a2noc\", .data = &msm8996_a2noc},\n\t{ .compatible = \"qcom,msm8996-bimc\", .data = &msm8996_bimc},\n\t{ .compatible = \"qcom,msm8996-cnoc\", .data = &msm8996_cnoc},\n\t{ .compatible = \"qcom,msm8996-mnoc\", .data = &msm8996_mnoc},\n\t{ .compatible = \"qcom,msm8996-pnoc\", .data = &msm8996_pnoc},\n\t{ .compatible = \"qcom,msm8996-snoc\", .data = &msm8996_snoc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qnoc_probe,\n\t.remove = qnoc_remove,\n\t.driver = {\n\t\t.name = \"qnoc-msm8996\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t}\n};\nstatic int __init qnoc_driver_init(void)\n{\n\treturn platform_driver_register(&qnoc_driver);\n}\ncore_initcall(qnoc_driver_init);\n\nstatic void __exit qnoc_driver_exit(void)\n{\n\tplatform_driver_unregister(&qnoc_driver);\n}\nmodule_exit(qnoc_driver_exit);\n\nMODULE_AUTHOR(\"Yassine Oudjana <y.oudjana@protonmail.com>\");\nMODULE_DESCRIPTION(\"Qualcomm MSM8996 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}