Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Feb 22 19:22:49 2019
| Host             : DESKTOP-OHHJ29Q running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.598        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.479        |
| Device Static (W)        | 0.119        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.6         |
| Junction Temperature (C) | 43.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        3 |       --- |             --- |
| Slice Logic              |     0.013 |    16462 |       --- |             --- |
|   LUT as Logic           |     0.011 |     5314 |     17600 |           30.19 |
|   Register               |    <0.001 |     8139 |     35200 |           23.12 |
|   CARRY4                 |    <0.001 |      214 |      4400 |            4.86 |
|   LUT as Shift Register  |    <0.001 |      554 |      6000 |            9.23 |
|   LUT as Distributed RAM |    <0.001 |       22 |      6000 |            0.37 |
|   F7/F8 Muxes            |    <0.001 |        9 |     17600 |            0.05 |
|   Others                 |     0.000 |      724 |       --- |             --- |
| Signals                  |     0.023 |    12827 |       --- |             --- |
| Block RAM                |     0.011 |        8 |        60 |           13.33 |
| DSPs                     |     0.007 |       10 |        80 |           12.50 |
| PS7                      |     1.402 |        1 |       --- |             --- |
| Static Power             |     0.119 |          |           |                 |
| Total                    |     1.598 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.083 |       0.076 |      0.007 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.720 |      0.029 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                    |     1.479 |
|   system_i                                                                        |     1.479 |
|     HLS_accel_0                                                                   |     0.052 |
|       U0                                                                          |     0.052 |
|         HLS_accel_CONTROL_BUS_s_axi_U                                             |    <0.001 |
|         HLS_accel_fadd_32bkb_U1                                                   |     0.007 |
|           HLS_accel_ap_fadd_3_full_dsp_32_u                                       |     0.005 |
|             U0                                                                    |     0.005 |
|               i_synth                                                             |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                  |     0.005 |
|                   SPEED_OP.DSP.OP                                                 |     0.005 |
|                     A_IP_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     B_IP_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                        |    <0.001 |
|                       DSP2                                                        |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                       |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                        |    <0.001 |
|                         CARRY_ZERO_DET                                            |    <0.001 |
|                       Z_14_LZD_DELAY                                              |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                     DSP48E1_BODY.EXP                                              |     0.002 |
|                       A_EXP_DELAY                                                 |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       A_SIGN_DELAY                                                |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       BMA_EXP_DELAY                                               |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       B_EXP_DELAY                                                 |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       B_SIGN_DELAY                                                |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       CANCELLATION_DELAY                                          |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       COND_DET_A                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                               |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                              |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                              |    <0.001 |
|                           CARRY_ZERO_DET                                          |    <0.001 |
|                       COND_DET_B                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                               |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                              |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                              |    <0.001 |
|                           CARRY_ZERO_DET                                          |    <0.001 |
|                       DET_SIGN_DELAY                                              |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                       |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                          |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       NUMB_CMP                                                    |    <0.001 |
|                         NOT_FAST.CMP                                              |    <0.001 |
|                           C_CHAIN                                                 |    <0.001 |
|                       STATE_DELAY                                                 |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       SUB_DELAY                                                   |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                   |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                         |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                          |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                   |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                              |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                    |    <0.001 |
|         HLS_accel_fadd_32bkb_U2                                                   |     0.007 |
|           HLS_accel_ap_fadd_3_full_dsp_32_u                                       |     0.005 |
|             U0                                                                    |     0.005 |
|               i_synth                                                             |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                  |     0.005 |
|                   SPEED_OP.DSP.OP                                                 |     0.005 |
|                     A_IP_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     B_IP_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                        |    <0.001 |
|                       DSP2                                                        |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                       |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                        |    <0.001 |
|                         CARRY_ZERO_DET                                            |    <0.001 |
|                       Z_14_LZD_DELAY                                              |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                     DSP48E1_BODY.EXP                                              |     0.002 |
|                       A_EXP_DELAY                                                 |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       A_SIGN_DELAY                                                |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       BMA_EXP_DELAY                                               |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       B_EXP_DELAY                                                 |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       B_SIGN_DELAY                                                |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       CANCELLATION_DELAY                                          |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       COND_DET_A                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                               |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                              |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                              |    <0.001 |
|                           CARRY_ZERO_DET                                          |    <0.001 |
|                       COND_DET_B                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                               |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                              |    <0.001 |
|                           i_pipe                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                              |    <0.001 |
|                           CARRY_ZERO_DET                                          |    <0.001 |
|                       DET_SIGN_DELAY                                              |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                       |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                          |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       NUMB_CMP                                                    |    <0.001 |
|                         NOT_FAST.CMP                                              |    <0.001 |
|                           C_CHAIN                                                 |    <0.001 |
|                       STATE_DELAY                                                 |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       SUB_DELAY                                                   |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                   |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                         |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                          |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                   |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                              |    <0.001 |
|                         i_pipe                                                    |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                    |    <0.001 |
|         HLS_accel_fmul_32cud_U3                                                   |     0.007 |
|           HLS_accel_ap_fmul_2_max_dsp_32_u                                        |     0.006 |
|             U0                                                                    |     0.006 |
|               i_synth                                                             |     0.006 |
|                 MULT.OP                                                           |     0.006 |
|                   EXP                                                             |    <0.001 |
|                     COND_DET_A                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                         CARRY_ZERO_DET                                            |    <0.001 |
|                     COND_DET_B                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                         CARRY_ZERO_DET                                            |    <0.001 |
|                     EXP_ADD.C_CHAIN                                               |    <0.001 |
|                     EXP_PRE_RND_DEL                                               |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     IP_SIGN_DELAY                                                 |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     SIG_DELAY                                                     |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     STATE_DELAY                                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   MULT                                                            |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                              |     0.002 |
|                       DSP1                                                        |    <0.001 |
|                       DSP2                                                        |     0.002 |
|                   OP                                                              |     0.003 |
|                   R_AND_R                                                         |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                          |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                              |    <0.001 |
|         HLS_accel_fmul_32cud_U4                                                   |     0.007 |
|           HLS_accel_ap_fmul_2_max_dsp_32_u                                        |     0.006 |
|             U0                                                                    |     0.006 |
|               i_synth                                                             |     0.006 |
|                 MULT.OP                                                           |     0.006 |
|                   EXP                                                             |    <0.001 |
|                     COND_DET_A                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                         CARRY_ZERO_DET                                            |    <0.001 |
|                     COND_DET_B                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                         CARRY_ZERO_DET                                            |    <0.001 |
|                     EXP_ADD.C_CHAIN                                               |    <0.001 |
|                     EXP_PRE_RND_DEL                                               |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     IP_SIGN_DELAY                                                 |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     SIG_DELAY                                                     |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     STATE_DELAY                                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   MULT                                                            |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                              |     0.002 |
|                       DSP1                                                        |    <0.001 |
|                       DSP2                                                        |     0.002 |
|                   OP                                                              |     0.002 |
|                   R_AND_R                                                         |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                          |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                              |    <0.001 |
|         a_U                                                                       |     0.004 |
|           HLS_accel_a_ram_U                                                       |     0.004 |
|         b_U                                                                       |     0.005 |
|           HLS_accel_a_ram_U                                                       |     0.005 |
|         out_U                                                                     |    <0.001 |
|           HLS_accel_out_ram_U                                                     |    <0.001 |
|     axi_dma_1                                                                     |     0.012 |
|       U0                                                                          |     0.012 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                         |     0.010 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                           |     0.002 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               I_DATA_FIFO                                                         |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |     0.002 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |     0.002 |
|                     xpm_fifo_base_inst                                            |     0.002 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |     0.002 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_MSTR_PCC                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                     |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                       |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                   |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                               |    <0.001 |
|               I_DATA_FIFO                                                         |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                       |     0.002 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |     0.002 |
|                     xpm_fifo_base_inst                                            |     0.002 |
|                       gen_sdpram.xpm_memory_base_inst                             |     0.002 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|               I_XD_FIFO                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                            |    <0.001 |
|                     xpm_fifo_base_inst                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                |    <0.001 |
|                       rdp_inst                                                    |    <0.001 |
|                       rdpp1_inst                                                  |    <0.001 |
|                       wrp_inst                                                    |    <0.001 |
|                       wrpp1_inst                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                       DYNSHREG_F_I                                                |    <0.001 |
|                 SLICE_INSERTION                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_ADDR_CNTL                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_CMD_STATUS                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                  |    <0.001 |
|               I_CMD_FIFO                                                          |    <0.001 |
|             I_RESET                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                       |    <0.001 |
|                     DYNSHREG_F_I                                                  |    <0.001 |
|         I_RST_MODULE                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                              |    <0.001 |
|           REG_HRD_RST                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                         |    <0.001 |
|     axi_interconnect_0                                                            |     0.004 |
|       m00_couplers                                                                |     0.001 |
|         auto_pc                                                                   |     0.001 |
|           inst                                                                    |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                          |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                           |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_0                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 USE_BURSTS.cmd_queue                                              |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|       s00_couplers                                                                |    <0.001 |
|         auto_us                                                                   |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|       s01_couplers                                                                |    <0.001 |
|         auto_us                                                                   |    <0.001 |
|           inst                                                                    |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|               si_register_slice_inst                                              |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|       xbar                                                                        |     0.001 |
|         inst                                                                      |     0.001 |
|           gen_samd.crossbar_samd                                                  |     0.001 |
|             addr_arbiter_ar                                                       |    <0.001 |
|             addr_arbiter_aw                                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                      |    <0.001 |
|               b.b_pipe                                                            |    <0.001 |
|               r.r_pipe                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                        |    <0.001 |
|               wrouter_aw_fifo                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                    |    <0.001 |
|             splitter_aw_mi                                                        |    <0.001 |
|     axi_interconnect_1                                                            |     0.004 |
|       s00_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       xbar                                                                        |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                |    <0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     axi_timer_1                                                                   |     0.003 |
|       U0                                                                          |     0.003 |
|         AXI4_LITE_I                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I       |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I       |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I       |     0.000 |
|         TC_CORE_I                                                                 |     0.002 |
|           COUNTER_0_I                                                             |     0.001 |
|             COUNTER_I                                                             |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                            |     0.001 |
|             COUNTER_I                                                             |     0.001 |
|           READ_MUX_I                                                              |     0.000 |
|           TIMER_CONTROL_I                                                         |    <0.001 |
|             INPUT_DOUBLE_REGS                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                    |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                    |    <0.001 |
|     proc_sys_reset                                                                |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     processing_system7_0                                                          |     1.403 |
|       inst                                                                        |     1.403 |
|     xlconcat_1                                                                    |     0.000 |
+-----------------------------------------------------------------------------------+-----------+


