Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 09 12:23:39 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_methodology -file ex4_methodology_drc_routed.rpt -rpx ex4_methodology_drc_routed.rpx
| Design       : ex4
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-23 | Critical Warning | Combinatorial loop found      | 21         |
| TIMING-18 | Warning          | Missing input or output delay | 15         |
| TIMING-20 | Warning          | Non-clocked latch             | 16         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_12/I1 and min_max/temp_max_reg[3]_i_12/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_12/I4 and min_max/temp_max_reg[3]_i_12/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_2/I0 and min_max/temp_max_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_2/I2 and min_max/temp_max_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_2/I3 and min_max/temp_max_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_6/I1 and min_max/temp_max_reg[3]_i_6/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_6/I3 and min_max/temp_max_reg[3]_i_6/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_7/I1 and min_max/temp_max_reg[3]_i_7/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_7/I3 and min_max/temp_max_reg[3]_i_7/O to disable the timing loop
Related violations: <none>

TIMING-23#10 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_9/I1 and min_max/temp_max_reg[3]_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#11 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_9/I2 and min_max/temp_max_reg[3]_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#12 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_max_reg[3]_i_9/I4 and min_max/temp_max_reg[3]_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#13 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_2/I0 and min_max/temp_min_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#14 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_2/I2 and min_max/temp_min_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#15 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_2/I4 and min_max/temp_min_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#16 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_2/I5 and min_max/temp_min_reg[3]_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#17 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_6/I2 and min_max/temp_min_reg[3]_i_6/O to disable the timing loop
Related violations: <none>

TIMING-23#18 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_6/I4 and min_max/temp_min_reg[3]_i_6/O to disable the timing loop
Related violations: <none>

TIMING-23#19 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_9/I0 and min_max/temp_min_reg[3]_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#20 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_9/I1 and min_max/temp_min_reg[3]_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#21 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between min_max/temp_min_reg[3]_i_9/I5 and min_max/temp_min_reg[3]_i_9/O to disable the timing loop
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch min_max/max_reg[0] cannot be properly analyzed as its control pin min_max/max_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch min_max/max_reg[1] cannot be properly analyzed as its control pin min_max/max_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch min_max/max_reg[2] cannot be properly analyzed as its control pin min_max/max_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch min_max/max_reg[3] cannot be properly analyzed as its control pin min_max/max_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch min_max/min_reg[0] cannot be properly analyzed as its control pin min_max/min_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch min_max/min_reg[1] cannot be properly analyzed as its control pin min_max/min_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch min_max/min_reg[2] cannot be properly analyzed as its control pin min_max/min_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch min_max/min_reg[3] cannot be properly analyzed as its control pin min_max/min_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch min_max/temp_max_reg[0] cannot be properly analyzed as its control pin min_max/temp_max_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch min_max/temp_max_reg[1] cannot be properly analyzed as its control pin min_max/temp_max_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch min_max/temp_max_reg[2] cannot be properly analyzed as its control pin min_max/temp_max_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch min_max/temp_max_reg[3] cannot be properly analyzed as its control pin min_max/temp_max_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch min_max/temp_min_reg[0] cannot be properly analyzed as its control pin min_max/temp_min_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch min_max/temp_min_reg[1] cannot be properly analyzed as its control pin min_max/temp_min_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch min_max/temp_min_reg[2] cannot be properly analyzed as its control pin min_max/temp_min_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch min_max/temp_min_reg[3] cannot be properly analyzed as its control pin min_max/temp_min_reg[3]/G is not reached by a timing clock
Related violations: <none>


