#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24fef30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24cd320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24d4a90 .functor NOT 1, L_0x252acb0, C4<0>, C4<0>, C4<0>;
L_0x252aa90 .functor XOR 2, L_0x252a930, L_0x252a9f0, C4<00>, C4<00>;
L_0x252aba0 .functor XOR 2, L_0x252aa90, L_0x252ab00, C4<00>, C4<00>;
v0x2527390_0 .net *"_ivl_10", 1 0, L_0x252ab00;  1 drivers
v0x2527490_0 .net *"_ivl_12", 1 0, L_0x252aba0;  1 drivers
v0x2527570_0 .net *"_ivl_2", 1 0, L_0x252a870;  1 drivers
v0x2527630_0 .net *"_ivl_4", 1 0, L_0x252a930;  1 drivers
v0x2527710_0 .net *"_ivl_6", 1 0, L_0x252a9f0;  1 drivers
v0x2527840_0 .net *"_ivl_8", 1 0, L_0x252aa90;  1 drivers
v0x2527920_0 .net "a", 0 0, v0x25252d0_0;  1 drivers
v0x25279c0_0 .net "b", 0 0, v0x2525370_0;  1 drivers
v0x2527a60_0 .net "c", 0 0, v0x2525410_0;  1 drivers
v0x2527b00_0 .var "clk", 0 0;
v0x2527ba0_0 .net "d", 0 0, v0x2525550_0;  1 drivers
v0x2527c40_0 .net "out_pos_dut", 0 0, L_0x252a6e0;  1 drivers
v0x2527ce0_0 .net "out_pos_ref", 0 0, L_0x2529320;  1 drivers
v0x2527d80_0 .net "out_sop_dut", 0 0, L_0x2529b90;  1 drivers
v0x2527e20_0 .net "out_sop_ref", 0 0, L_0x2500440;  1 drivers
v0x2527ec0_0 .var/2u "stats1", 223 0;
v0x2527f60_0 .var/2u "strobe", 0 0;
v0x2528110_0 .net "tb_match", 0 0, L_0x252acb0;  1 drivers
v0x25281e0_0 .net "tb_mismatch", 0 0, L_0x24d4a90;  1 drivers
v0x2528280_0 .net "wavedrom_enable", 0 0, v0x2525820_0;  1 drivers
v0x2528350_0 .net "wavedrom_title", 511 0, v0x25258c0_0;  1 drivers
L_0x252a870 .concat [ 1 1 0 0], L_0x2529320, L_0x2500440;
L_0x252a930 .concat [ 1 1 0 0], L_0x2529320, L_0x2500440;
L_0x252a9f0 .concat [ 1 1 0 0], L_0x252a6e0, L_0x2529b90;
L_0x252ab00 .concat [ 1 1 0 0], L_0x2529320, L_0x2500440;
L_0x252acb0 .cmp/eeq 2, L_0x252a870, L_0x252aba0;
S_0x24d17c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x24cd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24d4e70 .functor AND 1, v0x2525410_0, v0x2525550_0, C4<1>, C4<1>;
L_0x24d5250 .functor NOT 1, v0x25252d0_0, C4<0>, C4<0>, C4<0>;
L_0x24d5630 .functor NOT 1, v0x2525370_0, C4<0>, C4<0>, C4<0>;
L_0x24d58b0 .functor AND 1, L_0x24d5250, L_0x24d5630, C4<1>, C4<1>;
L_0x24eca20 .functor AND 1, L_0x24d58b0, v0x2525410_0, C4<1>, C4<1>;
L_0x2500440 .functor OR 1, L_0x24d4e70, L_0x24eca20, C4<0>, C4<0>;
L_0x25287a0 .functor NOT 1, v0x2525370_0, C4<0>, C4<0>, C4<0>;
L_0x2528810 .functor OR 1, L_0x25287a0, v0x2525550_0, C4<0>, C4<0>;
L_0x2528920 .functor AND 1, v0x2525410_0, L_0x2528810, C4<1>, C4<1>;
L_0x25289e0 .functor NOT 1, v0x25252d0_0, C4<0>, C4<0>, C4<0>;
L_0x2528ab0 .functor OR 1, L_0x25289e0, v0x2525370_0, C4<0>, C4<0>;
L_0x2528b20 .functor AND 1, L_0x2528920, L_0x2528ab0, C4<1>, C4<1>;
L_0x2528ca0 .functor NOT 1, v0x2525370_0, C4<0>, C4<0>, C4<0>;
L_0x2528d10 .functor OR 1, L_0x2528ca0, v0x2525550_0, C4<0>, C4<0>;
L_0x2528c30 .functor AND 1, v0x2525410_0, L_0x2528d10, C4<1>, C4<1>;
L_0x2528ea0 .functor NOT 1, v0x25252d0_0, C4<0>, C4<0>, C4<0>;
L_0x2528fa0 .functor OR 1, L_0x2528ea0, v0x2525550_0, C4<0>, C4<0>;
L_0x2529060 .functor AND 1, L_0x2528c30, L_0x2528fa0, C4<1>, C4<1>;
L_0x2529210 .functor XNOR 1, L_0x2528b20, L_0x2529060, C4<0>, C4<0>;
v0x24d43c0_0 .net *"_ivl_0", 0 0, L_0x24d4e70;  1 drivers
v0x24d47c0_0 .net *"_ivl_12", 0 0, L_0x25287a0;  1 drivers
v0x24d4ba0_0 .net *"_ivl_14", 0 0, L_0x2528810;  1 drivers
v0x24d4f80_0 .net *"_ivl_16", 0 0, L_0x2528920;  1 drivers
v0x24d5360_0 .net *"_ivl_18", 0 0, L_0x25289e0;  1 drivers
v0x24d5740_0 .net *"_ivl_2", 0 0, L_0x24d5250;  1 drivers
v0x24d59c0_0 .net *"_ivl_20", 0 0, L_0x2528ab0;  1 drivers
v0x2523840_0 .net *"_ivl_24", 0 0, L_0x2528ca0;  1 drivers
v0x2523920_0 .net *"_ivl_26", 0 0, L_0x2528d10;  1 drivers
v0x2523a00_0 .net *"_ivl_28", 0 0, L_0x2528c30;  1 drivers
v0x2523ae0_0 .net *"_ivl_30", 0 0, L_0x2528ea0;  1 drivers
v0x2523bc0_0 .net *"_ivl_32", 0 0, L_0x2528fa0;  1 drivers
v0x2523ca0_0 .net *"_ivl_36", 0 0, L_0x2529210;  1 drivers
L_0x7fd1dc27e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2523d60_0 .net *"_ivl_38", 0 0, L_0x7fd1dc27e018;  1 drivers
v0x2523e40_0 .net *"_ivl_4", 0 0, L_0x24d5630;  1 drivers
v0x2523f20_0 .net *"_ivl_6", 0 0, L_0x24d58b0;  1 drivers
v0x2524000_0 .net *"_ivl_8", 0 0, L_0x24eca20;  1 drivers
v0x25240e0_0 .net "a", 0 0, v0x25252d0_0;  alias, 1 drivers
v0x25241a0_0 .net "b", 0 0, v0x2525370_0;  alias, 1 drivers
v0x2524260_0 .net "c", 0 0, v0x2525410_0;  alias, 1 drivers
v0x2524320_0 .net "d", 0 0, v0x2525550_0;  alias, 1 drivers
v0x25243e0_0 .net "out_pos", 0 0, L_0x2529320;  alias, 1 drivers
v0x25244a0_0 .net "out_sop", 0 0, L_0x2500440;  alias, 1 drivers
v0x2524560_0 .net "pos0", 0 0, L_0x2528b20;  1 drivers
v0x2524620_0 .net "pos1", 0 0, L_0x2529060;  1 drivers
L_0x2529320 .functor MUXZ 1, L_0x7fd1dc27e018, L_0x2528b20, L_0x2529210, C4<>;
S_0x25247a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x24cd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x25252d0_0 .var "a", 0 0;
v0x2525370_0 .var "b", 0 0;
v0x2525410_0 .var "c", 0 0;
v0x25254b0_0 .net "clk", 0 0, v0x2527b00_0;  1 drivers
v0x2525550_0 .var "d", 0 0;
v0x2525640_0 .var/2u "fail", 0 0;
v0x25256e0_0 .var/2u "fail1", 0 0;
v0x2525780_0 .net "tb_match", 0 0, L_0x252acb0;  alias, 1 drivers
v0x2525820_0 .var "wavedrom_enable", 0 0;
v0x25258c0_0 .var "wavedrom_title", 511 0;
E_0x24e0350/0 .event negedge, v0x25254b0_0;
E_0x24e0350/1 .event posedge, v0x25254b0_0;
E_0x24e0350 .event/or E_0x24e0350/0, E_0x24e0350/1;
S_0x2524ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x25247a0;
 .timescale -12 -12;
v0x2524d10_0 .var/2s "i", 31 0;
E_0x24e01f0 .event posedge, v0x25254b0_0;
S_0x2524e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x25247a0;
 .timescale -12 -12;
v0x2525010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25250f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x25247a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2525aa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x24cd320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25294d0 .functor AND 1, v0x2525410_0, v0x2525550_0, C4<1>, C4<1>;
L_0x2529780 .functor NOT 1, v0x25252d0_0, C4<0>, C4<0>, C4<0>;
L_0x2529810 .functor NOT 1, v0x2525370_0, C4<0>, C4<0>, C4<0>;
L_0x2529990 .functor AND 1, L_0x2529780, L_0x2529810, C4<1>, C4<1>;
L_0x2529ad0 .functor AND 1, L_0x2529990, v0x2525410_0, C4<1>, C4<1>;
L_0x2529b90 .functor OR 1, L_0x25294d0, L_0x2529ad0, C4<0>, C4<0>;
L_0x2529d30 .functor NOT 1, v0x2525370_0, C4<0>, C4<0>, C4<0>;
L_0x2529da0 .functor OR 1, L_0x2529d30, v0x2525550_0, C4<0>, C4<0>;
L_0x2529eb0 .functor AND 1, v0x2525410_0, L_0x2529da0, C4<1>, C4<1>;
L_0x2529f70 .functor NOT 1, v0x25252d0_0, C4<0>, C4<0>, C4<0>;
L_0x252a150 .functor OR 1, L_0x2529f70, v0x2525370_0, C4<0>, C4<0>;
L_0x252a1c0 .functor AND 1, L_0x2529eb0, L_0x252a150, C4<1>, C4<1>;
L_0x252a340 .functor NOT 1, v0x25252d0_0, C4<0>, C4<0>, C4<0>;
L_0x252a3b0 .functor OR 1, L_0x252a340, v0x2525550_0, C4<0>, C4<0>;
L_0x252a2d0 .functor AND 1, v0x2525410_0, L_0x252a3b0, C4<1>, C4<1>;
L_0x252a540 .functor XNOR 1, L_0x252a1c0, L_0x252a2d0, C4<0>, C4<0>;
v0x2525c60_0 .net *"_ivl_12", 0 0, L_0x2529d30;  1 drivers
v0x2525d40_0 .net *"_ivl_14", 0 0, L_0x2529da0;  1 drivers
v0x2525e20_0 .net *"_ivl_16", 0 0, L_0x2529eb0;  1 drivers
v0x2525f10_0 .net *"_ivl_18", 0 0, L_0x2529f70;  1 drivers
v0x2525ff0_0 .net *"_ivl_2", 0 0, L_0x2529780;  1 drivers
v0x2526120_0 .net *"_ivl_20", 0 0, L_0x252a150;  1 drivers
v0x2526200_0 .net *"_ivl_24", 0 0, L_0x252a340;  1 drivers
v0x25262e0_0 .net *"_ivl_26", 0 0, L_0x252a3b0;  1 drivers
v0x25263c0_0 .net *"_ivl_30", 0 0, L_0x252a540;  1 drivers
L_0x7fd1dc27e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2526510_0 .net *"_ivl_32", 0 0, L_0x7fd1dc27e060;  1 drivers
v0x25265f0_0 .net *"_ivl_4", 0 0, L_0x2529810;  1 drivers
v0x25266d0_0 .net *"_ivl_6", 0 0, L_0x2529990;  1 drivers
v0x25267b0_0 .net "a", 0 0, v0x25252d0_0;  alias, 1 drivers
v0x2526850_0 .net "b", 0 0, v0x2525370_0;  alias, 1 drivers
v0x2526940_0 .net "c", 0 0, v0x2525410_0;  alias, 1 drivers
v0x2526a30_0 .net "d", 0 0, v0x2525550_0;  alias, 1 drivers
v0x2526b20_0 .net "out_pos", 0 0, L_0x252a6e0;  alias, 1 drivers
v0x2526cf0_0 .net "out_sop", 0 0, L_0x2529b90;  alias, 1 drivers
v0x2526db0_0 .net "pos0", 0 0, L_0x252a1c0;  1 drivers
v0x2526e70_0 .net "pos1", 0 0, L_0x252a2d0;  1 drivers
v0x2526f30_0 .net "sop_term1", 0 0, L_0x25294d0;  1 drivers
v0x2526ff0_0 .net "sop_term2", 0 0, L_0x2529ad0;  1 drivers
L_0x252a6e0 .functor MUXZ 1, L_0x7fd1dc27e060, L_0x252a1c0, L_0x252a540, C4<>;
S_0x2527170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x24cd320;
 .timescale -12 -12;
E_0x24c99f0 .event anyedge, v0x2527f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2527f60_0;
    %nor/r;
    %assign/vec4 v0x2527f60_0, 0;
    %wait E_0x24c99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25247a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2525640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25256e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x25247a0;
T_4 ;
    %wait E_0x24e0350;
    %load/vec4 v0x2525780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2525640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x25247a0;
T_5 ;
    %wait E_0x24e01f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %wait E_0x24e01f0;
    %load/vec4 v0x2525640_0;
    %store/vec4 v0x25256e0_0, 0, 1;
    %fork t_1, S_0x2524ad0;
    %jmp t_0;
    .scope S_0x2524ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2524d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2524d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24e01f0;
    %load/vec4 v0x2524d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2524d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2524d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x25247a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24e0350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2525550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2525370_0, 0;
    %assign/vec4 v0x25252d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2525640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x25256e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24cd320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2527b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2527f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24cd320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2527b00_0;
    %inv;
    %store/vec4 v0x2527b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24cd320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25254b0_0, v0x25281e0_0, v0x2527920_0, v0x25279c0_0, v0x2527a60_0, v0x2527ba0_0, v0x2527e20_0, v0x2527d80_0, v0x2527ce0_0, v0x2527c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24cd320;
T_9 ;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24cd320;
T_10 ;
    %wait E_0x24e0350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2527ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
    %load/vec4 v0x2528110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2527ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2527e20_0;
    %load/vec4 v0x2527e20_0;
    %load/vec4 v0x2527d80_0;
    %xor;
    %load/vec4 v0x2527e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2527ce0_0;
    %load/vec4 v0x2527ce0_0;
    %load/vec4 v0x2527c40_0;
    %xor;
    %load/vec4 v0x2527ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2527ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2527ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/ece241_2013_q2/iter0/response22/top_module.sv";
