{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651502090980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651502090980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 09:34:50 2022 " "Processing started: Mon May 02 09:34:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651502090980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502090980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off W8Lab -c W8Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off W8Lab -c W8Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502090980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651502092151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651502092151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_256_x8_lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_256_x8_lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_256_x8_lab8-SYN " "Found design unit 1: rom_256_x8_lab8-SYN" {  } { { "rom_256_x8_lab8.vhd" "" { Text "C:/ce1911/lab/08_memory/rom_256_x8_lab8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106070 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_256_x8_lab8 " "Found entity 1: rom_256_x8_lab8" {  } { { "rom_256_x8_lab8.vhd" "" { Text "C:/ce1911/lab/08_memory/rom_256_x8_lab8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_part1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab8_part1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_part1-behavioral " "Found design unit 1: lab8_part1-behavioral" {  } { { "lab8_part1.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part1.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106079 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_part1 " "Found entity 1: lab8_part1" {  } { { "lab8_part1.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part1.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7DECODE-MULTIPLEXER " "Found design unit 1: SEG7DECODE-MULTIPLEXER" {  } { { "SEG7DECODE.vhd" "" { Text "C:/ce1911/lab/08_memory/SEG7DECODE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106088 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7DECODE " "Found entity 1: SEG7DECODE" {  } { { "SEG7DECODE.vhd" "" { Text "C:/ce1911/lab/08_memory/SEG7DECODE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_part1_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab8_part1_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_part1_tb-testbench " "Found design unit 1: lab8_part1_tb-testbench" {  } { { "lab8_part1_tb.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part1_tb.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106104 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_part1_tb " "Found entity 1: lab8_part1_tb" {  } { { "lab8_part1_tb.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part1_tb.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_part1_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab8_part1_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_part1_de10-HW " "Found design unit 1: lab8_part1_de10-HW" {  } { { "lab8_part1_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part1_de10.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106104 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_part1_de10 " "Found entity 1: lab8_part1_de10" {  } { { "lab8_part1_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part1_de10.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clock_1hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_1hz-behavioral " "Found design unit 1: clock_1hz-behavioral" {  } { { "clock_1hz.vhdl" "" { Text "C:/ce1911/lab/08_memory/clock_1hz.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106117 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.vhdl" "" { Text "C:/ce1911/lab/08_memory/clock_1hz.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256_x8_inferred_lab8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_256_x8_inferred_lab8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256_x8_inferred_lab8-behavioral " "Found design unit 1: ram_256_x8_inferred_lab8-behavioral" {  } { { "ram_256_x8_inferred_lab8.vhdl" "" { Text "C:/ce1911/lab/08_memory/ram_256_x8_inferred_lab8.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106127 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_256_x8_inferred_lab8 " "Found entity 1: ram_256_x8_inferred_lab8" {  } { { "ram_256_x8_inferred_lab8.vhdl" "" { Text "C:/ce1911/lab/08_memory/ram_256_x8_inferred_lab8.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_part2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab8_part2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_part2-behavioral " "Found design unit 1: lab8_part2-behavioral" {  } { { "lab8_part2.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106133 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_part2 " "Found entity 1: lab8_part2" {  } { { "lab8_part2.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_part2_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab8_part2_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_part2_tb-testbench " "Found design unit 1: lab8_part2_tb-testbench" {  } { { "lab8_part2_tb.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_tb.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106147 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_part2_tb " "Found entity 1: lab8_part2_tb" {  } { { "lab8_part2_tb.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_tb.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_part2_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab8_part2_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_part2_de10-HW " "Found design unit 1: lab8_part2_de10-HW" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106157 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_part2_de10 " "Found entity 1: lab8_part2_de10" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502106157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502106157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_part2_de10 " "Elaborating entity \"lab8_part2_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651502106425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1hz clock_1hz:CK " "Elaborating entity \"clock_1hz\" for hierarchy \"clock_1hz:CK\"" {  } { { "lab8_part2_de10.vhdl" "CK" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651502106445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_part2 lab8_part2:DUT " "Elaborating entity \"lab8_part2\" for hierarchy \"lab8_part2:DUT\"" {  } { { "lab8_part2_de10.vhdl" "DUT" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651502106455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256_x8_inferred_lab8 lab8_part2:DUT\|ram_256_x8_inferred_lab8:MEMORY " "Elaborating entity \"ram_256_x8_inferred_lab8\" for hierarchy \"lab8_part2:DUT\|ram_256_x8_inferred_lab8:MEMORY\"" {  } { { "lab8_part2.vhdl" "MEMORY" { Text "C:/ce1911/lab/08_memory/lab8_part2.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651502106474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DECODE lab8_part2:DUT\|SEG7DECODE:SSEG_A_DEC " "Elaborating entity \"SEG7DECODE\" for hierarchy \"lab8_part2:DUT\|SEG7DECODE:SSEG_A_DEC\"" {  } { { "lab8_part2.vhdl" "SSEG_A_DEC" { Text "C:/ce1911/lab/08_memory/lab8_part2.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651502106494 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab8_part2:DUT\|ram_256_x8_inferred_lab8:MEMORY\|mySRAM " "RAM logic \"lab8_part2:DUT\|ram_256_x8_inferred_lab8:MEMORY\|mySRAM\" is uninferred due to asynchronous read logic" {  } { { "ram_256_x8_inferred_lab8.vhdl" "mySRAM" { Text "C:/ce1911/lab/08_memory/ram_256_x8_inferred_lab8.vhdl" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651502106967 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651502106967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab8_part2_de10.vhdl" "" { Text "C:/ce1911/lab/08_memory/lab8_part2_de10.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651502107522 "|lab8_part2_de10|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651502107522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651502107635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651502108374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651502108374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "565 " "Implemented 565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651502108557 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651502108557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "521 " "Implemented 521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651502108557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651502108557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651502108581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 09:35:08 2022 " "Processing ended: Mon May 02 09:35:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651502108581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651502108581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651502108581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502108581 ""}
