/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [8:0] _01_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z & in_data[160]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z[2] | celloutsig_0_7z);
  assign celloutsig_1_0z = ~in_data[147];
  assign celloutsig_1_8z = ~celloutsig_1_5z;
  assign celloutsig_0_12z = ~celloutsig_0_3z[2];
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_5z) & (in_data[131] | in_data[147]));
  assign celloutsig_0_23z = ~((celloutsig_0_1z[11] | celloutsig_0_13z) & (celloutsig_0_1z[10] | celloutsig_0_9z[7]));
  assign celloutsig_0_7z = celloutsig_0_6z[3] | celloutsig_0_3z[2];
  assign celloutsig_0_35z = ~(celloutsig_0_29z ^ celloutsig_0_16z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z ^ celloutsig_1_11z[8]);
  assign celloutsig_1_11z = { celloutsig_1_4z[11:2], celloutsig_1_10z } + { celloutsig_1_4z[9:0], in_data[147] };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z } + { celloutsig_0_2z[3:2], celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_0z[9:2] + _00_;
  assign celloutsig_0_2z = celloutsig_0_1z[10:5] + celloutsig_0_0z[12:7];
  reg [8:0] _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _16_ <= 9'h000;
    else _16_ <= { in_data[10], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z };
  assign { _01_[8], _00_ } = _16_;
  assign celloutsig_1_4z = in_data[182:169] & { in_data[120:118], celloutsig_1_0z, in_data[147], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, in_data[147], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[10:7] & { celloutsig_0_3z[2], celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:1] & celloutsig_0_0z[11:0];
  assign celloutsig_1_14z = { celloutsig_1_4z[7:4], in_data[147] } == celloutsig_1_11z[5:1];
  assign celloutsig_1_7z = { celloutsig_1_4z[11:1], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } >= { celloutsig_1_4z[13:1], celloutsig_1_6z };
  assign celloutsig_0_10z = celloutsig_0_0z[8:0] >= { celloutsig_0_2z[2], celloutsig_0_9z };
  assign celloutsig_1_16z = celloutsig_1_4z[9:3] > { celloutsig_1_11z[7:3], celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_1_17z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_16z, in_data[147], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_14z } > { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_2z[5:4], celloutsig_0_6z } > _00_;
  assign celloutsig_0_37z = { celloutsig_0_5z[1:0], celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_14z } <= { _00_[5:3], celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_6z = { celloutsig_1_4z[6:3], in_data[147] } <= in_data[111:107];
  assign celloutsig_1_19z = { celloutsig_1_11z[6:5], celloutsig_1_0z } <= celloutsig_1_11z[7:5];
  assign celloutsig_0_4z = { celloutsig_0_0z[12:3], celloutsig_0_2z } && { celloutsig_0_1z[8:5], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[181:171], celloutsig_1_0z } && { in_data[122:115], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[95:79] * in_data[44:28];
  assign celloutsig_0_6z = { celloutsig_0_5z[2:1], celloutsig_0_5z } * { celloutsig_0_2z[4:3], celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_11z[10:7] * { celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_0_21z = { _00_[5:4], celloutsig_0_18z } * { celloutsig_0_6z[5], celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_3z = celloutsig_0_2z[2:0] ~^ celloutsig_0_0z[12:10];
  assign celloutsig_0_38z = { _00_[3:0], celloutsig_0_7z, celloutsig_0_21z } ~^ { celloutsig_0_6z[5:1], celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[170]) | (celloutsig_1_1z & in_data[147]));
  assign celloutsig_1_12z = ~((celloutsig_1_4z[2] & celloutsig_1_11z[5]) | (celloutsig_1_3z & celloutsig_1_10z));
  assign celloutsig_0_16z = ~((celloutsig_0_1z[7] & celloutsig_0_10z) | (celloutsig_0_13z & celloutsig_0_7z));
  assign celloutsig_0_29z = ~((_01_[8] & celloutsig_0_9z[5]) | (celloutsig_0_9z[6] & celloutsig_0_2z[2]));
  assign _01_[7:0] = _00_;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
