============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 24 2025  04:38:57 pm
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 synth_wrapper
  1 dutty ( alu_8bit ) 
     2 Cout_buff ( d_flipflop_27 ) 
     2 S_buff ( register_8bit_2 ) 
        3 bit0 ( d_flipflop_19 ) 
        3 bit1 ( d_flipflop_20 ) 
        3 bit2 ( d_flipflop_21 ) 
        3 bit3 ( d_flipflop_22 ) 
        3 bit4 ( d_flipflop_23 ) 
        3 bit5 ( d_flipflop_24 ) 
        3 bit6 ( d_flipflop_25 ) 
        3 bit7 ( d_flipflop_26 ) 
     2 fetch_A ( register_8bit ) 
        3 bit0 ( d_flipflop ) 
        3 bit1 ( d_flipflop_1 ) 
        3 bit2 ( d_flipflop_2 ) 
        3 bit3 ( d_flipflop_3 ) 
        3 bit4 ( d_flipflop_4 ) 
        3 bit5 ( d_flipflop_5 ) 
        3 bit6 ( d_flipflop_6 ) 
        3 bit7 ( d_flipflop_7 ) 
     2 fetch_B ( register_8bit_1 ) 
        3 bit0 ( d_flipflop_11 ) 
        3 bit1 ( d_flipflop_12 ) 
        3 bit2 ( d_flipflop_13 ) 
        3 bit3 ( d_flipflop_14 ) 
        3 bit4 ( d_flipflop_15 ) 
        3 bit5 ( d_flipflop_16 ) 
        3 bit6 ( d_flipflop_17 ) 
        3 bit7 ( d_flipflop_18 ) 
     2 fetch_op ( register_3bit ) 
        3 bit0 ( d_flipflop_8 ) 
        3 bit1 ( d_flipflop_9 ) 
        3 bit2 ( d_flipflop_10 ) 
