Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 12 19:50:51 2026
| Host         : DESKTOP-6V711SS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_toplevel_timing_summary_routed.rpt -pb adder_toplevel_timing_summary_routed.pb -rpx adder_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.194        0.000                      0                  187        0.190        0.000                      0                  187        9.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.194        0.000                      0                  187        0.190        0.000                      0                  187        9.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.980ns (17.933%)  route 4.485ns (82.067%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          1.625     7.207    reg_unit/sw_s[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.331 r  reg_unit/data_q[4]_i_2/O
                         net (fo=4, routed)           0.959     8.290    reg_unit/data_q[4]_i_2_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.414 f  reg_unit/data_q[16]_i_6/O
                         net (fo=3, routed)           0.306     8.720    reg_unit/data_q[16]_i_6_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124     8.844 r  reg_unit/data_q[11]_i_3/O
                         net (fo=2, routed)           1.103     9.947    reg_unit/data_q[11]_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.152    10.099 r  reg_unit/data_q[10]_i_1/O
                         net (fo=1, routed)           0.492    10.591    reg_unit/s[10]
    SLICE_X61Y85         FDRE                                         r  reg_unit/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    24.832    reg_unit/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  reg_unit/data_q_reg[10]/C
                         clock pessimism              0.257    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)       -0.269    24.784    reg_unit/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             15.007ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.182ns (23.900%)  route 3.764ns (76.100%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 24.833 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.133    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  sw_sync/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sw_sync/data_q_reg[11]/Q
                         net (fo=10, routed)          2.106     7.695    reg_unit/sw_s[11]
    SLICE_X59Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.819 r  reg_unit/data_q[14]_i_4/O
                         net (fo=3, routed)           0.676     8.494    reg_unit/data_q[14]_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.152     8.646 r  reg_unit/data_q[16]_i_7/O
                         net (fo=1, routed)           0.418     9.064    reg_unit/data_q[16]_i_7_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.390 r  reg_unit/data_q[16]_i_2/O
                         net (fo=2, routed)           0.564     9.954    sw_sync/data_q_reg[16]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124    10.078 r  sw_sync/data_q[16]_i_1/O
                         net (fo=1, routed)           0.000    10.078    reg_unit/D[2]
    SLICE_X59Y87         FDRE                                         r  reg_unit/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    24.833    reg_unit/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  reg_unit/data_q_reg[16]/C
                         clock pessimism              0.257    25.090    
                         clock uncertainty           -0.035    25.054    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.031    25.085    reg_unit/data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         25.085    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                 15.007    

Slack (MET) :             15.009ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.182ns (23.920%)  route 3.760ns (76.080%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 24.833 - 20.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.625     5.133    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  sw_sync/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  sw_sync/data_q_reg[11]/Q
                         net (fo=10, routed)          2.106     7.695    reg_unit/sw_s[11]
    SLICE_X59Y85         LUT6 (Prop_lut6_I3_O)        0.124     7.819 r  reg_unit/data_q[14]_i_4/O
                         net (fo=3, routed)           0.676     8.494    reg_unit/data_q[14]_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.152     8.646 r  reg_unit/data_q[16]_i_7/O
                         net (fo=1, routed)           0.418     9.064    reg_unit/data_q[16]_i_7_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.326     9.390 r  reg_unit/data_q[16]_i_2/O
                         net (fo=2, routed)           0.560     9.950    reg_unit/data_q_reg[12]_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.074 r  reg_unit/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000    10.074    reg_unit/s[15]
    SLICE_X59Y87         FDRE                                         r  reg_unit/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.504    24.833    reg_unit/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  reg_unit/data_q_reg[15]/C
                         clock pessimism              0.257    25.090    
                         clock uncertainty           -0.035    25.054    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.029    25.083    reg_unit/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         25.083    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 15.009    

Slack (MET) :             15.118ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.244ns (25.653%)  route 3.605ns (74.347%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.609     5.117    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  sw_sync/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.635 f  sw_sync/data_q_reg[4]/Q
                         net (fo=12, routed)          1.468     7.103    sw_sync/sw_s[4]
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.150     7.253 r  sw_sync/data_q[16]_i_11/O
                         net (fo=1, routed)           0.452     7.705    sw_sync/data_q[16]_i_11_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I0_O)        0.328     8.033 f  sw_sync/data_q[16]_i_8/O
                         net (fo=4, routed)           1.015     9.049    reg_unit/data_q_reg[11]_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  reg_unit/data_q[14]_i_2/O
                         net (fo=3, routed)           0.670     9.842    sw_sync/data_q_reg[14]_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.966 r  sw_sync/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.966    reg_unit/D[1]
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    24.832    reg_unit/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[14]/C
                         clock pessimism              0.257    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.031    25.084    reg_unit/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         25.084    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 15.118    

Slack (MET) :             15.119ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.244ns (25.667%)  route 3.603ns (74.333%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.609     5.117    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  sw_sync/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.635 f  sw_sync/data_q_reg[4]/Q
                         net (fo=12, routed)          1.468     7.103    sw_sync/sw_s[4]
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.150     7.253 r  sw_sync/data_q[16]_i_11/O
                         net (fo=1, routed)           0.452     7.705    sw_sync/data_q[16]_i_11_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I0_O)        0.328     8.033 f  sw_sync/data_q[16]_i_8/O
                         net (fo=4, routed)           1.015     9.049    reg_unit/data_q_reg[11]_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  reg_unit/data_q[14]_i_2/O
                         net (fo=3, routed)           0.667     9.840    reg_unit/data_q_reg[8]_0
    SLICE_X58Y85         LUT3 (Prop_lut3_I0_O)        0.124     9.964 r  reg_unit/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     9.964    reg_unit/s[12]
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    24.832    reg_unit/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[12]/C
                         clock pessimism              0.257    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.029    25.082    reg_unit/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                 15.119    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.272ns (26.094%)  route 3.603ns (73.906%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.609     5.117    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  sw_sync/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.635 f  sw_sync/data_q_reg[4]/Q
                         net (fo=12, routed)          1.468     7.103    sw_sync/sw_s[4]
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.150     7.253 r  sw_sync/data_q[16]_i_11/O
                         net (fo=1, routed)           0.452     7.705    sw_sync/data_q[16]_i_11_n_0
    SLICE_X60Y86         LUT5 (Prop_lut5_I0_O)        0.328     8.033 f  sw_sync/data_q[16]_i_8/O
                         net (fo=4, routed)           1.015     9.049    reg_unit/data_q_reg[11]_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.173 r  reg_unit/data_q[14]_i_2/O
                         net (fo=3, routed)           0.667     9.840    reg_unit/data_q_reg[8]_0
    SLICE_X58Y85         LUT5 (Prop_lut5_I2_O)        0.152     9.992 r  reg_unit/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     9.992    reg_unit/s[13]
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    24.832    reg_unit/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[13]/C
                         clock pessimism              0.257    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.075    25.128    reg_unit/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         25.128    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.281ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.821ns (18.634%)  route 3.585ns (81.366%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 24.831 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          1.625     7.207    reg_unit/sw_s[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.331 r  reg_unit/data_q[4]_i_2/O
                         net (fo=4, routed)           1.040     8.371    reg_unit/data_q[4]_i_2_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.495 r  reg_unit/data_q[5]_i_2/O
                         net (fo=3, routed)           0.584     9.079    reg_unit/data_q[5]_i_2_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I2_O)        0.117     9.196 r  reg_unit/data_q[5]_i_1/O
                         net (fo=1, routed)           0.336     9.532    reg_unit/s[5]
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    24.831    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[5]/C
                         clock pessimism              0.257    25.088    
                         clock uncertainty           -0.035    25.052    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)       -0.240    24.812    reg_unit/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 15.281    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.952ns (20.408%)  route 3.713ns (79.592%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 24.831 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          1.625     7.207    reg_unit/sw_s[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.331 r  reg_unit/data_q[4]_i_2/O
                         net (fo=4, routed)           1.040     8.371    reg_unit/data_q[4]_i_2_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.495 r  reg_unit/data_q[5]_i_2/O
                         net (fo=3, routed)           0.584     9.079    reg_unit/data_q[5]_i_2_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.203 r  reg_unit/data_q[7]_i_2/O
                         net (fo=2, routed)           0.464     9.667    reg_unit/data_q[7]_i_2_n_0
    SLICE_X60Y84         LUT3 (Prop_lut3_I2_O)        0.124     9.791 r  reg_unit/data_q[6]_i_1/O
                         net (fo=1, routed)           0.000     9.791    reg_unit/s[6]
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502    24.831    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  reg_unit/data_q_reg[6]/C
                         clock pessimism              0.257    25.088    
                         clock uncertainty           -0.035    25.052    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.077    25.129    reg_unit/data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         25.129    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.378ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.952ns (20.575%)  route 3.675ns (79.425%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          1.625     7.207    reg_unit/sw_s[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.331 r  reg_unit/data_q[4]_i_2/O
                         net (fo=4, routed)           1.040     8.371    reg_unit/data_q[4]_i_2_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.495 r  reg_unit/data_q[5]_i_2/O
                         net (fo=3, routed)           0.584     9.079    reg_unit/data_q[5]_i_2_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.203 r  reg_unit/data_q[7]_i_2/O
                         net (fo=2, routed)           0.426     9.629    reg_unit/data_q[7]_i_2_n_0
    SLICE_X60Y85         LUT5 (Prop_lut5_I4_O)        0.124     9.753 r  reg_unit/data_q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.753    reg_unit/s[7]
    SLICE_X60Y85         FDRE                                         r  reg_unit/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    24.832    reg_unit/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  reg_unit/data_q_reg[7]/C
                         clock pessimism              0.257    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)        0.077    25.130    reg_unit/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         25.130    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                 15.378    

Slack (MET) :             15.461ns  (required time - arrival time)
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.952ns (21.174%)  route 3.544ns (78.826%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.618     5.126    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          1.625     7.207    reg_unit/sw_s[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.331 f  reg_unit/data_q[4]_i_2/O
                         net (fo=4, routed)           1.040     8.371    reg_unit/data_q[4]_i_2_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.495 f  reg_unit/data_q[5]_i_2/O
                         net (fo=3, routed)           0.410     8.905    reg_unit/data_q[5]_i_2_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.029 r  reg_unit/data_q[9]_i_2/O
                         net (fo=2, routed)           0.469     9.498    reg_unit/data_q[9]_i_2_n_0
    SLICE_X59Y86         LUT3 (Prop_lut3_I2_O)        0.124     9.622 r  reg_unit/data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     9.622    reg_unit/s[8]
    SLICE_X59Y86         FDRE                                         r  reg_unit/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    N15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    21.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.503    24.832    reg_unit/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  reg_unit/data_q_reg[8]/C
                         clock pessimism              0.257    25.089    
                         clock uncertainty           -0.035    25.053    
    SLICE_X59Y86         FDRE (Setup_fdre_C_D)        0.029    25.082    reg_unit/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                 15.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 run_once/prev_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            run_once/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    run_once/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  run_once/prev_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.128     1.584 r  run_once/prev_in_reg/Q
                         net (fo=1, routed)           0.054     1.639    run_once/prev_in
    SLICE_X59Y84         LUT2 (Prop_lut2_I0_O)        0.099     1.738 r  run_once/out_i_1/O
                         net (fo=1, routed)           0.000     1.738    run_once/out_d
    SLICE_X59Y84         FDRE                                         r  run_once/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    run_once/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  run_once/out_reg/C
                         clock pessimism             -0.513     1.456    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.091     1.547    run_once/out_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            run_once/prev_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.632%)  route 0.182ns (56.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  button_sync[0]/q_reg/Q
                         net (fo=3, routed)           0.182     1.779    run_once/prev_in_reg_0
    SLICE_X59Y84         FDRE                                         r  run_once/prev_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.855     1.969    run_once/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  run_once/prev_in_reg/C
                         clock pessimism             -0.479     1.490    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.075     1.565    run_once/prev_in_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reg_unit/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_unit/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.738%)  route 0.108ns (32.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    reg_unit/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.128     1.584 r  reg_unit/data_q_reg[13]/Q
                         net (fo=11, routed)          0.108     1.692    sw_sync/Q[6]
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.099     1.791 r  sw_sync/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.791    reg_unit/D[1]
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    reg_unit/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[14]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.092     1.548    reg_unit/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[0]/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.453    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  button_sync[0]/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  button_sync[0]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.703    button_sync[0]/counter_reg_n_0_[7]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  button_sync[0]/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    button_sync[0]/counter_reg[4]_i_1__1_n_4
    SLICE_X61Y81         FDRE                                         r  button_sync[0]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.966    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  button_sync[0]/counter_reg[7]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.558    button_sync[0]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[0]/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  button_sync[0]/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[0]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.704    button_sync[0]/counter_reg_n_0_[11]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  button_sync[0]/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.812    button_sync[0]/counter_reg[8]_i_1__1_n_4
    SLICE_X61Y82         FDRE                                         r  button_sync[0]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.967    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  button_sync[0]/counter_reg[11]/C
                         clock pessimism             -0.513     1.454    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.559    button_sync[0]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[0]/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.584     1.452    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  button_sync[0]/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  button_sync[0]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.702    button_sync[0]/counter_reg_n_0_[3]
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  button_sync[0]/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.810    button_sync[0]/counter_reg[0]_i_3__0_n_4
    SLICE_X61Y80         FDRE                                         r  button_sync[0]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.851     1.965    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  button_sync[0]/counter_reg[3]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.105     1.557    button_sync[0]/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[1]/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.586     1.454    button_sync[1]/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  button_sync[1]/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  button_sync[1]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.704    button_sync[1]/counter_reg_n_0_[11]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  button_sync[1]/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    button_sync[1]/counter_reg[8]_i_1__0_n_4
    SLICE_X63Y81         FDRE                                         r  button_sync[1]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    button_sync[1]/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  button_sync[1]/counter_reg[11]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.559    button_sync[1]/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[1]/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.584     1.452    button_sync[1]/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  button_sync[1]/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  button_sync[1]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.702    button_sync[1]/counter_reg_n_0_[3]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  button_sync[1]/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.810    button_sync[1]/counter_reg[0]_i_3_n_4
    SLICE_X63Y79         FDRE                                         r  button_sync[1]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.852     1.966    button_sync[1]/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  button_sync[1]/counter_reg[3]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.105     1.557    button_sync[1]/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[1]/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.453    button_sync[1]/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  button_sync[1]/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  button_sync[1]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.703    button_sync[1]/counter_reg_n_0_[7]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  button_sync[1]/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    button_sync[1]/counter_reg[4]_i_1__0_n_4
    SLICE_X63Y80         FDRE                                         r  button_sync[1]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.967    button_sync[1]/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  button_sync[1]/counter_reg[7]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.105     1.558    button_sync[1]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 button_sync[0]/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_sync[0]/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.585     1.453    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  button_sync[0]/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  button_sync[0]/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.700    button_sync[0]/counter_reg_n_0_[4]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  button_sync[0]/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.815    button_sync[0]/counter_reg[4]_i_1__1_n_7
    SLICE_X61Y81         FDRE                                         r  button_sync[0]/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.853     1.966    button_sync[0]/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  button_sync[0]/counter_reg[4]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.558    button_sync[0]/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y80   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y82   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y82   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y83   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y83   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y83   button_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y83   button_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y80   button_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y80   button_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y80   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y80   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y80   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y80   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y82   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X61Y83   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 4.048ns (38.237%)  route 6.538ns (61.763%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.118     7.943 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          1.026     8.969    reg_unit/hex_grid_b_OBUF[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.326     9.295 f  reg_unit/hex_seg_b_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.665     9.960    reg_unit/hex_seg_b_OBUF[1]_inst_i_5_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.084 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.292    10.376    reg_unit/hex_seg_b_OBUF[1]_inst_i_2_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.500 r  reg_unit/hex_seg_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.317    12.818    hex_seg_b_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    15.717 r  hex_seg_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.717    hex_seg_b[1]
    G5                                                                r  hex_seg_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 3.902ns (37.948%)  route 6.381ns (62.052%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.118     7.943 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          1.173     9.116    reg_unit/hex_grid_b_OBUF[0]
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.326     9.442 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.468     9.910    reg_unit/hex_seg_b_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.034 r  reg_unit/hex_seg_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.504    12.537    hex_seg_b_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.416 r  hex_seg_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.416    hex_seg_b[2]
    J3                                                                r  hex_seg_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_b[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 4.063ns (39.643%)  route 6.185ns (60.357%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.949 f  hex_a/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=6, routed)           0.578     8.526    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.118     8.644 f  reg_unit/hex_seg_b_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.672     9.317    reg_unit/hex_seg_b_OBUF[4]_inst_i_5_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.326     9.643 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.544    10.187    reg_unit/hex_seg_b_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.311 r  reg_unit/hex_seg_b_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.154    12.465    hex_seg_b_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.380 r  hex_seg_b_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.380    hex_seg_b[4]
    F4                                                                r  hex_seg_b[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 3.868ns (38.962%)  route 6.059ns (61.038%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.949 f  hex_a/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=6, routed)           0.810     8.758    sw_sync/hex_seg_a_OBUF[6]_inst_i_2_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.124     8.882 f  sw_sync/hex_seg_a_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.823     9.705    sw_sync/hex_seg_a_OBUF[4]_inst_i_5_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.829 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.282    10.111    sw_sync/hex_seg_a_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.235 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.907    12.143    hex_seg_a_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.058 r  hex_seg_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.058    hex_seg_a[4]
    D7                                                                r  hex_seg_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.287ns (43.399%)  route 5.591ns (56.601%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.118     7.943 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.864     8.807    sw_sync/hex_grid_b_OBUF[0]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.354     9.161 f  sw_sync/hex_seg_a_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.433     9.594    sw_sync/hex_seg_a_OBUF[2]_inst_i_6_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.326     9.920 f  sw_sync/hex_seg_a_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.394    10.314    sw_sync/hex_seg_a_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.438 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663    12.101    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.010 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.010    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 4.086ns (41.457%)  route 5.769ns (58.543%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.949 f  hex_a/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=6, routed)           0.660     8.609    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.150     8.759 f  reg_unit/hex_seg_b_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.783     9.542    reg_unit/hex_seg_b_OBUF[6]_inst_i_5_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.326     9.868 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.263    10.131    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.826    12.081    hex_seg_b_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    14.987 r  hex_seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.987    hex_seg_b[6]
    E5                                                                r  hex_seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.751ns  (logic 4.102ns (42.069%)  route 5.649ns (57.931%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     7.949 f  hex_a/hex_seg_a_OBUF[2]_inst_i_5/O
                         net (fo=6, routed)           0.810     8.758    sw_sync/hex_seg_a_OBUF[6]_inst_i_2_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.910 f  sw_sync/hex_seg_a_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.266     9.176    sw_sync/hex_seg_a_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.332     9.508 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.674    10.182    sw_sync/hex_seg_a_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.306 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663    11.969    hex_seg_a_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    14.883 r  hex_seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.883    hex_seg_a[6]
    C4                                                                r  hex_seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 4.065ns (42.781%)  route 5.437ns (57.219%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.118     7.943 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.864     8.807    sw_sync/hex_grid_b_OBUF[0]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.326     9.133 f  sw_sync/hex_seg_a_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.649     9.782    sw_sync/hex_seg_a_OBUF[1]_inst_i_6_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.906 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.162    10.068    sw_sync/hex_seg_a_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.192 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525    11.717    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    14.634 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.634    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_b[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.226ns  (logic 3.979ns (43.130%)  route 5.247ns (56.870%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.620     5.128    reg_unit/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  reg_unit/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  reg_unit/data_q_reg[12]/Q
                         net (fo=12, routed)          1.347     6.931    reg_unit/Q[5]
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.150     7.081 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.290     7.371    reg_unit/hex_seg_b_OBUF[5]_inst_i_4_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.348     7.719 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.961     8.680    reg_unit/hex_seg_b_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I1_O)        0.124     8.804 r  reg_unit/hex_seg_b_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.649    11.453    hex_seg_b_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    14.354 r  hex_seg_b_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.354    hex_seg_b[5]
    H3                                                                r  hex_seg_b[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_grid_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 3.683ns (41.047%)  route 5.290ns (58.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.624     5.132    hex_a/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  hex_a/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  hex_a/counter_reg[16]/Q
                         net (fo=27, routed)          2.237     7.825    hex_a/p_0_in[1]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.118     7.943 r  hex_a/hex_grid_a_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          3.053    10.996    hex_grid_b_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.109    14.105 r  hex_grid_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.105    hex_grid_a[0]
    G6                                                                r  hex_grid_a[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_sync/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.412ns (71.124%)  route 0.573ns (28.876%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sw_sync/data_q_reg[9]/Q
                         net (fo=13, routed)          0.239     1.836    sw_sync/sw_s[9]
    SLICE_X64Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.054     1.935    sw_sync/hex_seg_a_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.980 r  sw_sync/hex_seg_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.261    hex_seg_a_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.442 r  hex_seg_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.442    hex_seg_a[1]
    B4                                                                r  hex_seg_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.355ns (67.780%)  route 0.644ns (32.220%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    hex_a/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_a/counter_reg[15]/Q
                         net (fo=21, routed)          0.257     1.858    sw_sync/p_0_in[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.903 r  sw_sync/hex_seg_a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.289    hex_seg_a_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.458 r  hex_seg_a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.458    hex_seg_a[5]
    D6                                                                r  hex_seg_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.359ns (67.393%)  route 0.658ns (32.607%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.327     1.923    sw_sync/reset_s
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  sw_sync/hex_seg_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.299    hex_seg_a_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.472 r  hex_seg_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.472    hex_seg_a[2]
    D5                                                                r  hex_seg_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_b[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.401ns (69.363%)  route 0.619ns (30.637%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.457    reg_unit/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  reg_unit/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  reg_unit/data_q_reg[15]/Q
                         net (fo=9, routed)           0.148     1.747    reg_unit/Q[8]
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.082     1.874    reg_unit/hex_seg_b_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  reg_unit/hex_seg_b_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.307    hex_seg_b_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     3.477 r  hex_seg_b_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.477    hex_seg_b[6]
    E5                                                                r  hex_seg_b[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.350ns (66.595%)  route 0.677ns (33.405%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    hex_a/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_a/counter_reg[15]/Q
                         net (fo=21, routed)          0.282     1.883    sw_sync/p_0_in[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  sw_sync/hex_seg_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.322    hex_seg_a_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     3.486 r  hex_seg_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.486    hex_seg_a[0]
    E6                                                                r  hex_seg_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_grid_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.425ns (68.992%)  route 0.641ns (31.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.303     1.899    hex_a/reset_s
    SLICE_X65Y84         LUT3 (Prop_lut3_I0_O)        0.042     1.941 r  hex_a/hex_grid_a_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.338     2.279    hex_grid_b_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.242     3.521 r  hex_grid_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.521    hex_grid_a[3]
    B3                                                                r  hex_grid_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.364ns (65.371%)  route 0.723ns (34.629%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    hex_a/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_a/counter_reg[15]/Q
                         net (fo=21, routed)          0.392     1.992    sw_sync/p_0_in[0]
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.037 r  sw_sync/hex_seg_a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.368    hex_seg_a_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.546 r  hex_seg_a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.546    hex_seg_a[6]
    C4                                                                r  hex_seg_a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_grid_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.361ns (64.772%)  route 0.740ns (35.228%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  button_sync[1]/q_reg/Q
                         net (fo=55, routed)          0.401     1.998    hex_a/reset_s
    SLICE_X65Y85         LUT3 (Prop_lut3_I1_O)        0.045     2.043 r  hex_a/hex_grid_a_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.339     2.382    hex_grid_b_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.557 r  hex_grid_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.557    hex_grid_a[2]
    C3                                                                r  hex_grid_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_a/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.366ns (62.779%)  route 0.810ns (37.221%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.459    hex_a/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  hex_a/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  hex_a/counter_reg[15]/Q
                         net (fo=21, routed)          0.373     1.974    sw_sync/p_0_in[0]
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  sw_sync/hex_seg_a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.455    hex_seg_a_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         1.180     3.635 r  hex_seg_a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.635    hex_seg_a[4]
    D7                                                                r  hex_seg_a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sync/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_seg_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.403ns (64.198%)  route 0.782ns (35.802%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.456    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  sw_sync/data_q_reg[1]/Q
                         net (fo=10, routed)          0.290     1.887    sw_sync/sw_s[1]
    SLICE_X65Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.932 f  sw_sync/hex_seg_a_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.049     1.981    sw_sync/hex_seg_a_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y85         LUT4 (Prop_lut4_I3_O)        0.045     2.026 r  sw_sync/hex_seg_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.470    hex_seg_a_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.641 r  hex_seg_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.641    hex_seg_a[3]
    C5                                                                r  hex_seg_a[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.316ns (43.677%)  route 1.698ns (56.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.698     3.014    button_sync[0]/run_i_IBUF
    SLICE_X62Y77         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495     4.824    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 1.328ns (44.461%)  route 1.659ns (55.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.659     2.986    sw_sync/sw_i_IBUF[2]
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502     4.831    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 1.322ns (45.137%)  route 1.606ns (54.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.606     2.928    button_sync[1]/reset_IBUF
    SLICE_X64Y78         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.497     4.826    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 1.325ns (46.183%)  route 1.544ns (53.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.544     2.870    sw_sync/sw_i_IBUF[0]
    SLICE_X65Y77         FDRE                                         r  sw_sync/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495     4.824    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sw_sync/data_q_reg[0]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.327ns (46.879%)  route 1.504ns (53.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.504     2.831    sw_sync/sw_i_IBUF[1]
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.502     4.831    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[1]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync/data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 1.350ns (50.503%)  route 1.323ns (49.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.323     2.674    sw_sync/sw_i_IBUF[3]
    SLICE_X65Y77         FDRE                                         r  sw_sync/data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495     4.824    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y77         FDRE                                         r  sw_sync/data_q_reg[3]/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.670ns  (logic 1.349ns (50.535%)  route 1.321ns (49.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.321     2.670    sw_sync/sw_i_IBUF[5]
    SLICE_X64Y81         FDRE                                         r  sw_sync/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  sw_sync/data_q_reg[5]/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 1.325ns (50.847%)  route 1.281ns (49.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.281     2.605    sw_sync/sw_i_IBUF[4]
    SLICE_X64Y77         FDRE                                         r  sw_sync/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.495     4.824    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  sw_sync/data_q_reg[4]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.536ns  (logic 1.326ns (52.268%)  route 1.211ns (47.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.211     2.536    sw_sync/sw_i_IBUF[6]
    SLICE_X64Y81         FDRE                                         r  sw_sync/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.499     4.828    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  sw_sync/data_q_reg[6]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 1.340ns (54.138%)  route 1.135ns (45.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.135     2.475    sw_sync/sw_i_IBUF[13]
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507     4.836    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.425ns (55.583%)  route 0.340ns (44.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.340     0.765    sw_sync/sw_i_IBUF[10]
    SLICE_X64Y83         FDRE                                         r  sw_sync/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  sw_sync/data_q_reg[10]/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.420ns (54.750%)  route 0.347ns (45.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.347     0.768    sw_sync/sw_i_IBUF[11]
    SLICE_X65Y91         FDRE                                         r  sw_sync/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.976    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  sw_sync/data_q_reg[11]/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.416ns (52.896%)  route 0.371ns (47.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.371     0.787    sw_sync/sw_i_IBUF[15]
    SLICE_X64Y93         FDRE                                         r  sw_sync/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.977    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  sw_sync/data_q_reg[15]/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.424ns (53.259%)  route 0.372ns (46.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.372     0.797    sw_sync/sw_i_IBUF[9]
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[9]/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.410ns (49.612%)  route 0.416ns (50.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.416     0.826    sw_sync/sw_i_IBUF[12]
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[12]/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync/data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.413ns (49.424%)  route 0.423ns (50.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.423     0.836    sw_sync/sw_i_IBUF[7]
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.856     1.970    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync/data_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.415ns (49.306%)  route 0.427ns (50.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.427     0.842    sw_sync/sw_i_IBUF[8]
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    sw_sync/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  sw_sync/data_q_reg[8]/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.422ns (49.842%)  route 0.425ns (50.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.425     0.847    sw_sync/sw_i_IBUF[14]
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[14]/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.417ns (48.136%)  route 0.449ns (51.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.449     0.866    sw_sync/sw_i_IBUF[13]
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.975    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  sw_sync/data_q_reg[13]/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.403ns (43.468%)  route 0.524ns (56.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.524     0.926    sw_sync/sw_i_IBUF[6]
    SLICE_X64Y81         FDRE                                         r  sw_sync/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.854     1.968    sw_sync/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  sw_sync/data_q_reg[6]/C





