============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 06 2025  04:32:22 pm
  Module:                 RISC_CPU
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin memory_mem_reg[31][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[31][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[31][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin memory_mem_reg[30][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[30][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[30][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin memory_mem_reg[29][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[29][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[29][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin memory_mem_reg[28][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[28][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[28][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin memory_mem_reg[27][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[27][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[27][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin memory_mem_reg[26][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[26][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[26][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin memory_mem_reg[25][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[25][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[25][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin memory_mem_reg[24][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[24][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[24][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin memory_mem_reg[23][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[23][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[23][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin memory_mem_reg[22][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[22][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[22][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin memory_mem_reg[21][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[21][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[21][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin memory_mem_reg[20][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[20][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[20][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin memory_mem_reg[19][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[19][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[19][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin memory_mem_reg[18][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[18][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[18][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 15: MET (0 ps) Setup Check with Pin memory_mem_reg[17][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[17][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[17][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 16: MET (0 ps) Setup Check with Pin memory_mem_reg[16][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[16][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[16][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 17: MET (0 ps) Setup Check with Pin memory_mem_reg[15][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[15][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[15][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 18: MET (0 ps) Setup Check with Pin memory_mem_reg[14][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[14][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[14][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 19: MET (0 ps) Setup Check with Pin memory_mem_reg[13][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[13][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 20: MET (0 ps) Setup Check with Pin memory_mem_reg[12][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[12][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[12][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 21: MET (0 ps) Setup Check with Pin memory_mem_reg[11][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[11][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[11][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 22: MET (0 ps) Setup Check with Pin memory_mem_reg[10][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[10][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK    -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q     -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y             -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y       -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y       -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y       -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y             -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y       -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y          -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y       -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y             -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y       -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y       -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y       -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y       -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y       -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y       -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y             -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y       -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y       -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y       -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y       -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y       -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y       -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y         -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y          -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y          -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[10][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 23: MET (0 ps) Setup Check with Pin memory_mem_reg[9][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[9][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 24: MET (0 ps) Setup Check with Pin memory_mem_reg[8][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[8][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[8][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 25: MET (0 ps) Setup Check with Pin memory_mem_reg[7][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[7][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[7][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 26: MET (0 ps) Setup Check with Pin memory_mem_reg[6][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[6][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 27: MET (0 ps) Setup Check with Pin memory_mem_reg[5][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[5][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[5][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 28: MET (0 ps) Setup Check with Pin memory_mem_reg[4][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[4][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2170/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[4][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 29: MET (0 ps) Setup Check with Pin memory_mem_reg[3][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[3][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2160/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[3][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 30: MET (0 ps) Setup Check with Pin memory_mem_reg[2][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2116/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[2][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 31: MET (0 ps) Setup Check with Pin memory_mem_reg[1][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[1][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 32: MET (0 ps) Setup Check with Pin memory_mem_reg[0][0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) memory_mem_reg[0][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     220                  
     Required Time:=    4780                  
      Launch Clock:-       0                  
         Data Path:-    4779                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK   -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q    -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y            -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y      -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y      -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y      -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y            -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y      -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y         -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y      -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y            -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y      -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y      -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y      -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y      -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y      -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y      -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y            -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y      -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y      -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y      -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y      -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y      -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y      -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y        -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  drc_bufs2198/Y         -       A->Y   F     INVX1          4 12.7   231   199    4531    (-,-) 
  drc_bufs2128/Y         -       A->Y   R     INVX1          8 21.8   338   248    4779    (-,-) 
  memory_mem_reg[0][0]/D -       -      R     DFFQX1         8    -     -     0    4779    (-,-) 
#------------------------------------------------------------------------------------------------



Path 33: MET (312 ps) Setup Check with Pin ir_reg_out_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) ir_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    4544                  
             Slack:=     312                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q  -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y          -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y    -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y    -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y    -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y          -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y    -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y       -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y    -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y          -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y    -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y    -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y    -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y    -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y    -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y    -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y          -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y    -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y    -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y    -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y    -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y    -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y    -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  bus_g10__7410/Y      -       A->Y   R     TBUFX2         9 29.7   232   311    4332    (-,-) 
  g1420__1881/Y        -       B->Y   R     AND2XL         1  4.5   133   212    4544    (-,-) 
  ir_reg_out_reg[0]/D  -       -      R     DFFQX1         1    -     -     0    4544    (-,-) 
#----------------------------------------------------------------------------------------------



Path 34: MET (603 ps) Setup Check with Pin ac_reg_out_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) ir_reg_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) ac_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     146                  
     Required Time:=    4854                  
      Launch Clock:-       0                  
         Data Path:-    4251                  
             Slack:=     603                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ir_reg_out_reg[5]/CK -       -      R     (arrival)      8    -     0     0       0    (-,-) 
  ir_reg_out_reg[5]/Q  -       CK->Q  F     DFFQX2        15 45.6   389   423     423    (-,-) 
  alu/g4344/Y          -       A->Y   R     INVX3          2 11.1   140   155     578    (-,-) 
  alu/g3313__5477/Y    -       B->Y   R     CLKAND2X6      4 14.6    56   122     700    (-,-) 
  alu/g3304__9945/Y    -       B->Y   R     CLKAND2X3      3 10.6    73   104     803    (-,-) 
  alu/g3326__4329/Y    -       B->Y   F     NAND2X2        1  4.5   103    82     885    (-,-) 
  alu/g4306/Y          -       A1N->Y F     AOI2BB1X2      1  7.0   107   180    1066    (-,-) 
  alu/g3340__3680/Y    -       B->Y   R     NAND2X4        2 11.6    93    69    1135    (-,-) 
  bus_g5__5477/Y       -       A->Y   R     TBUFX12       10 50.1    83   159    1294    (-,-) 
  alu/g3610__2346/Y    -       B->Y   R     CLKAND2X2      2 11.0   100   134    1428    (-,-) 
  alu/g3638/Y          -       A->Y   F     INVX3          2  7.2    57    65    1493    (-,-) 
  alu/g3592__8246/Y    -       A0->Y  F     AO21XL         2  7.9   252   233    1726    (-,-) 
  alu/g3615__6417/Y    -       A1N->Y F     OAI2BB1X4      9 25.1   238   266    1992    (-,-) 
  alu/g3570__1666/Y    -       B0->Y  R     AOI2BB1X1      1  4.8   195   171    2163    (-,-) 
  alu/g3566__9315/Y    -       B0->Y  F     OAI21X1        1  4.5   193   172    2334    (-,-) 
  alu/g3563__4733/Y    -       B0->Y  F     AO21X2         6 17.8   177   254    2589    (-,-) 
  alu/g3560__5115/Y    -       B->Y   R     NAND2BX2       4 12.1   123   118    2707    (-,-) 
  alu/g3640/Y          -       A->Y   F     INVX1          1  4.5    90    91    2798    (-,-) 
  alu/g3554__8246/Y    -       A1N->Y F     OAI2BB1X1      2  7.5   273   216    3014    (-,-) 
  alu/g3644__8428/Y    -       B->Y   R     CLKXOR2X1      1  4.5    96   235    3248    (-,-) 
  alu/g3552__5122/Y    -       A->Y   R     MX2X1          1  4.6    94   189    3437    (-,-) 
  alu/g3551__1705/Y    -       B->Y   R     MX2X1          1  4.8    97   190    3627    (-,-) 
  alu/g3550__2802/Y    -       A1->Y  F     OAI211X1       1  4.8   314   214    3840    (-,-) 
  alu/g3549__1617/Y    -       B0->Y  R     OAI21X1        2  7.5   283   180    4021    (-,-) 
  g1415__1705/Y        -       B->Y   R     AND2XL         1  4.6   138   231    4251    (-,-) 
  ac_reg_out_reg[0]/D  -       -      R     DFFQXL         1    -     -     0    4251    (-,-) 
#----------------------------------------------------------------------------------------------



Path 35: MET (992 ps) Setup Check with Pin memory_mem_out_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      95                  
     Required Time:=    4905                  
      Launch Clock:-       0                  
         Data Path:-    3912                  
             Slack:=     992                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g959__2346/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g915__3680/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g882__6260/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g855__4319/Y               -       A->Y  F     OR4XL          1  4.5   181   421    3912    (-,-) 
  memory_mem_out_reg[0]/D    -       -     F     DFFQX1         1    -     -     0    3912    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 36: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g946__1705/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g910__6260/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g876__1666/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g850__6417/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[6]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 37: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[5]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g968__8428/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g919__5122/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g887__3680/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g854__6260/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[5]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 38: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g955__6161/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g913__5526/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g880__2398/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g849__7410/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[4]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 39: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g941__5526/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g906__6417/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g875__2346/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g856__8428/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[2]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 40: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g964__2398/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g917__2802/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g885__5526/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g853__5107/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[3]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 41: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g944__1617/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g908__2398/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g888__1617/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g851__5477/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[7]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 42: MET (1030 ps) Setup Check with Pin memory_mem_out_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) memory_mem_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      81                  
     Required Time:=    4919                  
      Launch Clock:-       0                  
         Data Path:-    3889                  
             Slack:=    1030                  

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q F     DFFRX1        10 35.3   593   547     547    (-,-) 
  g1808__2398/Y              -       S0->Y R     MX2XL         10 27.1   715   653    1199    (-,-) 
  g2259/Y                    -       A->Y  F     INVXL          3  9.4   359   419    1618    (-,-) 
  g624__1666/Y               -       A->Y  F     AND2XL         4 11.9   366   335    1954    (-,-) 
  g588__2279/Y               -       B->Y  F     AND2XL         8 21.8   663   477    2430    (-,-) 
  g948__8246/Y               -       A1->Y F     AO22XL         1  4.5   160   392    2822    (-,-) 
  g911__4319/Y               -       C0->Y R     AOI221XL       1  4.5   459   282    3104    (-,-) 
  g878__6417/Y               -       C->Y  F     NAND3XL        1  4.5   463   388    3491    (-,-) 
  g852__2398/Y               -       A->Y  F     OR4X1          1  4.5   130   398    3889    (-,-) 
  memory_mem_out_reg[1]/D    -       -     F     DFFQX1         1    -     -     0    3889    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 43: MET (1033 ps) Late External Delay Assertion at pin halt
          Group: C2O
     Startpoint: (R) phases_phase_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) halt
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    1467                  
             Slack:=    1033                  

Exceptions/Constraints:
  output_delay             2500            risc.sdc_line_7 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  phases_phase_out_reg[2]/CK -       -     R     (arrival)     40    -     0     0       0    (-,-) 
  phases_phase_out_reg[2]/Q  -       CK->Q R     DFFRX1        10 34.9   540   555     555    (-,-) 
  g2261/Y                    -       B->Y  F     NAND2BXL       3  9.4   588   487    1042    (-,-) 
  g2112__1705/Y              -       D->Y  R     NOR4BXL        1  3.9   520   425    1466    (-,-) 
  halt                       -       -     R     (port)         -    -     -     0    1467    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 44: MET (1347 ps) Setup Check with Pin ac_reg_out_reg[4]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ac_reg_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     203                  
     Required Time:=    4797                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     950                  
             Slack:=    1347                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1444/Y             (a)     A->Y  R     BUFX2         10  6.9    95   448    3450    (-,-) 
  ac_reg_out_reg[4]/D -       -     R     DFFTRXL       10    -     -     0    3450    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (1347 ps) Setup Check with Pin ac_reg_out_reg[5]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ac_reg_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     203                  
     Required Time:=    4797                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     950                  
             Slack:=    1347                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1444/Y             (a)     A->Y  R     BUFX2         10  6.9    95   448    3450    (-,-) 
  ac_reg_out_reg[5]/D -       -     R     DFFTRXL       10    -     -     0    3450    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (1361 ps) Setup Check with Pin ir_reg_out_reg[6]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ir_reg_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     162                  
     Required Time:=    4838                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     977                  
             Slack:=    1361                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1425__9315/Y       -       B->Y  R     AND2XL         1  4.5   171   476    3477    (-,-) 
  ir_reg_out_reg[6]/D -       -     R     DFFQX2         1    -     -     0    3477    (-,-) 
#--------------------------------------------------------------------------------------------



Path 47: MET (1361 ps) Setup Check with Pin ir_reg_out_reg[7]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ir_reg_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     162                  
     Required Time:=    4838                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     977                  
             Slack:=    1361                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1432__2346/Y       -       B->Y  R     AND2XL         1  4.5   171   476    3477    (-,-) 
  ir_reg_out_reg[7]/D -       -     R     DFFQX2         1    -     -     0    3477    (-,-) 
#--------------------------------------------------------------------------------------------



Path 48: MET (1361 ps) Setup Check with Pin ir_reg_out_reg[5]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ir_reg_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     162                  
     Required Time:=    4838                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     977                  
             Slack:=    1361                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1427__9945/Y       -       B->Y  R     AND2XL         1  4.5   171   476    3477    (-,-) 
  ir_reg_out_reg[5]/D -       -     R     DFFQX2         1    -     -     0    3477    (-,-) 
#--------------------------------------------------------------------------------------------



Path 49: MET (1365 ps) Setup Check with Pin ac_reg_out_reg[3]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ac_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     156                  
     Required Time:=    4844                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     978                  
             Slack:=    1365                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1419__6131/Y       -       B->Y  R     AND2XL         1  4.6   173   477    3478    (-,-) 
  ac_reg_out_reg[3]/D -       -     R     DFFQXL         1    -     -     0    3478    (-,-) 
#--------------------------------------------------------------------------------------------



Path 50: MET (1367 ps) Setup Check with Pin ac_reg_out_reg[2]/CK->D
          Group: I2C
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) ac_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     156                  
     Required Time:=    4844                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     977                  
             Slack:=    1367                  

Exceptions/Constraints:
  input_delay             2500            risc.sdc_line_6 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reset               -       -     F     (arrival)      3  9.4     0     0    2500    (-,-) 
  g2265/Y             -       A->Y  R     INVXL         15 39.1  1013   501    3001    (-,-) 
  g1418__7098/Y       -       B->Y  R     AND2XL         1  4.5   171   476    3477    (-,-) 
  ac_reg_out_reg[2]/D -       -     R     DFFQX1         1    -     -     0    3477    (-,-) 
#--------------------------------------------------------------------------------------------

