// Seed: 2367164754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_23;
  tri1 id_24 = 1'h0;
  assign id_3 = !1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19, id_20;
  and primCall (
      id_6,
      id_15,
      id_19,
      id_21,
      id_17,
      id_7,
      id_4,
      id_20,
      id_9,
      id_1,
      id_14,
      id_11,
      id_5,
      id_8,
      id_12,
      id_10
  );
  always id_7 <= 1;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_2,
      id_8,
      id_1,
      id_19,
      id_17,
      id_19,
      id_1,
      id_17,
      id_15,
      id_21,
      id_9,
      id_20,
      id_1,
      id_20,
      id_13,
      id_5,
      id_13,
      id_8,
      id_8,
      id_6
  );
  id_22(
      .id_0(-1'b0), .id_1(1)
  );
endmodule
