# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --trace --top-module top /home/xiaolu/文档/大学/ysyx/预学习/verilog/test/vsrc/top.v /home/xiaolu/文档/大学/ysyx/预学习/verilog/test/csrc/top.cpp /home/xiaolu/文档/大学/ysyx/预学习/verilog/test/build/auto_bind.cpp /home/xiaolu/文档/大学/ysyx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/xiaolu/文档/大学/ysyx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -L/usr/lib -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/xiaolu/文档/大学/ysyx/预学习/verilog/test/build/top"
T      4707 34020935  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop.cpp"
T      2932 34020877  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop.h"
T      2554 34021550  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop.mk"
T       738 34019521  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop__Syms.cpp"
T      1101 34019585  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop__Syms.h"
T      1789 34021361  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop__Trace__0.cpp"
T      3027 34021259  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop__Trace__0__Slow.cpp"
T      1010 34020998  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop___024root.h"
T      1357 34021064  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 34021038  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      5172 34021205  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5247 34021057  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 34021000  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       758 34021634  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop__ver.d"
T         0        0  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop__verFiles.dat"
T      1682 34021374  1711871570   974399353  1711871570   974399353 "./build/obj_dir/Vtop_classes.mk"
S        80 34022948  1711871279   156519040  1711871279   156519040 "/home/xiaolu/文档/大学/ysyx/预学习/verilog/test/vsrc/top.v"
S  20355712  1315088  1710321119   201502063  1710321119   201502063 "/usr/local/bin/verilator_bin"
S      3275  1315140  1710321119   411515873  1710321119   411515873 "/usr/local/share/verilator/include/verilated_std.sv"
