{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720750126925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720750126932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 10:08:46 2024 " "Processing started: Fri Jul 12 10:08:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720750126932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750126932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color_recognize_draw -c color_recognize_draw " "Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_draw -c color_recognize_draw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750126932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720750127274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720750127274 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_draw.v(33) " "Verilog HDL Expression warning at ws2812_draw.v(33): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_draw/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720750135964 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_draw.v(41) " "Verilog HDL Expression warning at ws2812_draw.v(41): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_draw/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720750135965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/ws2812_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/ws2812_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_draw " "Found entity 1: ws2812_draw" {  } { { "../../rtl/rtl_draw/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../rtl/rtl_draw/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/fsm_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/fsm_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_KEY " "Found entity 1: FSM_KEY" {  } { { "../../rtl/rtl_draw/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/FSM_KEY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../rtl/rtl_draw/counter.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(21) " "Verilog HDL Declaration information at i2c_ctrl.v(21): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../../rtl/rtl_draw/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720750135974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_ADDR reg_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"REG_ADDR\" differs only in case from object \"reg_addr\" in the same scope" {  } { { "../../rtl/rtl_draw/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720750135974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../../rtl/rtl_draw/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/draw_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/draw_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_top " "Found entity 1: draw_top" {  } { { "../../rtl/rtl_draw/draw_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/draw_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/color_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/color_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_recognize " "Found entity 1: color_recognize" {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/cls381_top_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/cls381_top_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_top_multi " "Found entity 1: cls381_top_multi" {  } { { "../../rtl/rtl_draw/cls381_top_multi.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_top_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_draw/cls381_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_draw/cls381_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_cfg_ctrl " "Found entity 1: cls381_cfg_ctrl" {  } { { "../../rtl/rtl_draw/cls381_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/cls381_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750135982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750135982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data color_recognize.v(43) " "Verilog HDL Implicit Net warning at color_recognize.v(43): created implicit net for \"data\"" {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750135982 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_KEY FSM_KEY.v(21) " "Verilog HDL Parameter Declaration warning at FSM_KEY.v(21): Parameter Declaration in module \"FSM_KEY\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_draw/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/FSM_KEY.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1720750135983 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "color_recognize.v(41) " "Verilog HDL Instantiation warning at color_recognize.v(41): instance has no name" {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections color_recognize.v(41) " "Verilog HDL error at color_recognize.v(41): using implicit port connections is a SystemVerilog feature" {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 41 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "color_recognize.v(42) " "Verilog HDL Instantiation warning at color_recognize.v(42): instance has no name" {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections color_recognize.v(42) " "Verilog HDL error at color_recognize.v(42): using implicit port connections is a SystemVerilog feature" {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 42 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "flag color_recognize.v(43) " "Verilog HDL error at color_recognize.v(43): object \"flag\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data1 color_recognize.v(43) " "Verilog HDL error at color_recognize.v(43): object \"data1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data2 color_recognize.v(43) " "Verilog HDL error at color_recognize.v(43): object \"data2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../rtl/rtl_draw/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_draw/color_recognize.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1720750135997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/FPGA/color_recognize/prj/prj_draw/output_files/color_recognize_draw.map.smsg " "Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_draw/output_files/color_recognize_draw.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750136010 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720750136038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 12 10:08:56 2024 " "Processing ended: Fri Jul 12 10:08:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720750136038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720750136038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720750136038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750136038 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750136618 ""}
