// Seed: 2038398262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_5 = id_5;
  id_7 :
  assert property (@(posedge (1)) 1)
  else id_2 = id_4;
  assign id_5 = 1'h0;
  always @(posedge id_1 or posedge 1);
endmodule
module module_1 (
    input wand  id_0,
    input tri0  id_1,
    input tri0  id_2,
    input uwire id_3
);
  wire id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
endmodule
