axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_12,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/1033/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,systemverilog,zynq_ultra_ps_e_vip_v1_0_12,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_7,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_7,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_7,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
lib_fifo_v1_0_rfs.vhd,vhdl,lib_fifo_v1_0_16,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_quad_spi_v3_2_rfs.vhd,vhdl,axi_quad_spi_v3_2_25,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/67dc/hdl/axi_quad_spi_v3_2_rfs.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_25,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_26,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_26,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_25,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
axi_dwidth_converter_v2_1_vl_rfs.v,verilog,axi_dwidth_converter_v2_1_26,../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vl_rfs.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../axi-spi-standalone-master.gen/sources_1/bd/design_1/ipshared/8cdf/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
