TimeQuest Timing Analyzer report for DEO-CV
Mon Jan 29 22:35:19 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClockIn'
 14. Slow 1200mV 85C Model Hold: 'ClockIn'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'ClockIn'
 23. Slow 1200mV 0C Model Hold: 'ClockIn'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'ClockIn'
 31. Fast 1200mV 0C Model Hold: 'ClockIn'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DEO-CV                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.2%      ;
;     Processor 3            ;  26.6%      ;
;     Processor 4            ;  26.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; SANDBOX.out.sdc ; OK     ; Mon Jan 29 22:35:16 2018 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; ClockIn    ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockIn } ;
+------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 27.41 MHz ; 27.41 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; ClockIn ; 31.761 ; 0.000            ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; ClockIn ; 0.571 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; ClockIn ; 47.591 ; 0.000                          ;
+---------+--------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockIn'                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.761 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.320      ; 20.574     ;
; 31.820 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.767      ; 20.962     ;
; 31.893 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.454      ; 20.576     ;
; 31.893 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.624      ; 20.746     ;
; 32.047 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.360      ; 20.328     ;
; 32.223 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.536      ; 20.328     ;
; 32.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.300      ; 20.090     ;
; 32.240 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.758      ; 20.533     ;
; 32.282 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.659      ; 20.392     ;
; 32.322 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.633      ; 20.326     ;
; 32.325 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.490      ; 20.180     ;
; 32.355 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.840      ; 20.500     ;
; 32.444 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.557      ; 20.128     ;
; 32.457 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.794      ; 20.352     ;
; 32.458 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.367      ; 20.924     ;
; 32.471 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.483      ; 21.027     ;
; 32.509 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.576      ; 20.082     ;
; 32.517 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.244      ; 19.742     ;
; 32.522 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.383      ; 20.876     ;
; 32.525 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.630      ; 20.120     ;
; 32.529 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.803      ; 20.289     ;
; 32.531 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.054      ; 20.538     ;
; 32.544 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.434      ; 19.905     ;
; 32.544 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.170      ; 20.641     ;
; 32.568 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.995      ; 20.442     ;
; 32.583 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.253      ; 20.685     ;
; 32.592 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a0~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.936      ; 19.359     ;
; 32.602 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.490      ; 19.903     ;
; 32.608 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.963      ; 20.370     ;
; 32.611 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.530      ; 19.934     ;
; 32.653 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.325      ; 20.687     ;
; 32.655 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.022      ; 20.382     ;
; 32.656 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.940      ; 20.299     ;
; 32.662 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.244      ; 19.597     ;
; 32.675 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.536      ; 19.876     ;
; 32.676 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.119      ; 20.458     ;
; 32.687 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.516      ; 19.844     ;
; 32.700 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.299      ; 20.614     ;
; 32.722 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.822      ; 20.115     ;
; 32.726 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.012      ; 20.301     ;
; 32.728 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.155      ; 20.442     ;
; 32.728 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.494      ; 19.781     ;
; 32.735 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.424      ; 20.704     ;
; 32.735 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.938      ; 20.218     ;
; 32.750 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.548      ; 19.813     ;
; 32.762 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.699      ; 19.952     ;
; 32.763 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.519      ; 20.771     ;
; 32.781 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.392      ; 20.626     ;
; 32.784 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.849      ; 20.080     ;
; 32.787 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.326      ; 20.554     ;
; 32.789 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.470      ; 19.696     ;
; 32.804 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.407      ; 19.618     ;
; 32.807 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.995      ; 20.203     ;
; 32.808 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.111      ; 20.318     ;
; 32.820 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.576      ; 20.771     ;
; 32.824 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.549      ; 19.740     ;
; 32.831 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.720      ; 19.904     ;
; 32.832 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.849      ; 20.032     ;
; 32.836 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.206      ; 20.385     ;
; 32.839 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.723      ; 20.899     ;
; 32.854 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.059      ; 20.220     ;
; 32.854 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.035      ; 20.196     ;
; 32.854 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.079      ; 20.240     ;
; 32.854 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.126      ; 20.287     ;
; 32.857 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.740      ; 19.898     ;
; 32.858 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.567      ; 20.724     ;
; 32.860 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.459      ; 20.614     ;
; 32.864 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.548      ; 19.699     ;
; 32.865 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.123      ; 20.273     ;
; 32.875 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.079      ; 20.219     ;
; 32.878 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.358      ; 20.495     ;
; 32.886 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.803      ; 19.932     ;
; 32.889 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.674      ; 19.800     ;
; 32.891 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.474      ; 20.598     ;
; 32.893 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.263      ; 20.385     ;
; 32.902 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.947      ; 20.060     ;
; 32.904 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.284      ; 19.395     ;
; 32.904 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.407      ; 19.518     ;
; 32.905 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.536      ; 19.646     ;
; 32.931 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.254      ; 20.338     ;
; 32.933 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.414      ; 20.496     ;
; 32.935 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[0] ; ClockIn      ; ClockIn     ; 50.000       ; 2.320      ; 19.400     ;
; 32.936 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.711      ; 19.790     ;
; 32.938 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.810      ; 19.887     ;
; 32.940 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.639      ; 19.714     ;
; 32.941 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.062      ; 20.136     ;
; 32.942 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.041      ; 20.114     ;
; 32.947 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.891      ; 19.959     ;
; 32.949 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.794      ; 19.860     ;
; 32.963 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.392      ; 20.444     ;
; 32.969 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.857      ; 19.903     ;
; 32.971 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 4.027      ; 21.071     ;
; 32.975 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.634      ; 19.674     ;
; 32.978 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.035      ; 20.072     ;
; 32.986 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.934      ; 19.963     ;
; 32.991 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.454      ; 19.478     ;
; 32.991 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.303      ; 19.327     ;
; 32.995 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.692      ; 20.712     ;
; 33.003 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.244      ; 20.256     ;
; 33.005 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.491      ; 20.501     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockIn'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.571 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.793      ;
; 0.688 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.907      ;
; 0.703 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 0.922      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.065      ;
; 0.859 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.082      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.177      ;
; 0.963 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.182      ;
; 0.971 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.190      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.194      ;
; 0.990 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.209      ;
; 1.068 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.287      ;
; 1.070 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.289      ;
; 1.073 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.292      ;
; 1.075 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.294      ;
; 1.083 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.302      ;
; 1.085 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.306      ;
; 1.180 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.399      ;
; 1.185 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.404      ;
; 1.187 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.406      ;
; 1.195 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.414      ;
; 1.197 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.416      ;
; 1.197 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.416      ;
; 1.243 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.462      ;
; 1.245 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.464      ;
; 1.297 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.516      ;
; 1.299 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.518      ;
; 1.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.526      ;
; 1.355 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.574      ;
; 1.357 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.576      ;
; 1.409 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.628      ;
; 1.411 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.630      ;
; 1.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.686      ;
; 1.469 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.688      ;
; 1.521 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.740      ;
; 1.579 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.798      ;
; 1.581 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.800      ;
; 1.691 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.910      ;
; 1.693 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 1.912      ;
; 1.803 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.022      ;
; 2.280 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.499      ;
; 2.498 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.167      ; 4.822      ;
; 2.555 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.774      ;
; 2.665 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.884      ;
; 2.667 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.886      ;
; 2.777 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.996      ;
; 2.779 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 2.998      ;
; 2.799 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.433      ; 4.389      ;
; 2.844 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.483      ; 5.484      ;
; 2.854 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.998      ; 5.009      ;
; 2.871 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.339      ; 4.367      ;
; 2.889 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 3.108      ;
; 2.891 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 3.110      ;
; 2.981 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.852      ; 4.990      ;
; 3.001 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.062      ; 3.220      ;
; 3.015 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.382      ; 5.554      ;
; 3.019 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 1.294      ; 4.470      ;
; 3.047 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.889      ; 5.093      ;
; 3.077 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.061      ; 5.295      ;
; 3.089 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.790      ; 5.036      ;
; 3.089 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.745      ; 4.991      ;
; 3.094 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.105      ; 5.356      ;
; 3.126 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.153      ; 5.436      ;
; 3.127 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.999      ; 5.283      ;
; 3.127 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 1.707      ; 4.991      ;
; 3.145 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.749      ; 5.051      ;
; 3.155 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.264      ; 4.576      ;
; 3.174 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.936      ; 5.267      ;
; 3.174 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.408      ; 4.739      ;
; 3.180 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 1.665      ; 5.002      ;
; 3.184 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.747      ; 5.088      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 30.43 MHz ; 30.43 MHz       ; ClockIn    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 33.567 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.513 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 47.847 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 33.567 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.064      ; 18.512     ;
; 33.687 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.343      ; 18.671     ;
; 33.731 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.232      ; 18.516     ;
; 33.785 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.529      ; 18.759     ;
; 33.828 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.118      ; 18.305     ;
; 34.029 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.061      ; 18.047     ;
; 34.073 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.331      ; 18.273     ;
; 34.084 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.450      ; 18.381     ;
; 34.135 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.267      ; 18.147     ;
; 34.156 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.511      ; 18.370     ;
; 34.165 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.361      ; 18.211     ;
; 34.193 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.610      ; 18.432     ;
; 34.239 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.546      ; 18.322     ;
; 34.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.049      ; 17.774     ;
; 34.330 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.104      ; 18.789     ;
; 34.331 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.795      ; 18.479     ;
; 34.334 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.385      ; 18.066     ;
; 34.344 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.346      ; 18.017     ;
; 34.362 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a0~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.727      ; 17.380     ;
; 34.364 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.907      ; 18.558     ;
; 34.368 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.420      ; 18.067     ;
; 34.379 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.749      ; 18.385     ;
; 34.380 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.321      ; 17.956     ;
; 34.385 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.092      ; 18.722     ;
; 34.410 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.267      ; 17.872     ;
; 34.418 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.204      ; 18.801     ;
; 34.434 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.729      ; 18.310     ;
; 34.435 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.769      ; 18.349     ;
; 34.442 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.229      ; 17.802     ;
; 34.452 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.028      ; 18.591     ;
; 34.462 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.700      ; 18.253     ;
; 34.464 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.564      ; 18.115     ;
; 34.471 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.879      ; 18.423     ;
; 34.513 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.883      ; 18.385     ;
; 34.516 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.997      ; 18.496     ;
; 34.517 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.049      ; 17.547     ;
; 34.520 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 2.331      ; 17.826     ;
; 34.529 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.769      ; 18.255     ;
; 34.535 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.328      ; 17.808     ;
; 34.541 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.577      ; 18.051     ;
; 34.544 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.328      ; 17.799     ;
; 34.547 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.749      ; 18.217     ;
; 34.555 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.048      ; 18.508     ;
; 34.557 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.702      ; 18.160     ;
; 34.572 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.842      ; 18.285     ;
; 34.575 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.503      ; 17.943     ;
; 34.575 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.504      ; 17.944     ;
; 34.576 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.352      ; 17.791     ;
; 34.581 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.264      ; 17.698     ;
; 34.583 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.066      ; 18.498     ;
; 34.586 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.162      ; 18.591     ;
; 34.593 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.803      ; 18.225     ;
; 34.596 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.286      ; 17.705     ;
; 34.597 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.358      ; 18.776     ;
; 34.605 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[0] ; ClockIn      ; ClockIn     ; 50.000       ; 2.064      ; 17.474     ;
; 34.607 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.224      ; 17.632     ;
; 34.608 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.938      ; 18.345     ;
; 34.611 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.825      ; 18.229     ;
; 34.626 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.139      ; 18.528     ;
; 34.632 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.825      ; 18.208     ;
; 34.659 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.989      ; 18.345     ;
; 34.661 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.856      ; 18.210     ;
; 34.662 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.235      ; 18.588     ;
; 34.671 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.628      ; 17.972     ;
; 34.672 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.822      ; 18.165     ;
; 34.675 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.568      ; 17.908     ;
; 34.684 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.232      ; 17.563     ;
; 34.685 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.103      ; 17.433     ;
; 34.685 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.064      ; 17.394     ;
; 34.686 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.122      ; 18.451     ;
; 34.688 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.224      ; 17.551     ;
; 34.694 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.331      ; 17.652     ;
; 34.696 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.823      ; 18.142     ;
; 34.698 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 2.477      ; 17.794     ;
; 34.700 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 3.637      ; 18.952     ;
; 34.704 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.991      ; 18.302     ;
; 34.713 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.286      ; 18.588     ;
; 34.715 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.328      ; 17.628     ;
; 34.718 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.563      ; 17.860     ;
; 34.723 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.503      ; 17.795     ;
; 34.727 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.937      ; 18.225     ;
; 34.733 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.564      ; 17.846     ;
; 34.738 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.647      ; 17.924     ;
; 34.738 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.447      ; 17.724     ;
; 34.742 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.521      ; 17.794     ;
; 34.746 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.122      ; 18.391     ;
; 34.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.064      ; 17.331     ;
; 34.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.628      ; 17.895     ;
; 34.756 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.074      ; 18.333     ;
; 34.758 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.288      ; 18.545     ;
; 34.760 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 2.829      ; 18.084     ;
; 34.761 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.423      ; 17.677     ;
; 34.763 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.777      ; 18.029     ;
; 34.768 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.793      ; 18.040     ;
; 34.769 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 2.769      ; 18.015     ;
; 34.772 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 2.860      ; 18.103     ;
; 34.779 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 3.048      ; 18.284     ;
; 34.781 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 3.384      ; 18.618     ;
; 34.789 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 2.232      ; 17.458     ;
; 34.789 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 3.186      ; 18.412     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.716      ;
; 0.631 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.830      ;
; 0.644 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.843      ;
; 0.759 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.961      ;
; 0.766 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.968      ;
; 0.773 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.848 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.856 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.865 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.064      ;
; 0.869 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.068      ;
; 0.875 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.074      ;
; 0.890 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.089      ;
; 0.893 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.092      ;
; 0.945 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.144      ;
; 0.945 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.144      ;
; 0.952 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.151      ;
; 0.954 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.153      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.157      ;
; 0.961 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.160      ;
; 0.964 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.163      ;
; 0.965 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.164      ;
; 0.971 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.170      ;
; 1.041 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.240      ;
; 1.050 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.249      ;
; 1.054 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.253      ;
; 1.057 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.256      ;
; 1.060 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.259      ;
; 1.067 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.266      ;
; 1.114 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.313      ;
; 1.131 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.330      ;
; 1.146 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.345      ;
; 1.156 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.355      ;
; 1.163 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.362      ;
; 1.210 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.409      ;
; 1.227 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.426      ;
; 1.252 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.451      ;
; 1.259 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.458      ;
; 1.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.505      ;
; 1.323 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.522      ;
; 1.348 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.547      ;
; 1.402 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.601      ;
; 1.419 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.618      ;
; 1.498 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.697      ;
; 1.515 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.714      ;
; 1.594 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 1.793      ;
; 2.098 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.297      ;
; 2.234 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.007      ; 4.385      ;
; 2.342 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.541      ;
; 2.400 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.599      ;
; 2.438 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.637      ;
; 2.496 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.695      ;
; 2.521 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.909      ; 4.574      ;
; 2.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.733      ;
; 2.592 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.791      ;
; 2.596 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.278      ; 5.018      ;
; 2.606 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.276      ; 4.026      ;
; 2.630 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.829      ;
; 2.641 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.191      ; 3.976      ;
; 2.681 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:47:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.821      ; 4.646      ;
; 2.688 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.055      ; 2.887      ;
; 2.717 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.969      ; 4.830      ;
; 2.717 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 2.202      ; 5.063      ;
; 2.722 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.706      ; 4.572      ;
; 2.739 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.023      ; 4.906      ;
; 2.742 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.716      ; 4.602      ;
; 2.747 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.679      ; 4.570      ;
; 2.791 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 1.155      ; 4.090      ;
; 2.792 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.854      ; 4.790      ;
; 2.806 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.892      ; 4.842      ;
; 2.829 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.001      ; 4.974      ;
; 2.880 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 1.544      ; 4.568      ;
; 2.881 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.178      ; 4.203      ;
; 2.887 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.403      ; 4.434      ;
; 2.903 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.568      ; 4.615      ;
; 2.908 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 2.061      ; 5.113      ;
; 2.916 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.093      ; 4.153      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; ClockIn ; 38.800 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; ClockIn ; 0.306 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; ClockIn ; 47.826 ; 0.000                         ;
+---------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.800 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.777      ; 11.984     ;
; 38.841 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.994      ; 12.160     ;
; 38.982 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.796      ; 11.821     ;
; 39.035 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.999      ; 11.971     ;
; 39.088 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.980      ; 11.899     ;
; 39.127 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.833      ; 11.713     ;
; 39.168 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.919      ; 11.758     ;
; 39.169 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.842      ; 11.680     ;
; 39.173 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.791      ; 11.625     ;
; 39.206 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.163      ; 11.964     ;
; 39.215 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.207      ; 11.999     ;
; 39.222 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.045      ; 11.830     ;
; 39.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.013      ; 11.795     ;
; 39.247 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.380      ; 12.140     ;
; 39.249 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.697      ; 11.455     ;
; 39.256 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.424      ; 12.175     ;
; 39.266 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.772      ; 11.513     ;
; 39.269 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.060      ; 11.798     ;
; 39.270 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.851      ; 11.588     ;
; 39.271 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.423      ; 12.159     ;
; 39.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.914      ; 11.631     ;
; 39.306 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.098      ; 11.799     ;
; 39.310 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.277      ; 11.974     ;
; 39.312 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.814      ; 11.509     ;
; 39.314 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.879      ; 11.572     ;
; 39.323 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.054      ; 11.738     ;
; 39.332 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.851      ; 11.526     ;
; 39.345 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a0~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.568      ; 11.230     ;
; 39.347 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.315      ; 11.975     ;
; 39.352 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.122      ; 11.777     ;
; 39.356 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.206      ; 11.857     ;
; 39.360 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.837      ; 11.484     ;
; 39.363 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.257      ; 11.901     ;
; 39.370 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.948      ; 11.585     ;
; 39.373 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.068      ; 11.702     ;
; 39.380 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.142      ; 11.769     ;
; 39.381 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; ClockIn      ; ClockIn     ; 50.000       ; 0.842      ; 11.468     ;
; 39.397 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.423      ; 12.033     ;
; 39.406 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.227      ; 11.828     ;
; 39.409 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.215      ; 11.813     ;
; 39.412 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.059      ; 11.654     ;
; 39.415 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.888      ; 11.480     ;
; 39.416 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.900      ; 11.491     ;
; 39.431 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.283      ; 11.859     ;
; 39.433 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.345      ; 11.919     ;
; 39.434 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.196      ; 11.769     ;
; 39.434 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.266      ; 11.839     ;
; 39.439 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.139      ; 11.707     ;
; 39.444 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.956      ; 11.519     ;
; 39.445 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.115      ; 11.677     ;
; 39.447 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.444      ; 12.004     ;
; 39.457 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.220      ; 11.770     ;
; 39.461 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.846      ; 11.392     ;
; 39.472 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.842      ; 11.377     ;
; 39.472 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.697      ; 11.232     ;
; 39.472 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.500      ; 12.035     ;
; 39.475 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.483      ; 12.015     ;
; 39.487 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.399      ; 11.919     ;
; 39.489 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.002      ; 11.520     ;
; 39.490 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 0.914      ; 11.431     ;
; 39.492 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.342      ; 11.857     ;
; 39.494 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.366      ; 11.879     ;
; 39.498 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.437      ; 11.946     ;
; 39.500 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.775      ; 11.282     ;
; 39.501 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.220      ; 11.726     ;
; 39.502 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.170      ; 11.675     ;
; 39.503 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.410      ; 11.914     ;
; 39.508 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.734      ; 11.233     ;
; 39.511 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.029      ; 11.525     ;
; 39.511 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.185      ; 11.681     ;
; 39.513 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.059      ; 11.553     ;
; 39.513 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.068      ; 11.562     ;
; 39.523 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.860      ; 11.344     ;
; 39.524 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.142      ; 11.625     ;
; 39.525 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.179      ; 11.661     ;
; 39.526 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.912      ; 11.393     ;
; 39.530 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.219      ; 11.696     ;
; 39.532 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.515      ; 11.990     ;
; 39.532 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a0~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.614      ; 11.089     ;
; 39.537 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.900      ; 11.370     ;
; 39.537 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 0.949      ; 11.419     ;
; 39.538 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 0.814      ; 11.283     ;
; 39.542 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 1.437      ; 11.902     ;
; 39.542 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.136      ; 11.601     ;
; 39.543 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.387      ; 11.851     ;
; 39.546 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.575      ; 12.036     ;
; 39.552 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.402      ; 11.857     ;
; 39.554 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 50.000       ; 0.692      ; 11.145     ;
; 39.557 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.263      ; 11.713     ;
; 39.564 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.232      ; 11.675     ;
; 39.567 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.129      ; 11.569     ;
; 39.571 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 50.000       ; 1.137      ; 11.573     ;
; 39.577 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.814      ; 11.244     ;
; 39.578 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[4] ; ClockIn      ; ClockIn     ; 50.000       ; 1.027      ; 11.456     ;
; 39.579 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a8~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 0.794      ; 11.222     ;
; 39.579 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.233      ; 11.661     ;
; 39.579 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a4~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.031      ; 11.459     ;
; 39.583 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a2~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[3] ; ClockIn      ; ClockIn     ; 50.000       ; 0.907      ; 11.331     ;
; 39.584 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a3~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; ClockIn      ; ClockIn     ; 50.000       ; 1.176      ; 11.599     ;
; 39.594 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a9~porta_address_reg0  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[7] ; ClockIn      ; ClockIn     ; 50.000       ; 1.301      ; 11.714     ;
+--------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.427      ;
; 0.364 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.484      ;
; 0.371 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.491      ;
; 0.455 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.588      ;
; 0.503 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.623      ;
; 0.513 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.633      ;
; 0.518 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.642      ;
; 0.529 ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.654      ;
; 0.576 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.696      ;
; 0.579 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.699      ;
; 0.584 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.705      ;
; 0.587 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.707      ;
; 0.596 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.717      ;
; 0.599 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.720      ;
; 0.642 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.762      ;
; 0.645 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.765      ;
; 0.650 ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.770      ;
; 0.652 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.772      ;
; 0.655 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.775      ;
; 0.662 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.783      ;
; 0.665 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.785      ;
; 0.708 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.828      ;
; 0.711 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.831      ;
; 0.718 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.838      ;
; 0.721 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.841      ;
; 0.728 ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.848      ;
; 0.774 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.894      ;
; 0.777 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.897      ;
; 0.784 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.904      ;
; 0.787 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.907      ;
; 0.840 ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.960      ;
; 0.850 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.970      ;
; 0.853 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 0.973      ;
; 0.916 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.036      ;
; 0.919 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.039      ;
; 0.982 ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.102      ;
; 1.281 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.401      ;
; 1.302 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.193      ; 2.579      ;
; 1.403 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.831      ; 2.318      ;
; 1.430 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.550      ;
; 1.433 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.826      ; 2.343      ;
; 1.479 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.400      ; 2.963      ;
; 1.493 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.613      ;
; 1.496 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.616      ;
; 1.515 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.102      ; 2.701      ;
; 1.553 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.354      ; 2.991      ;
; 1.559 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.679      ;
; 1.562 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[8]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.682      ;
; 1.580 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.038      ; 2.702      ;
; 1.588 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 0.731      ; 2.403      ;
; 1.594 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 1.025      ; 2.703      ;
; 1.610 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:20:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.033      ; 2.727      ;
; 1.616 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 0.740      ; 2.440      ;
; 1.625 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[9]                                ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.745      ;
; 1.628 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[10]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.748      ;
; 1.639 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.988      ; 2.711      ;
; 1.644 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.212      ; 2.940      ;
; 1.646 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 0.735      ; 2.465      ;
; 1.654 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 0.992      ; 2.730      ;
; 1.658 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.850      ; 2.592      ;
; 1.659 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 1.107      ; 2.850      ;
; 1.663 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[1] ; ClockIn      ; ClockIn     ; 0.000        ; 0.976      ; 2.723      ;
; 1.664 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:59:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 0.800      ; 2.548      ;
; 1.670 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:26:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.129      ; 2.883      ;
; 1.680 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:22:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[5] ; ClockIn      ; ClockIn     ; 0.000        ; 1.094      ; 2.858      ;
; 1.684 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:0:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 0.000        ; 0.987      ; 2.755      ;
; 1.691 ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; PCV1S1:inst|DFFQ:PC_register_R|Q[11]                               ; ClockIn      ; ClockIn     ; 0.000        ; 0.036      ; 1.811      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 31.761 ; 0.306 ; N/A      ; N/A     ; 47.591              ;
;  ClockIn         ; 31.761 ; 0.306 ; N/A      ; N/A     ; 47.591              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClockIn         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; memclock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Address[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[6]              ; 1.2 V        ; 960 ps          ; 960 ps          ;
; PORT1IN[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[10]             ; 1.2 V        ; 960 ps          ; 960 ps          ;
; PORT1IN[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PORT1IN[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PORT1IN[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ClockIn                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.1 V                        ; 1.74e-09 V                   ; 1.1 V               ; -0.00492 V          ; 0.016 V                              ; 0.016 V                              ; 4.94e-10 s                  ; 5.35e-10 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 1.74e-09 V                  ; 1.1 V              ; -0.00492 V         ; 0.016 V                             ; 0.016 V                             ; 4.94e-10 s                 ; 5.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.1 V                        ; 2.52e-07 V                   ; 1.1 V               ; -0.00192 V          ; 0.008 V                              ; 0.006 V                              ; 5.62e-10 s                  ; 6.05e-10 s                  ; Yes                        ; Yes                        ; 1.1 V                       ; 2.52e-07 V                  ; 1.1 V              ; -0.00192 V         ; 0.008 V                             ; 0.006 V                             ; 5.62e-10 s                 ; 6.05e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; memclock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Address[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Address[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Address[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Address[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Address[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; PORT1OUT[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PORT1OUT[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; PORT1OUT[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; PORT1OUT[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; PORT1OUT[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PORT1OUT[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PORT1OUT[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 1.2 V        ; 0 s                 ; 0 s                 ; 1.26 V                       ; 4.25e-09 V                   ; 1.29 V              ; -0.0296 V           ; 0.067 V                              ; 0.063 V                              ; 2.73e-10 s                  ; 2.86e-10 s                  ; Yes                        ; Yes                        ; 1.26 V                      ; 4.25e-09 V                  ; 1.29 V             ; -0.0296 V          ; 0.067 V                             ; 0.063 V                             ; 2.73e-10 s                 ; 2.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8302613  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ClockIn    ; ClockIn  ; 492622   ; 8302613  ; 112      ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 2410  ; 2410 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; Target                                                                                                        ; Clock   ; Type ; Status        ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+
; ClockIn                                                                                                       ; ClockIn ; Base ; Constrained   ;
; ID:inst5|EQ_LAT                                                                                               ;         ; Base ; Unconstrained ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 ;         ; Base ; Unconstrained ;
; expansionIF:inst8|DFF_Rising:addressStorage|Q[0]                                                              ;         ; Base ; Unconstrained ;
+---------------------------------------------------------------------------------------------------------------+---------+------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ClockIn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1IN[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ALUO[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Address[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PORT1OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; memclock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jan 29 22:35:14 2018
Info: Command: quartus_sta SANDBOX -c DEO-CV
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "plltoto" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored
Warning (20013): Ignored 317 assignments for entity "plltoto_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SANDBOX.out.sdc'
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 31.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.761               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.571               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.591               0.000 ClockIn 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 33.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    33.567               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.513               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.847               0.000 ClockIn 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[11] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0
Warning (332060): Node: expansionIF:inst8|DFF_Rising:addressStorage|Q[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PAL:inst10|DFF_Rising:\GEN_REG_sOut:1:REGX|Q[7] is being clocked by expansionIF:inst8|DFF_Rising:addressStorage|Q[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst11|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Fall) to ClockIn (Rise) (setup and hold)
    Critical Warning (332169): From ClockIn (Rise) to ClockIn (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 38.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.800               0.000 ClockIn 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.826               0.000 ClockIn 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Mon Jan 29 22:35:19 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


