0.7
2020.2
Jun 10 2021
19:45:28
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem0.v,1768010042,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem1.v,1768010042,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_master_gmem2.v,1768010043,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_axi_slave_control.v,1768010043,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1768010043,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_deadlock_detector.v,1768010043,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/AESL_deadlock_report_unit.v,1768010043,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/csv_file_dump.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/dataflow_monitor.sv,1768010043,systemVerilog,/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_fifo_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_process_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/nodf_module_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/upc_loop_interface.svh,,/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/dump_file_agent.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/csv_file_dump.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/sample_agent.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/loop_sample_agent.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/sample_manager.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/nodf_module_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/nodf_module_monitor.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_fifo_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_fifo_monitor.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_process_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_process_monitor.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/upc_loop_interface.svh;/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_fifo_interface.svh,1768010043,verilog,,,,df_fifo_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_fifo_monitor.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_process_interface.svh,1768010043,verilog,,,,df_process_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/df_process_monitor.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/dump_file_agent.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/fifo_para.vh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/top_fadd_32ns_32ns_32_3_full_dsp_1_ip.v,1768010177,systemVerilog,,,,top_fadd_32ns_32ns_32_3_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v,1768010178,systemVerilog,,,,top_fcmp_32ns_32ns_1_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/ip/xil_defaultlib/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1768010178,systemVerilog,,,,top_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/loop_sample_agent.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/nodf_module_interface.svh,1768010043,verilog,,,,nodf_module_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/nodf_module_monitor.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/sample_agent.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/sample_manager.svh,1768010043,verilog,,,,,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top.autotb.v,1768010043,systemVerilog,,,/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/fifo_para.vh,apatb_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top.v,1768010024,systemVerilog,,,,top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf0.v,1768010025,systemVerilog,,,,top_buf0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf0_memcore.v,1768010025,systemVerilog,,,,top_buf0_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf2.v,1768010025,systemVerilog,,,,top_buf2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_buf2_memcore.v,1768010025,systemVerilog,,,,top_buf2_memcore,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_control_s_axi.v,1768010025,systemVerilog,,,,top_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_entry_proc.v,1768010021,systemVerilog,,,,top_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fadd_32ns_32ns_32_3_full_dsp_1.v,1768010022,systemVerilog,,,,top_fadd_32ns_32ns_32_3_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fcmp_32ns_32ns_1_2_no_dsp_1.v,1768010024,systemVerilog,,,,top_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fifo_w32_d4_S.v,1768010025,systemVerilog,,,,top_fifo_w32_d4_S;top_fifo_w32_d4_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fifo_w64_d4_S.v,1768010025,systemVerilog,,,,top_fifo_w64_d4_S;top_fifo_w64_d4_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_flow_control_loop_pipe.v,1768010025,systemVerilog,,,,top_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_flow_control_loop_pipe_sequential_init.v,1768010025,systemVerilog,,,,top_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_fmul_32ns_32ns_32_2_max_dsp_1.v,1768010022,systemVerilog,,,,top_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gemm_stage_0_1.v,1768010022,systemVerilog,,,,top_gemm_stage_0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gmem0_m_axi.v,1768010026,systemVerilog,,,,top_gmem0_m_axi;top_gmem0_m_axi_buffer;top_gmem0_m_axi_decoder;top_gmem0_m_axi_fifo;top_gmem0_m_axi_read;top_gmem0_m_axi_reg_slice;top_gmem0_m_axi_throttle;top_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gmem1_m_axi.v,1768010026,systemVerilog,,,,top_gmem1_m_axi;top_gmem1_m_axi_buffer;top_gmem1_m_axi_decoder;top_gmem1_m_axi_fifo;top_gmem1_m_axi_read;top_gmem1_m_axi_reg_slice;top_gmem1_m_axi_throttle;top_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_gmem2_m_axi.v,1768010026,systemVerilog,,,,top_gmem2_m_axi;top_gmem2_m_axi_buffer;top_gmem2_m_axi_decoder;top_gmem2_m_axi_fifo;top_gmem2_m_axi_read;top_gmem2_m_axi_reg_slice;top_gmem2_m_axi_throttle;top_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf0_1.v,1768010021,systemVerilog,,,,top_load_buf0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1.v,1768010021,systemVerilog,,,,top_load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf1_1.v,1768010022,systemVerilog,,,,top_load_buf1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1.v,1768010022,systemVerilog,,,,top_load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_relu_stage_0_1.v,1768010024,systemVerilog,,,,top_relu_stage_0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_start_for_relu_stage_0_1_U0.v,1768010025,systemVerilog,,,,top_start_for_relu_stage_0_1_U0;top_start_for_relu_stage_0_1_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_store_res2_1.v,1768010024,systemVerilog,,,,top_store_res2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/top_store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1.v,1768010024,systemVerilog,,,,top_store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/upc_loop_interface.svh,1768010043,verilog,,,,upc_loop_intf,,,,,,,,
/export/hdd/scratch/sli3079/allo_ls/allo_ls_dse/benchmarks/gemm_relu/stream_ele_gemm_relu.prj/ls_project/solution1/sim/verilog/upc_loop_monitor.svh,1768010043,verilog,,,,,,,,,,,,
