// Seed: 4020395728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_5;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output wire  id_2,
    inout  wor   id_3
    , id_10,
    input  wand  id_4,
    input  tri   id_5,
    input  uwire id_6,
    output wand  id_7,
    input  tri   id_8
);
  generate
    if (id_3++) begin : id_11
      initial $display(1);
    end else begin
      assign id_2 = {id_5{1}} & id_8;
    end
  endgenerate
  xor (id_1, id_6, id_4, id_5, id_0, id_3, id_10);
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
