# This is the template file for creating symbols with tragesym
# every line starting with '#' is a comment line.

[options]
# wordswap swaps labels if the pin is on the right side an looks like this:
#   "PB1 (CLK)". That's useful for micro controller port labels
# rotate_labels rotates the pintext of top and bottom pins
#   this is useful for large symbols like FPGAs with more than 100 pins
# sort_labels will sort the pins by it's labels
#   useful for address ports, busses, ...
wordswap=yes
rotate_labels=no
sort_labels=yes
generate_pinseq=yes
sym_width=1400
pinwidthvertical=300
pinwidthhorizontal=300

[geda_attr]
# name will be printed in the top of the symbol
# name is only some graphical text, not an attribute
# version specifies a gschem version.
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20060113 1
name=ULN2803
device=ULN2803
refdes=U?
footprint=DIP18
description=8ch Darlington Sink Driver
documentation=http://www.semicon.toshiba.co.jp/docs/datasheet/en/LinearIC/ULN2803AFWG_ULN2804APG_en_datasheet_060614.pdf
author=jasper@pointless.net
dist-license=CC-BY (?)
use-license=CC-BY (?)
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
#comment=
#comment=
#comment=

[pins]
# tabseparated list of pin descriptions
# ----------------------------------------
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets
# net specifies the name of the net. Vcc or GND for example.
# label represents the pinlabel.
#	negation lines can be added with "\_" example: \_enable\_ 
#	if you want to write a "\" use "\\" as escape sequence
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
1		in	line	l		I1
2		in	line	l		I2
3		in	line	l		I3
4		in	line	l		I4
5		in	line	l		I5
6		in	line	l		I6
7		in	line	l		I7
8		in	line	l		I8
9		pwr	none	t	GND	GND
10		pwr	none	t	Vcc	Common
11		out	line	r		O8
12		out	line	r		O7
13		out	line	r		O6
14		out	line	r		O5
15		out	line	r		O4
16		out	line	r		O3
17		out	line	r		O2
18		out	line	r		O1


