{
    "nl": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/51-openroad-fillinsertion/e7_SARSA_nSteps_INDEPENDIENTES.nl.v",
    "pnl": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/51-openroad-fillinsertion/e7_SARSA_nSteps_INDEPENDIENTES.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/52-odb-cellfrequencytables/e7_SARSA_nSteps_INDEPENDIENTES.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/52-odb-cellfrequencytables/e7_SARSA_nSteps_INDEPENDIENTES.odb",
    "sdc": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/51-openroad-fillinsertion/e7_SARSA_nSteps_INDEPENDIENTES.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/53-openroad-rcx/nom/e7_SARSA_nSteps_INDEPENDIENTES.nom.spef",
        "min_*": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/53-openroad-rcx/min/e7_SARSA_nSteps_INDEPENDIENTES.min.spef",
        "max_*": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/53-openroad-rcx/max/e7_SARSA_nSteps_INDEPENDIENTES.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/nom_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/min_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_tt_025C_1v80/e7_SARSA_nSteps_INDEPENDIENTES__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ss_100C_1v60/e7_SARSA_nSteps_INDEPENDIENTES__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/54-openroad-stapostpnr/max_ff_n40C_1v95/e7_SARSA_nSteps_INDEPENDIENTES__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/05-yosys-jsonheader/e7_SARSA_nSteps_INDEPENDIENTES.h.json",
    "vh": "/home/gmun/Downloads/Sin_Corregir/runs/e7_SARSA_nSteps_INDEPENDIENTES/28-odb-writeverilogheader/e7_SARSA_nSteps_INDEPENDIENTES.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 448,
        "design__inferred_latch__count": 0,
        "design__instance__count": 22,
        "design__instance__area": 61.3088,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.010622327157762e-06,
        "power__switching__total": 2.500204118405236e-06,
        "power__leakage__total": 1.7104689886693336e-10,
        "power__total": 3.510997430566931e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 4.157321715663215,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.240489079901532,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 4.504738931603487,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.687444343130423,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 4.017637891646449,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.429382430653525,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 4.0161421991453725,
        "timing__setup__ws": 4.682690368004526,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": Infinity,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 50.0 50.0",
        "design__core__bbox": "5.52 10.88 44.16 38.08",
        "design__io": 10,
        "design__die__area": 2500,
        "design__core__area": 1051.01,
        "design__instance__count__stdcell": 22,
        "design__instance__area__stdcell": 61.3088,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0583333,
        "design__instance__utilization__stdcell": 0.0583333,
        "design__instance__count__class:buffer": 1,
        "design__instance__count__class:multi_input_combinational_cell": 4,
        "flow__warnings__count": 4,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 98,
        "design__instance__count__class:tap_cell": 12,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 8,
        "design__io__hpwl": 161697,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 131.28,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 5,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 14,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 2,
        "route__wirelength__iter:1": 111,
        "route__drc_errors__iter:2": 0,
        "route__wirelength__iter:2": 111,
        "route__drc_errors": 0,
        "route__wirelength": 111,
        "route__vias": 42,
        "route__vias__singlecut": 42,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 2,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 27.34,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 4.15512214174462,
        "timing__setup__ws__corner:min_tt_025C_1v80": 5.24303371114594,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 4.501454447714544,
        "timing__setup__ws__corner:min_ss_100C_1v60": 4.693022103763889,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 4.0161421991453725,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.431110825907144,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 4.159217088464461,
        "timing__setup__ws__corner:max_tt_025C_1v80": 5.238206017209124,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 4.508778367170526,
        "timing__setup__ws__corner:max_ss_100C_1v60": 4.682690368004526,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 4.019105162437291,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.427689118448477,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 3,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 4.14945e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 5.11097e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 1.00341e-06,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 5.11097e-06,
        "design_powergrid__voltage__worst": 5.11097e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.8,
        "design_powergrid__drop__worst": 5.11097e-06,
        "design_powergrid__drop__worst__net:VPWR": 4.14945e-06,
        "design_powergrid__voltage__worst__net:VGND": 5.11097e-06,
        "design_powergrid__drop__worst__net:VGND": 5.11097e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 7.61e-07,
        "ir__drop__worst": 4.15e-06
    }
}