{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598293945323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293945323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 23:02:24 2020 " "Processing started: Mon Aug 24 23:02:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293945323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598293945323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta waveFromGenerator -c waveFromGenerator " "Command: quartus_sta waveFromGenerator -c waveFromGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598293945323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1598293945513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1598293945763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598293945763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598293945808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598293945808 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1598293945993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "waveFromGenerator.sdc " "Synopsys Design Constraints File file not found: 'waveFromGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1598293946093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1598293946093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_clk FPGA_clk " "create_clock -period 1.000 -name FPGA_clk FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ld_counter ld_counter " "create_clock -period 1.000 -name ld_counter ld_counter" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyRegulator:inst11\|prev_psi FrequencyRegulator:inst11\|prev_psi " "create_clock -period 1.000 -name FrequencyRegulator:inst11\|prev_psi FrequencyRegulator:inst11\|prev_psi" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oscillator_clk oscillator_clk " "create_clock -period 1.000 -name oscillator_clk oscillator_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7474:inst6\|9 7474:inst6\|9 " "create_clock -period 1.000 -name 7474:inst6\|9 7474:inst6\|9" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946103 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946103 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|27\|combout " "Node \"inst1\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "AND_ld\|4\|datab " "Node \"AND_ld\|4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "AND_ld\|4\|combout " "Node \"AND_ld\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|datab " "Node \"inst1\|23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|23~2\|combout " "Node \"inst1\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|27\|datad " "Node \"inst1\|27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|dataa " "Node \"inst1\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|24~2\|combout " "Node \"inst1\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datad " "Node \"inst1\|21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|combout " "Node \"inst1\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|27\|datab " "Node \"inst1\|27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|dataa " "Node \"inst1\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|25~2\|combout " "Node \"inst1\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datac " "Node \"inst1\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|dataa " "Node \"inst1\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|26~2\|combout " "Node \"inst1\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|datab " "Node \"inst1\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|23~2\|dataa " "Node \"inst10\|23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|23~2\|combout " "Node \"inst10\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|27\|datad " "Node \"inst10\|27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|27\|combout " "Node \"inst10\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|21\|dataa " "Node \"inst1\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|24~2\|dataa " "Node \"inst10\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|24~2\|combout " "Node \"inst10\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|21\|datab " "Node \"inst10\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|21\|combout " "Node \"inst10\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|27\|datac " "Node \"inst10\|27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|25~2\|dataa " "Node \"inst10\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|25~2\|combout " "Node \"inst10\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|21\|dataa " "Node \"inst10\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|26~2\|datab " "Node \"inst10\|26~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|26~2\|combout " "Node \"inst10\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""} { "Warning" "WSTA_SCC_NODE" "inst10\|21\|datac " "Node \"inst10\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293946103 ""}  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 960 584 648 1064 "27" "" } } } } { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1598293946103 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AND_ld\|4\|datad  to: inst10\|26~2\|combout " "From: AND_ld\|4\|datad  to: inst10\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946223 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst10\|21\|datad  to: inst10\|26~2\|combout " "From: inst10\|21\|datad  to: inst10\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1598293946223 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1598293946223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946223 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1598293946223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1598293946253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1598293946333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598293946333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.438 " "Worst-case setup slack is -14.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.438      -108.808 oscillator_clk  " "  -14.438      -108.808 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.568      -111.173 ld_counter  " "  -12.568      -111.173 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.870      -423.732 7474:inst6\|9  " "   -8.870      -423.732 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163       -45.295 FPGA_clk  " "   -3.163       -45.295 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990        -5.509 FrequencyRegulator:inst11\|prev_psi  " "   -2.990        -5.509 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293946343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.593 " "Worst-case hold slack is -5.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.593       -24.774 oscillator_clk  " "   -5.593       -24.774 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.652       -26.838 ld_counter  " "   -4.652       -26.838 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073         0.000 FPGA_clk  " "    0.073         0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 7474:inst6\|9  " "    0.411         0.000 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712         0.000 FrequencyRegulator:inst11\|prev_psi  " "    0.712         0.000 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293946363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.535 " "Worst-case recovery slack is -14.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.535      -109.150 oscillator_clk  " "  -14.535      -109.150 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.802       -85.458 ld_counter  " "  -12.802       -85.458 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293946383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.206 " "Worst-case removal slack is -5.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.206       -19.389 oscillator_clk  " "   -5.206       -19.389 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.740       -17.831 ld_counter  " "   -3.740       -17.831 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293946408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -40.175 FPGA_clk  " "   -3.000       -40.175 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.755 oscillator_clk  " "   -3.000       -28.755 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.966 ld_counter  " "   -3.000       -21.966 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799      -139.603 7474:inst6\|9  " "   -2.799      -139.603 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399         0.000 FrequencyRegulator:inst11\|prev_psi  " "    0.399         0.000 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293946418 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1598293946973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1598293947003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1598293947353 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AND_ld\|4\|datad  to: inst10\|26~2\|combout " "From: AND_ld\|4\|datad  to: inst10\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst10\|21\|datad  to: inst10\|26~2\|combout " "From: inst10\|21\|datad  to: inst10\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947658 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1598293947658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1598293947683 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598293947683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.607 " "Worst-case setup slack is -12.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.607       -94.217 oscillator_clk  " "  -12.607       -94.217 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.041       -96.586 ld_counter  " "  -11.041       -96.586 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.412      -352.448 7474:inst6\|9  " "   -7.412      -352.448 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.582       -34.284 FPGA_clk  " "   -2.582       -34.284 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560        -4.702 FrequencyRegulator:inst11\|prev_psi  " "   -2.560        -4.702 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293947693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.821 " "Worst-case hold slack is -4.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.821       -21.482 oscillator_clk  " "   -4.821       -21.482 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.033       -23.287 ld_counter  " "   -4.033       -23.287 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159         0.000 FPGA_clk  " "    0.159         0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 7474:inst6\|9  " "    0.344         0.000 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805         0.000 FrequencyRegulator:inst11\|prev_psi  " "    0.805         0.000 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293947703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.567 " "Worst-case recovery slack is -12.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.567       -94.036 oscillator_clk  " "  -12.567       -94.036 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.101       -73.573 ld_counter  " "  -11.101       -73.573 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293947723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.609 " "Worst-case removal slack is -4.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.609       -17.262 oscillator_clk  " "   -4.609       -17.262 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.281       -15.709 ld_counter  " "   -3.281       -15.709 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293947743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -35.125 FPGA_clk  " "   -3.000       -35.125 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.710 oscillator_clk  " "   -3.000       -24.710 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.432 ld_counter  " "   -3.000       -19.432 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649      -120.869 7474:inst6\|9  " "   -2.649      -120.869 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 FrequencyRegulator:inst11\|prev_psi  " "    0.412         0.000 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293947753 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1598293948183 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AND_ld\|4\|datad  to: inst10\|26~2\|combout " "From: AND_ld\|4\|datad  to: inst10\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst10\|21\|datad  to: inst10\|26~2\|combout " "From: inst10\|21\|datad  to: inst10\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948393 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1598293948393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948393 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1598293948393 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598293948393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.454 " "Worst-case setup slack is -6.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.454       -47.775 oscillator_clk  " "   -6.454       -47.775 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658       -46.985 ld_counter  " "   -5.658       -46.985 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.433      -145.204 7474:inst6\|9  " "   -3.433      -145.204 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.201       -10.894 FPGA_clk  " "   -1.201       -10.894 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.972        -1.779 FrequencyRegulator:inst11\|prev_psi  " "   -0.972        -1.779 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293948413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.526 " "Worst-case hold slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526       -10.864 oscillator_clk  " "   -2.526       -10.864 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062       -12.419 ld_counter  " "   -2.062       -12.419 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111        -0.426 FPGA_clk  " "   -0.111        -0.426 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 7474:inst6\|9  " "    0.174         0.000 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 FrequencyRegulator:inst11\|prev_psi  " "    0.494         0.000 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293948433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.565 " "Worst-case recovery slack is -6.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.565       -49.614 oscillator_clk  " "   -6.565       -49.614 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.801       -37.634 ld_counter  " "   -5.801       -37.634 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293948454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.255 " "Worst-case removal slack is -2.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.255        -8.300 oscillator_clk  " "   -2.255        -8.300 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678        -7.955 ld_counter  " "   -1.678        -7.955 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293948473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.003 FPGA_clk  " "   -3.000       -29.003 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.455 oscillator_clk  " "   -3.000       -19.455 oscillator_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.599 ld_counter  " "   -3.000       -14.599 ld_counter " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -93.000 7474:inst6\|9  " "   -1.000       -93.000 7474:inst6\|9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362         0.000 FrequencyRegulator:inst11\|prev_psi  " "    0.362         0.000 FrequencyRegulator:inst11\|prev_psi " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598293948493 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1598293949633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1598293949633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293950183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 23:02:30 2020 " "Processing ended: Mon Aug 24 23:02:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293950183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293950183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293950183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598293950183 ""}
