// Seed: 1716504068
module module_0 (
    output wand  id_0
    , id_5,
    input  tri1  id_1,
    input  tri   id_2,
    output uwire id_3
);
  wire id_6;
  id_7(
      .id_0(), .id_1(1 === 1), .id_2(1), .id_3(id_5)
  );
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10
    , id_21,
    output uwire id_11,
    input tri id_12,
    input supply0 id_13,
    output logic id_14,
    input tri0 id_15,
    input tri id_16,
    output wand id_17,
    output supply1 id_18,
    input uwire id_19
);
  wand id_22 = 'd0 || 1;
  module_0(
      id_9, id_10, id_2, id_18
  );
  always id_14 <= #1'b0;
endmodule
