Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 31 17:48:05 2025
| Host         : PC33 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk_div/clk_1Hz_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_div/clk_1kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.207        0.000                      0                  221        0.228        0.000                      0                  221        4.500        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.207        0.000                      0                  221        0.228        0.000                      0                  221        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 2.196ns (57.587%)  route 1.617ns (42.413%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.708     5.311    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clk_div/counter_1Hz_reg[4]/Q
                         net (fo=2, routed)           0.758     6.525    clk_div/counter_1Hz[4]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.025 r  clk_div/counter_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.025    clk_div/counter_1Hz0_carry_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  clk_div/counter_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    clk_div/counter_1Hz0_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  clk_div/counter_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/counter_1Hz0_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/counter_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/counter_1Hz0_carry__2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/counter_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_1Hz0_carry__3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/counter_1Hz0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/counter_1Hz0_carry__4_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.933 r  clk_div/counter_1Hz0_carry__5/O[1]
                         net (fo=1, routed)           0.859     8.792    clk_div/data0[26]
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.332     9.124 r  clk_div/counter_1Hz[26]_i_1/O
                         net (fo=1, routed)           0.000     9.124    clk_div/counter_1Hz_1[26]
    SLICE_X3Y79          FDRE                                         r  clk_div/counter_1Hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.594    15.017    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  clk_div/counter_1Hz_reg[26]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.075    15.331    clk_div/counter_1Hz_reg[26]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.081ns (54.713%)  route 1.722ns (45.287%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.708     5.311    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clk_div/counter_1Hz_reg[4]/Q
                         net (fo=2, routed)           0.758     6.525    clk_div/counter_1Hz[4]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.025 r  clk_div/counter_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.025    clk_div/counter_1Hz0_carry_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  clk_div/counter_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    clk_div/counter_1Hz0_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  clk_div/counter_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/counter_1Hz0_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/counter_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/counter_1Hz0_carry__2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/counter_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_1Hz0_carry__3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.816 r  clk_div/counter_1Hz0_carry__4/O[1]
                         net (fo=1, routed)           0.965     8.780    clk_div/data0[22]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.334     9.114 r  clk_div/counter_1Hz[22]_i_1/O
                         net (fo=1, routed)           0.000     9.114    clk_div/counter_1Hz_1[22]
    SLICE_X3Y80          FDRE                                         r  clk_div/counter_1Hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.594    15.017    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  clk_div/counter_1Hz_reg[22]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.075    15.331    clk_div/counter_1Hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 clk_div/counter_1kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1kHz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.934ns (25.624%)  route 2.711ns (74.376%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.239    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  clk_div/counter_1kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clk_div/counter_1kHz_reg[0]/Q
                         net (fo=3, routed)           1.357     7.052    clk_div/counter_1kHz[0]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.152     7.204 r  clk_div/counter_1kHz[16]_i_3/O
                         net (fo=17, routed)          1.354     8.558    clk_div/counter_1kHz[16]_i_3_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.326     8.884 r  clk_div/counter_1kHz[14]_i_1/O
                         net (fo=1, routed)           0.000     8.884    clk_div/counter_1kHz_0[14]
    SLICE_X11Y84         FDRE                                         r  clk_div/counter_1kHz_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.521    14.944    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  clk_div/counter_1kHz_reg[14]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031    15.214    clk_div/counter_1kHz_reg[14]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 deb_reverse/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reverse/btn_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.704ns (20.917%)  route 2.662ns (79.083%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.718     5.321    deb_reverse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  deb_reverse/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  deb_reverse/counter_reg[11]/Q
                         net (fo=2, routed)           1.258     7.035    deb_reverse/counter_reg[11]
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.124     7.159 r  deb_reverse/btn_out_i_2__0/O
                         net (fo=1, routed)           0.638     7.797    deb_reverse/btn_out_i_2__0_n_0
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.124     7.921 r  deb_reverse/btn_out_i_1__0/O
                         net (fo=1, routed)           0.765     8.686    deb_reverse/btn_out_i_1__0_n_0
    SLICE_X1Y64          FDRE                                         r  deb_reverse/btn_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.600    15.023    deb_reverse/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  deb_reverse/btn_out_reg/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y64          FDRE (Setup_fdre_C_CE)      -0.205    15.057    deb_reverse/btn_out_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.074ns (57.056%)  route 1.561ns (42.944%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.708     5.311    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clk_div/counter_1Hz_reg[4]/Q
                         net (fo=2, routed)           0.758     6.525    clk_div/counter_1Hz[4]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.025 r  clk_div/counter_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.025    clk_div/counter_1Hz0_carry_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  clk_div/counter_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    clk_div/counter_1Hz0_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  clk_div/counter_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/counter_1Hz0_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/counter_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/counter_1Hz0_carry__2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/counter_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_1Hz0_carry__3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.808 r  clk_div/counter_1Hz0_carry__4/O[3]
                         net (fo=1, routed)           0.803     8.611    clk_div/data0[24]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.335     8.946 r  clk_div/counter_1Hz[24]_i_1/O
                         net (fo=1, routed)           0.000     8.946    clk_div/counter_1Hz_1[24]
    SLICE_X3Y80          FDRE                                         r  clk_div/counter_1Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.594    15.017    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  clk_div/counter_1Hz_reg[24]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.075    15.331    clk_div/counter_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.964ns (27.105%)  route 2.593ns (72.895%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.714     5.317    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  clk_div/counter_1Hz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  clk_div/counter_1Hz_reg[21]/Q
                         net (fo=2, routed)           0.819     6.555    clk_div/counter_1Hz[21]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.297     6.852 r  clk_div/counter_1Hz[26]_i_5/O
                         net (fo=1, routed)           0.636     7.488    clk_div/counter_1Hz[26]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.124     7.612 r  clk_div/counter_1Hz[26]_i_2/O
                         net (fo=27, routed)          1.137     8.749    clk_div/counter_1Hz[26]_i_2_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124     8.873 r  clk_div/counter_1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     8.873    clk_div/counter_1Hz_1[2]
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.591    15.014    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)        0.031    15.284    clk_div/counter_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.990ns (27.634%)  route 2.593ns (72.366%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.714     5.317    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  clk_div/counter_1Hz_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 f  clk_div/counter_1Hz_reg[21]/Q
                         net (fo=2, routed)           0.819     6.555    clk_div/counter_1Hz[21]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.297     6.852 r  clk_div/counter_1Hz[26]_i_5/O
                         net (fo=1, routed)           0.636     7.488    clk_div/counter_1Hz[26]_i_5_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I3_O)        0.124     7.612 r  clk_div/counter_1Hz[26]_i_2/O
                         net (fo=27, routed)          1.137     8.749    clk_div/counter_1Hz[26]_i_2_n_0
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.150     8.899 r  clk_div/counter_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     8.899    clk_div/counter_1Hz_1[6]
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.591    15.014    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[6]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)        0.075    15.328    clk_div/counter_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 2.084ns (58.573%)  route 1.474ns (41.427%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.708     5.311    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clk_div/counter_1Hz_reg[4]/Q
                         net (fo=2, routed)           0.758     6.525    clk_div/counter_1Hz[4]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.025 r  clk_div/counter_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.025    clk_div/counter_1Hz0_carry_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  clk_div/counter_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    clk_div/counter_1Hz0_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  clk_div/counter_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/counter_1Hz0_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/counter_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/counter_1Hz0_carry__2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/counter_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_1Hz0_carry__3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.610 r  clk_div/counter_1Hz0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.610    clk_div/counter_1Hz0_carry__4_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.829 r  clk_div/counter_1Hz0_carry__5/O[0]
                         net (fo=1, routed)           0.716     8.545    clk_div/data0[25]
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.324     8.869 r  clk_div/counter_1Hz[25]_i_1/O
                         net (fo=1, routed)           0.000     8.869    clk_div/counter_1Hz_1[25]
    SLICE_X3Y79          FDRE                                         r  clk_div/counter_1Hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.594    15.017    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  clk_div/counter_1Hz_reg[25]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.075    15.331    clk_div/counter_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 clk_div/counter_1Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1Hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.992ns (56.088%)  route 1.560ns (43.912%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.708     5.311    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  clk_div/counter_1Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  clk_div/counter_1Hz_reg[4]/Q
                         net (fo=2, routed)           0.758     6.525    clk_div/counter_1Hz[4]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.025 r  clk_div/counter_1Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.025    clk_div/counter_1Hz0_carry_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  clk_div/counter_1Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    clk_div/counter_1Hz0_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  clk_div/counter_1Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    clk_div/counter_1Hz0_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.376 r  clk_div/counter_1Hz0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk_div/counter_1Hz0_carry__2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.493 r  clk_div/counter_1Hz0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.493    clk_div/counter_1Hz0_carry__3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.732 r  clk_div/counter_1Hz0_carry__4/O[2]
                         net (fo=1, routed)           0.802     8.533    clk_div/data0[23]
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.329     8.862 r  clk_div/counter_1Hz[23]_i_1/O
                         net (fo=1, routed)           0.000     8.862    clk_div/counter_1Hz_1[23]
    SLICE_X3Y81          FDRE                                         r  clk_div/counter_1Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.595    15.018    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  clk_div/counter_1Hz_reg[23]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    clk_div/counter_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 clk_div/counter_1kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_1kHz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.934ns (26.704%)  route 2.564ns (73.296%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.636     5.239    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  clk_div/counter_1kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  clk_div/counter_1kHz_reg[0]/Q
                         net (fo=3, routed)           1.357     7.052    clk_div/counter_1kHz[0]
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.152     7.204 r  clk_div/counter_1kHz[16]_i_3/O
                         net (fo=17, routed)          1.206     8.410    clk_div/counter_1kHz[16]_i_3_n_0
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.326     8.736 r  clk_div/counter_1kHz[15]_i_1/O
                         net (fo=1, routed)           0.000     8.736    clk_div/counter_1kHz_0[15]
    SLICE_X11Y84         FDRE                                         r  clk_div/counter_1kHz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.521    14.944    clk_div/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  clk_div/counter_1kHz_reg[15]/C
                         clock pessimism              0.275    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031    15.214    clk_div/counter_1kHz_reg[15]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  6.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 fsm_inst/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.177%)  route 0.134ns (41.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.598     1.517    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  fsm_inst/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  fsm_inst/current_state_reg[1]/Q
                         net (fo=10, routed)          0.134     1.792    fsm_inst/current_state[1]
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  fsm_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    fsm_inst/current_state[2]_i_1_n_0
    SLICE_X3Y82          FDSE                                         r  fsm_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.869     2.034    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDSE                                         r  fsm_inst/current_state_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDSE (Hold_fdse_C_D)         0.092     1.609    fsm_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fsm_inst/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.598     1.517    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  fsm_inst/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  fsm_inst/current_state_reg[0]/Q
                         net (fo=10, routed)          0.146     1.805    fsm_inst/current_state[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  fsm_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    fsm_inst/current_state[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  fsm_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.869     2.034    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  fsm_inst/current_state_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     1.609    fsm_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 deb_u/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_u/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.515    deb_u/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  deb_u/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  deb_u/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.774    deb_u/counter_reg[11]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  deb_u/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.882    deb_u/counter_reg[8]_i_1__1_n_4
    SLICE_X5Y81          FDRE                                         r  deb_u/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.865     2.030    deb_u/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  deb_u/counter_reg[11]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    deb_u/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 deb_l/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_l/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.596     1.515    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  deb_l/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  deb_l/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.774    deb_l/counter_reg[7]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  deb_l/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.882    deb_l/counter_reg[4]_i_1__2_n_4
    SLICE_X1Y80          FDRE                                         r  deb_l/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     2.032    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  deb_l/counter_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    deb_l/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 deb_u/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_u/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.514    deb_u/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  deb_u/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  deb_u/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.773    deb_u/counter_reg[7]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  deb_u/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.881    deb_u/counter_reg[4]_i_1__1_n_4
    SLICE_X5Y80          FDRE                                         r  deb_u/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.864     2.029    deb_u/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  deb_u/counter_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    deb_u/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_l/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_l/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.599     1.518    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  deb_l/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  deb_l/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.779    deb_l/counter_reg[19]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  deb_l/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.887    deb_l/counter_reg[16]_i_1__2_n_4
    SLICE_X1Y83          FDRE                                         r  deb_l/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.870     2.035    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  deb_l/counter_reg[19]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    deb_l/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 deb_l/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_l/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.597     1.516    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  deb_l/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  deb_l/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.777    deb_l/counter_reg[11]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  deb_l/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.885    deb_l/counter_reg[8]_i_1__2_n_4
    SLICE_X1Y81          FDRE                                         r  deb_l/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.868     2.033    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  deb_l/counter_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    deb_l/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_l/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_l/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.598     1.517    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  deb_l/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  deb_l/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.779    deb_l/counter_reg[15]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  deb_l/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.887    deb_l/counter_reg[12]_i_1__2_n_4
    SLICE_X1Y82          FDRE                                         r  deb_l/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.869     2.034    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  deb_l/counter_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    deb_l/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_u/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_u/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.598     1.517    deb_u/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  deb_u/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  deb_u/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.779    deb_u/counter_reg[19]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  deb_u/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.887    deb_u/counter_reg[16]_i_1__1_n_4
    SLICE_X5Y83          FDRE                                         r  deb_u/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.867     2.032    deb_u/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  deb_u/counter_reg[19]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    deb_u/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 deb_l/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_l/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.595     1.514    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  deb_l/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  deb_l/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.776    deb_l/counter_reg[3]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  deb_l/counter_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.884    deb_l/counter_reg[0]_i_2__2_n_4
    SLICE_X1Y79          FDRE                                         r  deb_l/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.866     2.031    deb_l/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  deb_l/counter_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    deb_l/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     clk_div/clk_1Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y84     clk_div/clk_1kHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     clk_div/counter_1Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     clk_div/counter_1Hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     clk_div/counter_1Hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     clk_div/counter_1Hz_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77     clk_div/counter_1Hz_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     deb_brake/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     deb_brake/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y77     clk_div/counter_1Hz_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     deb_brake/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     deb_brake/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     deb_brake/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     deb_brake/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     deb_brake/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     deb_brake/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     deb_brake/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     deb_l/btn_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     deb_l/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     deb_brake/btn_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     deb_brake/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     deb_brake/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     deb_brake/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     deb_brake/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     deb_brake/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     deb_brake/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     deb_brake/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     deb_l/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     deb_l/counter_reg[18]/C



