// Seed: 3083099075
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2
    , id_10,
    output tri id_3,
    input wire id_4,
    input wand id_5,
    output wire id_6,
    output wor id_7,
    input uwire id_8
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3,
      id_4,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2;
  logic id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign {id_7 == 1, -1'b0, -1 == -1'b0, -1, id_7, 1 - 1, 1} = id_7[-1];
  final $clog2(96);
  ;
  module_2 modCall_1 ();
  assign id_2 = ~id_8;
endmodule
