
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Feb  5 07:30:48 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64Zfinx/fnmadd.s.cgf \
 \
//                  -- xlen 64  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV64_Zfinx,RV64_Zdinx extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64I_Zfinx,RV64I_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*);def TEST_CASE_1=True;",fnmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_6136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfff000; valaddr_reg:x12; val_offset:18345*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18345*FLEN/8, x13, x9, x10)

inst_6137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c800fff; valaddr_reg:x12; val_offset:18348*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18348*FLEN/8, x13, x9, x10)

inst_6138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfff800; valaddr_reg:x12; val_offset:18351*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18351*FLEN/8, x13, x9, x10)

inst_6139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c8007ff; valaddr_reg:x12; val_offset:18354*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18354*FLEN/8, x13, x9, x10)

inst_6140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffc00; valaddr_reg:x12; val_offset:18357*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18357*FLEN/8, x13, x9, x10)

inst_6141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c8003ff; valaddr_reg:x12; val_offset:18360*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18360*FLEN/8, x13, x9, x10)

inst_6142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffe00; valaddr_reg:x12; val_offset:18363*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18363*FLEN/8, x13, x9, x10)

inst_6143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c8001ff; valaddr_reg:x12; val_offset:18366*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18366*FLEN/8, x13, x9, x10)

inst_6144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cffff00; valaddr_reg:x12; val_offset:18369*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18369*FLEN/8, x13, x9, x10)

inst_6145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c8000ff; valaddr_reg:x12; val_offset:18372*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18372*FLEN/8, x13, x9, x10)

inst_6146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cffff80; valaddr_reg:x12; val_offset:18375*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18375*FLEN/8, x13, x9, x10)

inst_6147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c80007f; valaddr_reg:x12; val_offset:18378*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18378*FLEN/8, x13, x9, x10)

inst_6148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cffffc0; valaddr_reg:x12; val_offset:18381*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18381*FLEN/8, x13, x9, x10)

inst_6149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c80003f; valaddr_reg:x12; val_offset:18384*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18384*FLEN/8, x13, x9, x10)

inst_6150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cffffe0; valaddr_reg:x12; val_offset:18387*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18387*FLEN/8, x13, x9, x10)

inst_6151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c80001f; valaddr_reg:x12; val_offset:18390*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18390*FLEN/8, x13, x9, x10)

inst_6152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffff0; valaddr_reg:x12; val_offset:18393*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18393*FLEN/8, x13, x9, x10)

inst_6153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c80000f; valaddr_reg:x12; val_offset:18396*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18396*FLEN/8, x13, x9, x10)

inst_6154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffff8; valaddr_reg:x12; val_offset:18399*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18399*FLEN/8, x13, x9, x10)

inst_6155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c800007; valaddr_reg:x12; val_offset:18402*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18402*FLEN/8, x13, x9, x10)

inst_6156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffffc; valaddr_reg:x12; val_offset:18405*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18405*FLEN/8, x13, x9, x10)

inst_6157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c800003; valaddr_reg:x12; val_offset:18408*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18408*FLEN/8, x13, x9, x10)

inst_6158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffffe; valaddr_reg:x12; val_offset:18411*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18411*FLEN/8, x13, x9, x10)

inst_6159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2c800001; valaddr_reg:x12; val_offset:18414*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18414*FLEN/8, x13, x9, x10)

inst_6160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:18417*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18417*FLEN/8, x13, x9, x10)

inst_6161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f800007; valaddr_reg:x12; val_offset:18420*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18420*FLEN/8, x13, x9, x10)

inst_6162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:18423*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18423*FLEN/8, x13, x9, x10)

inst_6163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f800003; valaddr_reg:x12; val_offset:18426*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18426*FLEN/8, x13, x9, x10)

inst_6164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:18429*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18429*FLEN/8, x13, x9, x10)

inst_6165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f800001; valaddr_reg:x12; val_offset:18432*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18432*FLEN/8, x13, x9, x10)

inst_6166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:18435*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18435*FLEN/8, x13, x9, x10)

inst_6167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:18438*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18438*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_48)
inst_6168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f999999; valaddr_reg:x12; val_offset:18441*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18441*FLEN/8, x13, x9, x10)

inst_6169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:18444*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18444*FLEN/8, x13, x9, x10)

inst_6170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:18447*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18447*FLEN/8, x13, x9, x10)

inst_6171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:18450*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18450*FLEN/8, x13, x9, x10)

inst_6172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:18453*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18453*FLEN/8, x13, x9, x10)

inst_6173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:18456*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18456*FLEN/8, x13, x9, x10)

inst_6174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:18459*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18459*FLEN/8, x13, x9, x10)

inst_6175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:18462*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18462*FLEN/8, x13, x9, x10)

inst_6176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d000000; valaddr_reg:x12; val_offset:18465*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18465*FLEN/8, x13, x9, x10)

inst_6177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fffff; valaddr_reg:x12; val_offset:18468*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18468*FLEN/8, x13, x9, x10)

inst_6178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d400000; valaddr_reg:x12; val_offset:18471*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18471*FLEN/8, x13, x9, x10)

inst_6179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d3fffff; valaddr_reg:x12; val_offset:18474*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18474*FLEN/8, x13, x9, x10)

inst_6180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d600000; valaddr_reg:x12; val_offset:18477*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18477*FLEN/8, x13, x9, x10)

inst_6181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d1fffff; valaddr_reg:x12; val_offset:18480*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18480*FLEN/8, x13, x9, x10)

inst_6182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d700000; valaddr_reg:x12; val_offset:18483*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18483*FLEN/8, x13, x9, x10)

inst_6183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d0fffff; valaddr_reg:x12; val_offset:18486*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18486*FLEN/8, x13, x9, x10)

inst_6184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d780000; valaddr_reg:x12; val_offset:18489*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18489*FLEN/8, x13, x9, x10)

inst_6185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d07ffff; valaddr_reg:x12; val_offset:18492*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18492*FLEN/8, x13, x9, x10)

inst_6186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7c0000; valaddr_reg:x12; val_offset:18495*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18495*FLEN/8, x13, x9, x10)

inst_6187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d03ffff; valaddr_reg:x12; val_offset:18498*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18498*FLEN/8, x13, x9, x10)

inst_6188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7e0000; valaddr_reg:x12; val_offset:18501*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18501*FLEN/8, x13, x9, x10)

inst_6189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d01ffff; valaddr_reg:x12; val_offset:18504*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18504*FLEN/8, x13, x9, x10)

inst_6190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7f0000; valaddr_reg:x12; val_offset:18507*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18507*FLEN/8, x13, x9, x10)

inst_6191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d00ffff; valaddr_reg:x12; val_offset:18510*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18510*FLEN/8, x13, x9, x10)

inst_6192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7f8000; valaddr_reg:x12; val_offset:18513*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18513*FLEN/8, x13, x9, x10)

inst_6193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d007fff; valaddr_reg:x12; val_offset:18516*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18516*FLEN/8, x13, x9, x10)

inst_6194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fc000; valaddr_reg:x12; val_offset:18519*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18519*FLEN/8, x13, x9, x10)

inst_6195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d003fff; valaddr_reg:x12; val_offset:18522*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18522*FLEN/8, x13, x9, x10)

inst_6196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fe000; valaddr_reg:x12; val_offset:18525*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18525*FLEN/8, x13, x9, x10)

inst_6197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d001fff; valaddr_reg:x12; val_offset:18528*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18528*FLEN/8, x13, x9, x10)

inst_6198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ff000; valaddr_reg:x12; val_offset:18531*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18531*FLEN/8, x13, x9, x10)

inst_6199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d000fff; valaddr_reg:x12; val_offset:18534*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18534*FLEN/8, x13, x9, x10)

inst_6200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ff800; valaddr_reg:x12; val_offset:18537*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18537*FLEN/8, x13, x9, x10)

inst_6201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d0007ff; valaddr_reg:x12; val_offset:18540*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18540*FLEN/8, x13, x9, x10)

inst_6202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ffc00; valaddr_reg:x12; val_offset:18543*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18543*FLEN/8, x13, x9, x10)

inst_6203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d0003ff; valaddr_reg:x12; val_offset:18546*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18546*FLEN/8, x13, x9, x10)

inst_6204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ffe00; valaddr_reg:x12; val_offset:18549*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18549*FLEN/8, x13, x9, x10)

inst_6205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d0001ff; valaddr_reg:x12; val_offset:18552*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18552*FLEN/8, x13, x9, x10)

inst_6206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fff00; valaddr_reg:x12; val_offset:18555*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18555*FLEN/8, x13, x9, x10)

inst_6207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d0000ff; valaddr_reg:x12; val_offset:18558*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18558*FLEN/8, x13, x9, x10)

inst_6208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fff80; valaddr_reg:x12; val_offset:18561*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18561*FLEN/8, x13, x9, x10)

inst_6209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d00007f; valaddr_reg:x12; val_offset:18564*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18564*FLEN/8, x13, x9, x10)

inst_6210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fffc0; valaddr_reg:x12; val_offset:18567*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18567*FLEN/8, x13, x9, x10)

inst_6211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d00003f; valaddr_reg:x12; val_offset:18570*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18570*FLEN/8, x13, x9, x10)

inst_6212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7fffe0; valaddr_reg:x12; val_offset:18573*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18573*FLEN/8, x13, x9, x10)

inst_6213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d00001f; valaddr_reg:x12; val_offset:18576*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18576*FLEN/8, x13, x9, x10)

inst_6214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ffff0; valaddr_reg:x12; val_offset:18579*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18579*FLEN/8, x13, x9, x10)

inst_6215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d00000f; valaddr_reg:x12; val_offset:18582*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18582*FLEN/8, x13, x9, x10)

inst_6216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ffff8; valaddr_reg:x12; val_offset:18585*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18585*FLEN/8, x13, x9, x10)

inst_6217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d000007; valaddr_reg:x12; val_offset:18588*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18588*FLEN/8, x13, x9, x10)

inst_6218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ffffc; valaddr_reg:x12; val_offset:18591*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18591*FLEN/8, x13, x9, x10)

inst_6219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d000003; valaddr_reg:x12; val_offset:18594*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18594*FLEN/8, x13, x9, x10)

inst_6220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d7ffffe; valaddr_reg:x12; val_offset:18597*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18597*FLEN/8, x13, x9, x10)

inst_6221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x5a and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x2d000001; valaddr_reg:x12; val_offset:18600*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18600*FLEN/8, x13, x9, x10)

inst_6222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:18603*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18603*FLEN/8, x13, x9, x10)

inst_6223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3f800007; valaddr_reg:x12; val_offset:18606*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18606*FLEN/8, x13, x9, x10)

inst_6224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:18609*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18609*FLEN/8, x13, x9, x10)

inst_6225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3f800003; valaddr_reg:x12; val_offset:18612*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18612*FLEN/8, x13, x9, x10)

inst_6226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:18615*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18615*FLEN/8, x13, x9, x10)

inst_6227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3f800001; valaddr_reg:x12; val_offset:18618*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18618*FLEN/8, x13, x9, x10)

inst_6228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:18621*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18621*FLEN/8, x13, x9, x10)

inst_6229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:18624*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18624*FLEN/8, x13, x9, x10)

inst_6230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3f999999; valaddr_reg:x12; val_offset:18627*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18627*FLEN/8, x13, x9, x10)

inst_6231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:18630*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18630*FLEN/8, x13, x9, x10)

inst_6232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:18633*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18633*FLEN/8, x13, x9, x10)

inst_6233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:18636*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18636*FLEN/8, x13, x9, x10)

inst_6234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:18639*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18639*FLEN/8, x13, x9, x10)

inst_6235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:18642*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18642*FLEN/8, x13, x9, x10)

inst_6236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:18645*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18645*FLEN/8, x13, x9, x10)

inst_6237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x54e3da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4cf5bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ed4e3da; op2val:0x4cf5bc;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:18648*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18648*FLEN/8, x13, x9, x10)

inst_6238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d800000; valaddr_reg:x12; val_offset:18651*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18651*FLEN/8, x13, x9, x10)

inst_6239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffffff; valaddr_reg:x12; val_offset:18654*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18654*FLEN/8, x13, x9, x10)

inst_6240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dc00000; valaddr_reg:x12; val_offset:18657*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18657*FLEN/8, x13, x9, x10)

inst_6241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dbfffff; valaddr_reg:x12; val_offset:18660*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18660*FLEN/8, x13, x9, x10)

inst_6242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2de00000; valaddr_reg:x12; val_offset:18663*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18663*FLEN/8, x13, x9, x10)

inst_6243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d9fffff; valaddr_reg:x12; val_offset:18666*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18666*FLEN/8, x13, x9, x10)

inst_6244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2df00000; valaddr_reg:x12; val_offset:18669*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18669*FLEN/8, x13, x9, x10)

inst_6245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d8fffff; valaddr_reg:x12; val_offset:18672*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18672*FLEN/8, x13, x9, x10)

inst_6246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2df80000; valaddr_reg:x12; val_offset:18675*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18675*FLEN/8, x13, x9, x10)

inst_6247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d87ffff; valaddr_reg:x12; val_offset:18678*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18678*FLEN/8, x13, x9, x10)

inst_6248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfc0000; valaddr_reg:x12; val_offset:18681*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18681*FLEN/8, x13, x9, x10)

inst_6249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d83ffff; valaddr_reg:x12; val_offset:18684*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18684*FLEN/8, x13, x9, x10)

inst_6250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfe0000; valaddr_reg:x12; val_offset:18687*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18687*FLEN/8, x13, x9, x10)

inst_6251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d81ffff; valaddr_reg:x12; val_offset:18690*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18690*FLEN/8, x13, x9, x10)

inst_6252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dff0000; valaddr_reg:x12; val_offset:18693*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18693*FLEN/8, x13, x9, x10)

inst_6253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d80ffff; valaddr_reg:x12; val_offset:18696*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18696*FLEN/8, x13, x9, x10)

inst_6254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dff8000; valaddr_reg:x12; val_offset:18699*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18699*FLEN/8, x13, x9, x10)

inst_6255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d807fff; valaddr_reg:x12; val_offset:18702*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18702*FLEN/8, x13, x9, x10)

inst_6256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffc000; valaddr_reg:x12; val_offset:18705*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18705*FLEN/8, x13, x9, x10)

inst_6257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d803fff; valaddr_reg:x12; val_offset:18708*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18708*FLEN/8, x13, x9, x10)

inst_6258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffe000; valaddr_reg:x12; val_offset:18711*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18711*FLEN/8, x13, x9, x10)

inst_6259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d801fff; valaddr_reg:x12; val_offset:18714*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18714*FLEN/8, x13, x9, x10)

inst_6260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfff000; valaddr_reg:x12; val_offset:18717*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18717*FLEN/8, x13, x9, x10)

inst_6261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d800fff; valaddr_reg:x12; val_offset:18720*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18720*FLEN/8, x13, x9, x10)

inst_6262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfff800; valaddr_reg:x12; val_offset:18723*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18723*FLEN/8, x13, x9, x10)

inst_6263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d8007ff; valaddr_reg:x12; val_offset:18726*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18726*FLEN/8, x13, x9, x10)

inst_6264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfffc00; valaddr_reg:x12; val_offset:18729*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18729*FLEN/8, x13, x9, x10)

inst_6265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d8003ff; valaddr_reg:x12; val_offset:18732*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18732*FLEN/8, x13, x9, x10)

inst_6266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfffe00; valaddr_reg:x12; val_offset:18735*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18735*FLEN/8, x13, x9, x10)

inst_6267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d8001ff; valaddr_reg:x12; val_offset:18738*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18738*FLEN/8, x13, x9, x10)

inst_6268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffff00; valaddr_reg:x12; val_offset:18741*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18741*FLEN/8, x13, x9, x10)

inst_6269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d8000ff; valaddr_reg:x12; val_offset:18744*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18744*FLEN/8, x13, x9, x10)

inst_6270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffff80; valaddr_reg:x12; val_offset:18747*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18747*FLEN/8, x13, x9, x10)

inst_6271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d80007f; valaddr_reg:x12; val_offset:18750*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18750*FLEN/8, x13, x9, x10)

inst_6272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffffc0; valaddr_reg:x12; val_offset:18753*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18753*FLEN/8, x13, x9, x10)

inst_6273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d80003f; valaddr_reg:x12; val_offset:18756*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18756*FLEN/8, x13, x9, x10)

inst_6274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dffffe0; valaddr_reg:x12; val_offset:18759*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18759*FLEN/8, x13, x9, x10)

inst_6275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d80001f; valaddr_reg:x12; val_offset:18762*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18762*FLEN/8, x13, x9, x10)

inst_6276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfffff0; valaddr_reg:x12; val_offset:18765*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18765*FLEN/8, x13, x9, x10)

inst_6277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d80000f; valaddr_reg:x12; val_offset:18768*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18768*FLEN/8, x13, x9, x10)

inst_6278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfffff8; valaddr_reg:x12; val_offset:18771*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18771*FLEN/8, x13, x9, x10)

inst_6279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d800007; valaddr_reg:x12; val_offset:18774*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18774*FLEN/8, x13, x9, x10)

inst_6280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfffffc; valaddr_reg:x12; val_offset:18777*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18777*FLEN/8, x13, x9, x10)

inst_6281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d800003; valaddr_reg:x12; val_offset:18780*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18780*FLEN/8, x13, x9, x10)

inst_6282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2dfffffe; valaddr_reg:x12; val_offset:18783*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18783*FLEN/8, x13, x9, x10)

inst_6283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x5b and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x2d800001; valaddr_reg:x12; val_offset:18786*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18786*FLEN/8, x13, x9, x10)

inst_6284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:18789*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18789*FLEN/8, x13, x9, x10)

inst_6285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3f800007; valaddr_reg:x12; val_offset:18792*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18792*FLEN/8, x13, x9, x10)

inst_6286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:18795*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18795*FLEN/8, x13, x9, x10)

inst_6287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3f800003; valaddr_reg:x12; val_offset:18798*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18798*FLEN/8, x13, x9, x10)

inst_6288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:18801*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18801*FLEN/8, x13, x9, x10)

inst_6289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3f800001; valaddr_reg:x12; val_offset:18804*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18804*FLEN/8, x13, x9, x10)

inst_6290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:18807*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18807*FLEN/8, x13, x9, x10)

inst_6291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:18810*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18810*FLEN/8, x13, x9, x10)

inst_6292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3f999999; valaddr_reg:x12; val_offset:18813*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18813*FLEN/8, x13, x9, x10)

inst_6293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:18816*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18816*FLEN/8, x13, x9, x10)

inst_6294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:18819*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18819*FLEN/8, x13, x9, x10)

inst_6295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:18822*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18822*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_49)
inst_6296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:18825*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18825*FLEN/8, x13, x9, x10)

inst_6297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:18828*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18828*FLEN/8, x13, x9, x10)

inst_6298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:18831*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18831*FLEN/8, x13, x9, x10)

inst_6299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x34acb1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2d5757 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f34acb1; op2val:0x2d5757;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:18834*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18834*FLEN/8, x13, x9, x10)

inst_6300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e000000; valaddr_reg:x12; val_offset:18837*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18837*FLEN/8, x13, x9, x10)

inst_6301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fffff; valaddr_reg:x12; val_offset:18840*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18840*FLEN/8, x13, x9, x10)

inst_6302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e400000; valaddr_reg:x12; val_offset:18843*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18843*FLEN/8, x13, x9, x10)

inst_6303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e3fffff; valaddr_reg:x12; val_offset:18846*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18846*FLEN/8, x13, x9, x10)

inst_6304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e600000; valaddr_reg:x12; val_offset:18849*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18849*FLEN/8, x13, x9, x10)

inst_6305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e1fffff; valaddr_reg:x12; val_offset:18852*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18852*FLEN/8, x13, x9, x10)

inst_6306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e700000; valaddr_reg:x12; val_offset:18855*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18855*FLEN/8, x13, x9, x10)

inst_6307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e0fffff; valaddr_reg:x12; val_offset:18858*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18858*FLEN/8, x13, x9, x10)

inst_6308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e780000; valaddr_reg:x12; val_offset:18861*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18861*FLEN/8, x13, x9, x10)

inst_6309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e07ffff; valaddr_reg:x12; val_offset:18864*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18864*FLEN/8, x13, x9, x10)

inst_6310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7c0000; valaddr_reg:x12; val_offset:18867*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18867*FLEN/8, x13, x9, x10)

inst_6311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e03ffff; valaddr_reg:x12; val_offset:18870*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18870*FLEN/8, x13, x9, x10)

inst_6312:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7e0000; valaddr_reg:x12; val_offset:18873*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18873*FLEN/8, x13, x9, x10)

inst_6313:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e01ffff; valaddr_reg:x12; val_offset:18876*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18876*FLEN/8, x13, x9, x10)

inst_6314:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7f0000; valaddr_reg:x12; val_offset:18879*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18879*FLEN/8, x13, x9, x10)

inst_6315:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e00ffff; valaddr_reg:x12; val_offset:18882*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18882*FLEN/8, x13, x9, x10)

inst_6316:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7f8000; valaddr_reg:x12; val_offset:18885*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18885*FLEN/8, x13, x9, x10)

inst_6317:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e007fff; valaddr_reg:x12; val_offset:18888*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18888*FLEN/8, x13, x9, x10)

inst_6318:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fc000; valaddr_reg:x12; val_offset:18891*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18891*FLEN/8, x13, x9, x10)

inst_6319:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e003fff; valaddr_reg:x12; val_offset:18894*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18894*FLEN/8, x13, x9, x10)

inst_6320:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fe000; valaddr_reg:x12; val_offset:18897*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18897*FLEN/8, x13, x9, x10)

inst_6321:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e001fff; valaddr_reg:x12; val_offset:18900*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18900*FLEN/8, x13, x9, x10)

inst_6322:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ff000; valaddr_reg:x12; val_offset:18903*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18903*FLEN/8, x13, x9, x10)

inst_6323:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e000fff; valaddr_reg:x12; val_offset:18906*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18906*FLEN/8, x13, x9, x10)

inst_6324:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ff800; valaddr_reg:x12; val_offset:18909*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18909*FLEN/8, x13, x9, x10)

inst_6325:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e0007ff; valaddr_reg:x12; val_offset:18912*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18912*FLEN/8, x13, x9, x10)

inst_6326:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ffc00; valaddr_reg:x12; val_offset:18915*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18915*FLEN/8, x13, x9, x10)

inst_6327:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e0003ff; valaddr_reg:x12; val_offset:18918*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18918*FLEN/8, x13, x9, x10)

inst_6328:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ffe00; valaddr_reg:x12; val_offset:18921*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18921*FLEN/8, x13, x9, x10)

inst_6329:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e0001ff; valaddr_reg:x12; val_offset:18924*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18924*FLEN/8, x13, x9, x10)

inst_6330:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fff00; valaddr_reg:x12; val_offset:18927*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18927*FLEN/8, x13, x9, x10)

inst_6331:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e0000ff; valaddr_reg:x12; val_offset:18930*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18930*FLEN/8, x13, x9, x10)

inst_6332:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fff80; valaddr_reg:x12; val_offset:18933*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18933*FLEN/8, x13, x9, x10)

inst_6333:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e00007f; valaddr_reg:x12; val_offset:18936*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18936*FLEN/8, x13, x9, x10)

inst_6334:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fffc0; valaddr_reg:x12; val_offset:18939*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18939*FLEN/8, x13, x9, x10)

inst_6335:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e00003f; valaddr_reg:x12; val_offset:18942*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18942*FLEN/8, x13, x9, x10)

inst_6336:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7fffe0; valaddr_reg:x12; val_offset:18945*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18945*FLEN/8, x13, x9, x10)

inst_6337:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e00001f; valaddr_reg:x12; val_offset:18948*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18948*FLEN/8, x13, x9, x10)

inst_6338:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ffff0; valaddr_reg:x12; val_offset:18951*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18951*FLEN/8, x13, x9, x10)

inst_6339:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e00000f; valaddr_reg:x12; val_offset:18954*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18954*FLEN/8, x13, x9, x10)

inst_6340:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ffff8; valaddr_reg:x12; val_offset:18957*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18957*FLEN/8, x13, x9, x10)

inst_6341:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e000007; valaddr_reg:x12; val_offset:18960*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18960*FLEN/8, x13, x9, x10)

inst_6342:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ffffc; valaddr_reg:x12; val_offset:18963*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18963*FLEN/8, x13, x9, x10)

inst_6343:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e000003; valaddr_reg:x12; val_offset:18966*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18966*FLEN/8, x13, x9, x10)

inst_6344:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e7ffffe; valaddr_reg:x12; val_offset:18969*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18969*FLEN/8, x13, x9, x10)

inst_6345:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x5c and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x2e000001; valaddr_reg:x12; val_offset:18972*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18972*FLEN/8, x13, x9, x10)

inst_6346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:18975*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18975*FLEN/8, x13, x9, x10)

inst_6347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3f800007; valaddr_reg:x12; val_offset:18978*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18978*FLEN/8, x13, x9, x10)

inst_6348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:18981*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18981*FLEN/8, x13, x9, x10)

inst_6349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3f800003; valaddr_reg:x12; val_offset:18984*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18984*FLEN/8, x13, x9, x10)

inst_6350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:18987*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18987*FLEN/8, x13, x9, x10)

inst_6351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3f800001; valaddr_reg:x12; val_offset:18990*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18990*FLEN/8, x13, x9, x10)

inst_6352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:18993*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18993*FLEN/8, x13, x9, x10)

inst_6353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:18996*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18996*FLEN/8, x13, x9, x10)

inst_6354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3f999999; valaddr_reg:x12; val_offset:18999*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 18999*FLEN/8, x13, x9, x10)

inst_6355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:19002*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19002*FLEN/8, x13, x9, x10)

inst_6356:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:19005*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19005*FLEN/8, x13, x9, x10)

inst_6357:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:19008*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19008*FLEN/8, x13, x9, x10)

inst_6358:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:19011*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19011*FLEN/8, x13, x9, x10)

inst_6359:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:19014*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19014*FLEN/8, x13, x9, x10)

inst_6360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:19017*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19017*FLEN/8, x13, x9, x10)

inst_6361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1ebee0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x67358b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9ebee0; op2val:0x67358b;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:19020*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19020*FLEN/8, x13, x9, x10)

inst_6362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e800000; valaddr_reg:x12; val_offset:19023*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19023*FLEN/8, x13, x9, x10)

inst_6363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effffff; valaddr_reg:x12; val_offset:19026*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19026*FLEN/8, x13, x9, x10)

inst_6364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2ec00000; valaddr_reg:x12; val_offset:19029*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19029*FLEN/8, x13, x9, x10)

inst_6365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2ebfffff; valaddr_reg:x12; val_offset:19032*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19032*FLEN/8, x13, x9, x10)

inst_6366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2ee00000; valaddr_reg:x12; val_offset:19035*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19035*FLEN/8, x13, x9, x10)

inst_6367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e9fffff; valaddr_reg:x12; val_offset:19038*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19038*FLEN/8, x13, x9, x10)

inst_6368:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2ef00000; valaddr_reg:x12; val_offset:19041*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19041*FLEN/8, x13, x9, x10)

inst_6369:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e8fffff; valaddr_reg:x12; val_offset:19044*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19044*FLEN/8, x13, x9, x10)

inst_6370:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2ef80000; valaddr_reg:x12; val_offset:19047*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19047*FLEN/8, x13, x9, x10)

inst_6371:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e87ffff; valaddr_reg:x12; val_offset:19050*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19050*FLEN/8, x13, x9, x10)

inst_6372:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efc0000; valaddr_reg:x12; val_offset:19053*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19053*FLEN/8, x13, x9, x10)

inst_6373:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e83ffff; valaddr_reg:x12; val_offset:19056*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19056*FLEN/8, x13, x9, x10)

inst_6374:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efe0000; valaddr_reg:x12; val_offset:19059*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19059*FLEN/8, x13, x9, x10)

inst_6375:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e81ffff; valaddr_reg:x12; val_offset:19062*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19062*FLEN/8, x13, x9, x10)

inst_6376:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2eff0000; valaddr_reg:x12; val_offset:19065*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19065*FLEN/8, x13, x9, x10)

inst_6377:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e80ffff; valaddr_reg:x12; val_offset:19068*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19068*FLEN/8, x13, x9, x10)

inst_6378:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2eff8000; valaddr_reg:x12; val_offset:19071*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19071*FLEN/8, x13, x9, x10)

inst_6379:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e807fff; valaddr_reg:x12; val_offset:19074*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19074*FLEN/8, x13, x9, x10)

inst_6380:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effc000; valaddr_reg:x12; val_offset:19077*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19077*FLEN/8, x13, x9, x10)

inst_6381:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e803fff; valaddr_reg:x12; val_offset:19080*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19080*FLEN/8, x13, x9, x10)

inst_6382:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effe000; valaddr_reg:x12; val_offset:19083*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19083*FLEN/8, x13, x9, x10)

inst_6383:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e801fff; valaddr_reg:x12; val_offset:19086*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19086*FLEN/8, x13, x9, x10)

inst_6384:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efff000; valaddr_reg:x12; val_offset:19089*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19089*FLEN/8, x13, x9, x10)

inst_6385:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e800fff; valaddr_reg:x12; val_offset:19092*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19092*FLEN/8, x13, x9, x10)

inst_6386:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efff800; valaddr_reg:x12; val_offset:19095*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19095*FLEN/8, x13, x9, x10)

inst_6387:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e8007ff; valaddr_reg:x12; val_offset:19098*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19098*FLEN/8, x13, x9, x10)

inst_6388:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efffc00; valaddr_reg:x12; val_offset:19101*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19101*FLEN/8, x13, x9, x10)

inst_6389:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e8003ff; valaddr_reg:x12; val_offset:19104*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19104*FLEN/8, x13, x9, x10)

inst_6390:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efffe00; valaddr_reg:x12; val_offset:19107*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19107*FLEN/8, x13, x9, x10)

inst_6391:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e8001ff; valaddr_reg:x12; val_offset:19110*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19110*FLEN/8, x13, x9, x10)

inst_6392:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effff00; valaddr_reg:x12; val_offset:19113*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19113*FLEN/8, x13, x9, x10)

inst_6393:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e8000ff; valaddr_reg:x12; val_offset:19116*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19116*FLEN/8, x13, x9, x10)

inst_6394:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effff80; valaddr_reg:x12; val_offset:19119*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19119*FLEN/8, x13, x9, x10)

inst_6395:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e80007f; valaddr_reg:x12; val_offset:19122*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19122*FLEN/8, x13, x9, x10)

inst_6396:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effffc0; valaddr_reg:x12; val_offset:19125*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19125*FLEN/8, x13, x9, x10)

inst_6397:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e80003f; valaddr_reg:x12; val_offset:19128*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19128*FLEN/8, x13, x9, x10)

inst_6398:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2effffe0; valaddr_reg:x12; val_offset:19131*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19131*FLEN/8, x13, x9, x10)

inst_6399:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e80001f; valaddr_reg:x12; val_offset:19134*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19134*FLEN/8, x13, x9, x10)

inst_6400:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efffff0; valaddr_reg:x12; val_offset:19137*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19137*FLEN/8, x13, x9, x10)

inst_6401:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e80000f; valaddr_reg:x12; val_offset:19140*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19140*FLEN/8, x13, x9, x10)

inst_6402:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efffff8; valaddr_reg:x12; val_offset:19143*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19143*FLEN/8, x13, x9, x10)

inst_6403:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e800007; valaddr_reg:x12; val_offset:19146*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19146*FLEN/8, x13, x9, x10)

inst_6404:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efffffc; valaddr_reg:x12; val_offset:19149*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19149*FLEN/8, x13, x9, x10)

inst_6405:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e800003; valaddr_reg:x12; val_offset:19152*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19152*FLEN/8, x13, x9, x10)

inst_6406:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2efffffe; valaddr_reg:x12; val_offset:19155*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19155*FLEN/8, x13, x9, x10)

inst_6407:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x2e800001; valaddr_reg:x12; val_offset:19158*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19158*FLEN/8, x13, x9, x10)

inst_6408:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:19161*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19161*FLEN/8, x13, x9, x10)

inst_6409:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3f800007; valaddr_reg:x12; val_offset:19164*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19164*FLEN/8, x13, x9, x10)

inst_6410:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:19167*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19167*FLEN/8, x13, x9, x10)

inst_6411:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3f800003; valaddr_reg:x12; val_offset:19170*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19170*FLEN/8, x13, x9, x10)

inst_6412:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:19173*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19173*FLEN/8, x13, x9, x10)

inst_6413:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3f800001; valaddr_reg:x12; val_offset:19176*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19176*FLEN/8, x13, x9, x10)

inst_6414:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:19179*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19179*FLEN/8, x13, x9, x10)

inst_6415:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:19182*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19182*FLEN/8, x13, x9, x10)

inst_6416:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3f999999; valaddr_reg:x12; val_offset:19185*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19185*FLEN/8, x13, x9, x10)

inst_6417:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:19188*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19188*FLEN/8, x13, x9, x10)

inst_6418:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:19191*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19191*FLEN/8, x13, x9, x10)

inst_6419:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:19194*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19194*FLEN/8, x13, x9, x10)

inst_6420:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:19197*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19197*FLEN/8, x13, x9, x10)

inst_6421:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:19200*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19200*FLEN/8, x13, x9, x10)

inst_6422:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:19203*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19203*FLEN/8, x13, x9, x10)

inst_6423:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1c29da and fs2 == 0 and fe2 == 0x00 and fm2 == 0x347535 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1c29da; op2val:0x347535;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:19206*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19206*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_50)
inst_6424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f000000; valaddr_reg:x12; val_offset:19209*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19209*FLEN/8, x13, x9, x10)

inst_6425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fffff; valaddr_reg:x12; val_offset:19212*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19212*FLEN/8, x13, x9, x10)

inst_6426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f400000; valaddr_reg:x12; val_offset:19215*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19215*FLEN/8, x13, x9, x10)

inst_6427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f3fffff; valaddr_reg:x12; val_offset:19218*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19218*FLEN/8, x13, x9, x10)

inst_6428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f600000; valaddr_reg:x12; val_offset:19221*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19221*FLEN/8, x13, x9, x10)

inst_6429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f1fffff; valaddr_reg:x12; val_offset:19224*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19224*FLEN/8, x13, x9, x10)

inst_6430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f700000; valaddr_reg:x12; val_offset:19227*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19227*FLEN/8, x13, x9, x10)

inst_6431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f0fffff; valaddr_reg:x12; val_offset:19230*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19230*FLEN/8, x13, x9, x10)

inst_6432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f780000; valaddr_reg:x12; val_offset:19233*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19233*FLEN/8, x13, x9, x10)

inst_6433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f07ffff; valaddr_reg:x12; val_offset:19236*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19236*FLEN/8, x13, x9, x10)

inst_6434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7c0000; valaddr_reg:x12; val_offset:19239*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19239*FLEN/8, x13, x9, x10)

inst_6435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f03ffff; valaddr_reg:x12; val_offset:19242*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19242*FLEN/8, x13, x9, x10)

inst_6436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7e0000; valaddr_reg:x12; val_offset:19245*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19245*FLEN/8, x13, x9, x10)

inst_6437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f01ffff; valaddr_reg:x12; val_offset:19248*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19248*FLEN/8, x13, x9, x10)

inst_6438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7f0000; valaddr_reg:x12; val_offset:19251*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19251*FLEN/8, x13, x9, x10)

inst_6439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f00ffff; valaddr_reg:x12; val_offset:19254*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19254*FLEN/8, x13, x9, x10)

inst_6440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7f8000; valaddr_reg:x12; val_offset:19257*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19257*FLEN/8, x13, x9, x10)

inst_6441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f007fff; valaddr_reg:x12; val_offset:19260*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19260*FLEN/8, x13, x9, x10)

inst_6442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fc000; valaddr_reg:x12; val_offset:19263*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19263*FLEN/8, x13, x9, x10)

inst_6443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f003fff; valaddr_reg:x12; val_offset:19266*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19266*FLEN/8, x13, x9, x10)

inst_6444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fe000; valaddr_reg:x12; val_offset:19269*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19269*FLEN/8, x13, x9, x10)

inst_6445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f001fff; valaddr_reg:x12; val_offset:19272*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19272*FLEN/8, x13, x9, x10)

inst_6446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ff000; valaddr_reg:x12; val_offset:19275*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19275*FLEN/8, x13, x9, x10)

inst_6447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f000fff; valaddr_reg:x12; val_offset:19278*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19278*FLEN/8, x13, x9, x10)

inst_6448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ff800; valaddr_reg:x12; val_offset:19281*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19281*FLEN/8, x13, x9, x10)

inst_6449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f0007ff; valaddr_reg:x12; val_offset:19284*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19284*FLEN/8, x13, x9, x10)

inst_6450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ffc00; valaddr_reg:x12; val_offset:19287*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19287*FLEN/8, x13, x9, x10)

inst_6451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f0003ff; valaddr_reg:x12; val_offset:19290*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19290*FLEN/8, x13, x9, x10)

inst_6452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ffe00; valaddr_reg:x12; val_offset:19293*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19293*FLEN/8, x13, x9, x10)

inst_6453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f0001ff; valaddr_reg:x12; val_offset:19296*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19296*FLEN/8, x13, x9, x10)

inst_6454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fff00; valaddr_reg:x12; val_offset:19299*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19299*FLEN/8, x13, x9, x10)

inst_6455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f0000ff; valaddr_reg:x12; val_offset:19302*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19302*FLEN/8, x13, x9, x10)

inst_6456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fff80; valaddr_reg:x12; val_offset:19305*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19305*FLEN/8, x13, x9, x10)

inst_6457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f00007f; valaddr_reg:x12; val_offset:19308*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19308*FLEN/8, x13, x9, x10)

inst_6458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fffc0; valaddr_reg:x12; val_offset:19311*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19311*FLEN/8, x13, x9, x10)

inst_6459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f00003f; valaddr_reg:x12; val_offset:19314*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19314*FLEN/8, x13, x9, x10)

inst_6460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7fffe0; valaddr_reg:x12; val_offset:19317*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19317*FLEN/8, x13, x9, x10)

inst_6461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f00001f; valaddr_reg:x12; val_offset:19320*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19320*FLEN/8, x13, x9, x10)

inst_6462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ffff0; valaddr_reg:x12; val_offset:19323*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19323*FLEN/8, x13, x9, x10)

inst_6463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f00000f; valaddr_reg:x12; val_offset:19326*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19326*FLEN/8, x13, x9, x10)

inst_6464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ffff8; valaddr_reg:x12; val_offset:19329*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19329*FLEN/8, x13, x9, x10)

inst_6465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f000007; valaddr_reg:x12; val_offset:19332*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19332*FLEN/8, x13, x9, x10)

inst_6466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ffffc; valaddr_reg:x12; val_offset:19335*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19335*FLEN/8, x13, x9, x10)

inst_6467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f000003; valaddr_reg:x12; val_offset:19338*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19338*FLEN/8, x13, x9, x10)

inst_6468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f7ffffe; valaddr_reg:x12; val_offset:19341*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19341*FLEN/8, x13, x9, x10)

inst_6469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x5e and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x2f000001; valaddr_reg:x12; val_offset:19344*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19344*FLEN/8, x13, x9, x10)

inst_6470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:19347*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19347*FLEN/8, x13, x9, x10)

inst_6471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3f800007; valaddr_reg:x12; val_offset:19350*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19350*FLEN/8, x13, x9, x10)

inst_6472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:19353*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19353*FLEN/8, x13, x9, x10)

inst_6473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3f800003; valaddr_reg:x12; val_offset:19356*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19356*FLEN/8, x13, x9, x10)

inst_6474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:19359*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19359*FLEN/8, x13, x9, x10)

inst_6475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3f800001; valaddr_reg:x12; val_offset:19362*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19362*FLEN/8, x13, x9, x10)

inst_6476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:19365*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19365*FLEN/8, x13, x9, x10)

inst_6477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:19368*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19368*FLEN/8, x13, x9, x10)

inst_6478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3f999999; valaddr_reg:x12; val_offset:19371*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19371*FLEN/8, x13, x9, x10)

inst_6479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:19374*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19374*FLEN/8, x13, x9, x10)

inst_6480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:19377*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19377*FLEN/8, x13, x9, x10)

inst_6481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:19380*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19380*FLEN/8, x13, x9, x10)

inst_6482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:19383*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19383*FLEN/8, x13, x9, x10)

inst_6483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:19386*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19386*FLEN/8, x13, x9, x10)

inst_6484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:19389*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19389*FLEN/8, x13, x9, x10)

inst_6485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f2396 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x66f43a and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e9f2396; op2val:0x66f43a;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:19392*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19392*FLEN/8, x13, x9, x10)

inst_6486:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800000; valaddr_reg:x12; val_offset:19395*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19395*FLEN/8, x13, x9, x10)

inst_6487:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffffff; valaddr_reg:x12; val_offset:19398*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19398*FLEN/8, x13, x9, x10)

inst_6488:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fc00000; valaddr_reg:x12; val_offset:19401*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19401*FLEN/8, x13, x9, x10)

inst_6489:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fbfffff; valaddr_reg:x12; val_offset:19404*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19404*FLEN/8, x13, x9, x10)

inst_6490:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fe00000; valaddr_reg:x12; val_offset:19407*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19407*FLEN/8, x13, x9, x10)

inst_6491:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f9fffff; valaddr_reg:x12; val_offset:19410*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19410*FLEN/8, x13, x9, x10)

inst_6492:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ff00000; valaddr_reg:x12; val_offset:19413*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19413*FLEN/8, x13, x9, x10)

inst_6493:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8fffff; valaddr_reg:x12; val_offset:19416*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19416*FLEN/8, x13, x9, x10)

inst_6494:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ff80000; valaddr_reg:x12; val_offset:19419*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19419*FLEN/8, x13, x9, x10)

inst_6495:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f87ffff; valaddr_reg:x12; val_offset:19422*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19422*FLEN/8, x13, x9, x10)

inst_6496:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffc0000; valaddr_reg:x12; val_offset:19425*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19425*FLEN/8, x13, x9, x10)

inst_6497:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f83ffff; valaddr_reg:x12; val_offset:19428*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19428*FLEN/8, x13, x9, x10)

inst_6498:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffe0000; valaddr_reg:x12; val_offset:19431*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19431*FLEN/8, x13, x9, x10)

inst_6499:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f81ffff; valaddr_reg:x12; val_offset:19434*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19434*FLEN/8, x13, x9, x10)

inst_6500:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fff0000; valaddr_reg:x12; val_offset:19437*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19437*FLEN/8, x13, x9, x10)

inst_6501:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80ffff; valaddr_reg:x12; val_offset:19440*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19440*FLEN/8, x13, x9, x10)

inst_6502:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fff8000; valaddr_reg:x12; val_offset:19443*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19443*FLEN/8, x13, x9, x10)

inst_6503:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f807fff; valaddr_reg:x12; val_offset:19446*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19446*FLEN/8, x13, x9, x10)

inst_6504:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffc000; valaddr_reg:x12; val_offset:19449*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19449*FLEN/8, x13, x9, x10)

inst_6505:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f803fff; valaddr_reg:x12; val_offset:19452*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19452*FLEN/8, x13, x9, x10)

inst_6506:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffe000; valaddr_reg:x12; val_offset:19455*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19455*FLEN/8, x13, x9, x10)

inst_6507:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f801fff; valaddr_reg:x12; val_offset:19458*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19458*FLEN/8, x13, x9, x10)

inst_6508:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffff000; valaddr_reg:x12; val_offset:19461*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19461*FLEN/8, x13, x9, x10)

inst_6509:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800fff; valaddr_reg:x12; val_offset:19464*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19464*FLEN/8, x13, x9, x10)

inst_6510:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffff800; valaddr_reg:x12; val_offset:19467*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19467*FLEN/8, x13, x9, x10)

inst_6511:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8007ff; valaddr_reg:x12; val_offset:19470*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19470*FLEN/8, x13, x9, x10)

inst_6512:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffc00; valaddr_reg:x12; val_offset:19473*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19473*FLEN/8, x13, x9, x10)

inst_6513:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8003ff; valaddr_reg:x12; val_offset:19476*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19476*FLEN/8, x13, x9, x10)

inst_6514:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffe00; valaddr_reg:x12; val_offset:19479*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19479*FLEN/8, x13, x9, x10)

inst_6515:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8001ff; valaddr_reg:x12; val_offset:19482*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19482*FLEN/8, x13, x9, x10)

inst_6516:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffff00; valaddr_reg:x12; val_offset:19485*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19485*FLEN/8, x13, x9, x10)

inst_6517:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8000ff; valaddr_reg:x12; val_offset:19488*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19488*FLEN/8, x13, x9, x10)

inst_6518:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffff80; valaddr_reg:x12; val_offset:19491*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19491*FLEN/8, x13, x9, x10)

inst_6519:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80007f; valaddr_reg:x12; val_offset:19494*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19494*FLEN/8, x13, x9, x10)

inst_6520:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffffc0; valaddr_reg:x12; val_offset:19497*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19497*FLEN/8, x13, x9, x10)

inst_6521:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80003f; valaddr_reg:x12; val_offset:19500*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19500*FLEN/8, x13, x9, x10)

inst_6522:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffffe0; valaddr_reg:x12; val_offset:19503*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19503*FLEN/8, x13, x9, x10)

inst_6523:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80001f; valaddr_reg:x12; val_offset:19506*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19506*FLEN/8, x13, x9, x10)

inst_6524:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffff0; valaddr_reg:x12; val_offset:19509*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19509*FLEN/8, x13, x9, x10)

inst_6525:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80000f; valaddr_reg:x12; val_offset:19512*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19512*FLEN/8, x13, x9, x10)

inst_6526:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffff8; valaddr_reg:x12; val_offset:19515*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19515*FLEN/8, x13, x9, x10)

inst_6527:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800007; valaddr_reg:x12; val_offset:19518*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19518*FLEN/8, x13, x9, x10)

inst_6528:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffffc; valaddr_reg:x12; val_offset:19521*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19521*FLEN/8, x13, x9, x10)

inst_6529:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800003; valaddr_reg:x12; val_offset:19524*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19524*FLEN/8, x13, x9, x10)

inst_6530:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffffe; valaddr_reg:x12; val_offset:19527*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19527*FLEN/8, x13, x9, x10)

inst_6531:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800001; valaddr_reg:x12; val_offset:19530*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19530*FLEN/8, x13, x9, x10)

inst_6532:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:19533*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19533*FLEN/8, x13, x9, x10)

inst_6533:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f800007; valaddr_reg:x12; val_offset:19536*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19536*FLEN/8, x13, x9, x10)

inst_6534:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:19539*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19539*FLEN/8, x13, x9, x10)

inst_6535:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f800003; valaddr_reg:x12; val_offset:19542*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19542*FLEN/8, x13, x9, x10)

inst_6536:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:19545*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19545*FLEN/8, x13, x9, x10)

inst_6537:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f800001; valaddr_reg:x12; val_offset:19548*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19548*FLEN/8, x13, x9, x10)

inst_6538:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:19551*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19551*FLEN/8, x13, x9, x10)

inst_6539:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:19554*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19554*FLEN/8, x13, x9, x10)

inst_6540:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f999999; valaddr_reg:x12; val_offset:19557*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19557*FLEN/8, x13, x9, x10)

inst_6541:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:19560*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19560*FLEN/8, x13, x9, x10)

inst_6542:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:19563*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19563*FLEN/8, x13, x9, x10)

inst_6543:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:19566*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19566*FLEN/8, x13, x9, x10)

inst_6544:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:19569*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19569*FLEN/8, x13, x9, x10)

inst_6545:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:19572*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19572*FLEN/8, x13, x9, x10)

inst_6546:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:19575*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19575*FLEN/8, x13, x9, x10)

inst_6547:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:19578*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19578*FLEN/8, x13, x9, x10)

inst_6548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30000000; valaddr_reg:x12; val_offset:19581*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19581*FLEN/8, x13, x9, x10)

inst_6549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fffff; valaddr_reg:x12; val_offset:19584*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19584*FLEN/8, x13, x9, x10)

inst_6550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30400000; valaddr_reg:x12; val_offset:19587*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19587*FLEN/8, x13, x9, x10)

inst_6551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x303fffff; valaddr_reg:x12; val_offset:19590*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19590*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_51)
inst_6552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30600000; valaddr_reg:x12; val_offset:19593*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19593*FLEN/8, x13, x9, x10)

inst_6553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x301fffff; valaddr_reg:x12; val_offset:19596*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19596*FLEN/8, x13, x9, x10)

inst_6554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30700000; valaddr_reg:x12; val_offset:19599*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19599*FLEN/8, x13, x9, x10)

inst_6555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x300fffff; valaddr_reg:x12; val_offset:19602*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19602*FLEN/8, x13, x9, x10)

inst_6556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30780000; valaddr_reg:x12; val_offset:19605*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19605*FLEN/8, x13, x9, x10)

inst_6557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3007ffff; valaddr_reg:x12; val_offset:19608*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19608*FLEN/8, x13, x9, x10)

inst_6558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307c0000; valaddr_reg:x12; val_offset:19611*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19611*FLEN/8, x13, x9, x10)

inst_6559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3003ffff; valaddr_reg:x12; val_offset:19614*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19614*FLEN/8, x13, x9, x10)

inst_6560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307e0000; valaddr_reg:x12; val_offset:19617*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19617*FLEN/8, x13, x9, x10)

inst_6561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3001ffff; valaddr_reg:x12; val_offset:19620*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19620*FLEN/8, x13, x9, x10)

inst_6562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307f0000; valaddr_reg:x12; val_offset:19623*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19623*FLEN/8, x13, x9, x10)

inst_6563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3000ffff; valaddr_reg:x12; val_offset:19626*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19626*FLEN/8, x13, x9, x10)

inst_6564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307f8000; valaddr_reg:x12; val_offset:19629*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19629*FLEN/8, x13, x9, x10)

inst_6565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30007fff; valaddr_reg:x12; val_offset:19632*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19632*FLEN/8, x13, x9, x10)

inst_6566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fc000; valaddr_reg:x12; val_offset:19635*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19635*FLEN/8, x13, x9, x10)

inst_6567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30003fff; valaddr_reg:x12; val_offset:19638*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19638*FLEN/8, x13, x9, x10)

inst_6568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fe000; valaddr_reg:x12; val_offset:19641*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19641*FLEN/8, x13, x9, x10)

inst_6569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30001fff; valaddr_reg:x12; val_offset:19644*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19644*FLEN/8, x13, x9, x10)

inst_6570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ff000; valaddr_reg:x12; val_offset:19647*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19647*FLEN/8, x13, x9, x10)

inst_6571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30000fff; valaddr_reg:x12; val_offset:19650*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19650*FLEN/8, x13, x9, x10)

inst_6572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ff800; valaddr_reg:x12; val_offset:19653*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19653*FLEN/8, x13, x9, x10)

inst_6573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x300007ff; valaddr_reg:x12; val_offset:19656*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19656*FLEN/8, x13, x9, x10)

inst_6574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ffc00; valaddr_reg:x12; val_offset:19659*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19659*FLEN/8, x13, x9, x10)

inst_6575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x300003ff; valaddr_reg:x12; val_offset:19662*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19662*FLEN/8, x13, x9, x10)

inst_6576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ffe00; valaddr_reg:x12; val_offset:19665*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19665*FLEN/8, x13, x9, x10)

inst_6577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x300001ff; valaddr_reg:x12; val_offset:19668*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19668*FLEN/8, x13, x9, x10)

inst_6578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fff00; valaddr_reg:x12; val_offset:19671*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19671*FLEN/8, x13, x9, x10)

inst_6579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x300000ff; valaddr_reg:x12; val_offset:19674*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19674*FLEN/8, x13, x9, x10)

inst_6580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fff80; valaddr_reg:x12; val_offset:19677*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19677*FLEN/8, x13, x9, x10)

inst_6581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3000007f; valaddr_reg:x12; val_offset:19680*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19680*FLEN/8, x13, x9, x10)

inst_6582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fffc0; valaddr_reg:x12; val_offset:19683*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19683*FLEN/8, x13, x9, x10)

inst_6583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3000003f; valaddr_reg:x12; val_offset:19686*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19686*FLEN/8, x13, x9, x10)

inst_6584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307fffe0; valaddr_reg:x12; val_offset:19689*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19689*FLEN/8, x13, x9, x10)

inst_6585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3000001f; valaddr_reg:x12; val_offset:19692*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19692*FLEN/8, x13, x9, x10)

inst_6586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ffff0; valaddr_reg:x12; val_offset:19695*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19695*FLEN/8, x13, x9, x10)

inst_6587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3000000f; valaddr_reg:x12; val_offset:19698*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19698*FLEN/8, x13, x9, x10)

inst_6588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ffff8; valaddr_reg:x12; val_offset:19701*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19701*FLEN/8, x13, x9, x10)

inst_6589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30000007; valaddr_reg:x12; val_offset:19704*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19704*FLEN/8, x13, x9, x10)

inst_6590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ffffc; valaddr_reg:x12; val_offset:19707*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19707*FLEN/8, x13, x9, x10)

inst_6591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30000003; valaddr_reg:x12; val_offset:19710*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19710*FLEN/8, x13, x9, x10)

inst_6592:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x307ffffe; valaddr_reg:x12; val_offset:19713*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19713*FLEN/8, x13, x9, x10)

inst_6593:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x60 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x30000001; valaddr_reg:x12; val_offset:19716*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19716*FLEN/8, x13, x9, x10)

inst_6594:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:19719*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19719*FLEN/8, x13, x9, x10)

inst_6595:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3f800007; valaddr_reg:x12; val_offset:19722*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19722*FLEN/8, x13, x9, x10)

inst_6596:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:19725*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19725*FLEN/8, x13, x9, x10)

inst_6597:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3f800003; valaddr_reg:x12; val_offset:19728*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19728*FLEN/8, x13, x9, x10)

inst_6598:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:19731*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19731*FLEN/8, x13, x9, x10)

inst_6599:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3f800001; valaddr_reg:x12; val_offset:19734*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19734*FLEN/8, x13, x9, x10)

inst_6600:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:19737*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19737*FLEN/8, x13, x9, x10)

inst_6601:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:19740*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19740*FLEN/8, x13, x9, x10)

inst_6602:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3f999999; valaddr_reg:x12; val_offset:19743*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19743*FLEN/8, x13, x9, x10)

inst_6603:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:19746*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19746*FLEN/8, x13, x9, x10)

inst_6604:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:19749*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19749*FLEN/8, x13, x9, x10)

inst_6605:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:19752*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19752*FLEN/8, x13, x9, x10)

inst_6606:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:19755*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19755*FLEN/8, x13, x9, x10)

inst_6607:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:19758*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19758*FLEN/8, x13, x9, x10)

inst_6608:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:19761*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19761*FLEN/8, x13, x9, x10)

inst_6609:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4f66ed and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4eff0e and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ecf66ed; op2val:0x4eff0e;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:19764*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19764*FLEN/8, x13, x9, x10)

inst_6610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800000; valaddr_reg:x12; val_offset:19767*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19767*FLEN/8, x13, x9, x10)

inst_6611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffffff; valaddr_reg:x12; val_offset:19770*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19770*FLEN/8, x13, x9, x10)

inst_6612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30c00000; valaddr_reg:x12; val_offset:19773*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19773*FLEN/8, x13, x9, x10)

inst_6613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30bfffff; valaddr_reg:x12; val_offset:19776*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19776*FLEN/8, x13, x9, x10)

inst_6614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30e00000; valaddr_reg:x12; val_offset:19779*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19779*FLEN/8, x13, x9, x10)

inst_6615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x309fffff; valaddr_reg:x12; val_offset:19782*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19782*FLEN/8, x13, x9, x10)

inst_6616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30f00000; valaddr_reg:x12; val_offset:19785*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19785*FLEN/8, x13, x9, x10)

inst_6617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308fffff; valaddr_reg:x12; val_offset:19788*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19788*FLEN/8, x13, x9, x10)

inst_6618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30f80000; valaddr_reg:x12; val_offset:19791*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19791*FLEN/8, x13, x9, x10)

inst_6619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3087ffff; valaddr_reg:x12; val_offset:19794*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19794*FLEN/8, x13, x9, x10)

inst_6620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fc0000; valaddr_reg:x12; val_offset:19797*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19797*FLEN/8, x13, x9, x10)

inst_6621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3083ffff; valaddr_reg:x12; val_offset:19800*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19800*FLEN/8, x13, x9, x10)

inst_6622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fe0000; valaddr_reg:x12; val_offset:19803*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19803*FLEN/8, x13, x9, x10)

inst_6623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3081ffff; valaddr_reg:x12; val_offset:19806*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19806*FLEN/8, x13, x9, x10)

inst_6624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ff0000; valaddr_reg:x12; val_offset:19809*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19809*FLEN/8, x13, x9, x10)

inst_6625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080ffff; valaddr_reg:x12; val_offset:19812*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19812*FLEN/8, x13, x9, x10)

inst_6626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ff8000; valaddr_reg:x12; val_offset:19815*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19815*FLEN/8, x13, x9, x10)

inst_6627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30807fff; valaddr_reg:x12; val_offset:19818*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19818*FLEN/8, x13, x9, x10)

inst_6628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffc000; valaddr_reg:x12; val_offset:19821*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19821*FLEN/8, x13, x9, x10)

inst_6629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30803fff; valaddr_reg:x12; val_offset:19824*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19824*FLEN/8, x13, x9, x10)

inst_6630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffe000; valaddr_reg:x12; val_offset:19827*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19827*FLEN/8, x13, x9, x10)

inst_6631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30801fff; valaddr_reg:x12; val_offset:19830*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19830*FLEN/8, x13, x9, x10)

inst_6632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fff000; valaddr_reg:x12; val_offset:19833*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19833*FLEN/8, x13, x9, x10)

inst_6633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800fff; valaddr_reg:x12; val_offset:19836*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19836*FLEN/8, x13, x9, x10)

inst_6634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fff800; valaddr_reg:x12; val_offset:19839*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19839*FLEN/8, x13, x9, x10)

inst_6635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308007ff; valaddr_reg:x12; val_offset:19842*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19842*FLEN/8, x13, x9, x10)

inst_6636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffc00; valaddr_reg:x12; val_offset:19845*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19845*FLEN/8, x13, x9, x10)

inst_6637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308003ff; valaddr_reg:x12; val_offset:19848*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19848*FLEN/8, x13, x9, x10)

inst_6638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffe00; valaddr_reg:x12; val_offset:19851*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19851*FLEN/8, x13, x9, x10)

inst_6639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308001ff; valaddr_reg:x12; val_offset:19854*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19854*FLEN/8, x13, x9, x10)

inst_6640:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffff00; valaddr_reg:x12; val_offset:19857*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19857*FLEN/8, x13, x9, x10)

inst_6641:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308000ff; valaddr_reg:x12; val_offset:19860*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19860*FLEN/8, x13, x9, x10)

inst_6642:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffff80; valaddr_reg:x12; val_offset:19863*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19863*FLEN/8, x13, x9, x10)

inst_6643:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080007f; valaddr_reg:x12; val_offset:19866*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19866*FLEN/8, x13, x9, x10)

inst_6644:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffffc0; valaddr_reg:x12; val_offset:19869*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19869*FLEN/8, x13, x9, x10)

inst_6645:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080003f; valaddr_reg:x12; val_offset:19872*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19872*FLEN/8, x13, x9, x10)

inst_6646:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffffe0; valaddr_reg:x12; val_offset:19875*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19875*FLEN/8, x13, x9, x10)

inst_6647:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080001f; valaddr_reg:x12; val_offset:19878*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19878*FLEN/8, x13, x9, x10)

inst_6648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffff0; valaddr_reg:x12; val_offset:19881*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19881*FLEN/8, x13, x9, x10)

inst_6649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080000f; valaddr_reg:x12; val_offset:19884*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19884*FLEN/8, x13, x9, x10)

inst_6650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffff8; valaddr_reg:x12; val_offset:19887*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19887*FLEN/8, x13, x9, x10)

inst_6651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800007; valaddr_reg:x12; val_offset:19890*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19890*FLEN/8, x13, x9, x10)

inst_6652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffffc; valaddr_reg:x12; val_offset:19893*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19893*FLEN/8, x13, x9, x10)

inst_6653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800003; valaddr_reg:x12; val_offset:19896*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19896*FLEN/8, x13, x9, x10)

inst_6654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffffe; valaddr_reg:x12; val_offset:19899*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19899*FLEN/8, x13, x9, x10)

inst_6655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800001; valaddr_reg:x12; val_offset:19902*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19902*FLEN/8, x13, x9, x10)

inst_6656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:19905*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19905*FLEN/8, x13, x9, x10)

inst_6657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f800007; valaddr_reg:x12; val_offset:19908*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19908*FLEN/8, x13, x9, x10)

inst_6658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:19911*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19911*FLEN/8, x13, x9, x10)

inst_6659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f800003; valaddr_reg:x12; val_offset:19914*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19914*FLEN/8, x13, x9, x10)

inst_6660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:19917*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19917*FLEN/8, x13, x9, x10)

inst_6661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f800001; valaddr_reg:x12; val_offset:19920*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19920*FLEN/8, x13, x9, x10)

inst_6662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:19923*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19923*FLEN/8, x13, x9, x10)

inst_6663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:19926*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19926*FLEN/8, x13, x9, x10)

inst_6664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f999999; valaddr_reg:x12; val_offset:19929*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19929*FLEN/8, x13, x9, x10)

inst_6665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:19932*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19932*FLEN/8, x13, x9, x10)

inst_6666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:19935*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19935*FLEN/8, x13, x9, x10)

inst_6667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:19938*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19938*FLEN/8, x13, x9, x10)

inst_6668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:19941*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19941*FLEN/8, x13, x9, x10)

inst_6669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:19944*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19944*FLEN/8, x13, x9, x10)

inst_6670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:19947*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19947*FLEN/8, x13, x9, x10)

inst_6671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:19950*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19950*FLEN/8, x13, x9, x10)

inst_6672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31000000; valaddr_reg:x12; val_offset:19953*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19953*FLEN/8, x13, x9, x10)

inst_6673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fffff; valaddr_reg:x12; val_offset:19956*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19956*FLEN/8, x13, x9, x10)

inst_6674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31400000; valaddr_reg:x12; val_offset:19959*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19959*FLEN/8, x13, x9, x10)

inst_6675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x313fffff; valaddr_reg:x12; val_offset:19962*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19962*FLEN/8, x13, x9, x10)

inst_6676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31600000; valaddr_reg:x12; val_offset:19965*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19965*FLEN/8, x13, x9, x10)

inst_6677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x311fffff; valaddr_reg:x12; val_offset:19968*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19968*FLEN/8, x13, x9, x10)

inst_6678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31700000; valaddr_reg:x12; val_offset:19971*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19971*FLEN/8, x13, x9, x10)

inst_6679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x310fffff; valaddr_reg:x12; val_offset:19974*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19974*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_52)
inst_6680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31780000; valaddr_reg:x12; val_offset:19977*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19977*FLEN/8, x13, x9, x10)

inst_6681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3107ffff; valaddr_reg:x12; val_offset:19980*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19980*FLEN/8, x13, x9, x10)

inst_6682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317c0000; valaddr_reg:x12; val_offset:19983*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19983*FLEN/8, x13, x9, x10)

inst_6683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3103ffff; valaddr_reg:x12; val_offset:19986*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19986*FLEN/8, x13, x9, x10)

inst_6684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317e0000; valaddr_reg:x12; val_offset:19989*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19989*FLEN/8, x13, x9, x10)

inst_6685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3101ffff; valaddr_reg:x12; val_offset:19992*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19992*FLEN/8, x13, x9, x10)

inst_6686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317f0000; valaddr_reg:x12; val_offset:19995*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19995*FLEN/8, x13, x9, x10)

inst_6687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3100ffff; valaddr_reg:x12; val_offset:19998*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 19998*FLEN/8, x13, x9, x10)

inst_6688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317f8000; valaddr_reg:x12; val_offset:20001*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20001*FLEN/8, x13, x9, x10)

inst_6689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31007fff; valaddr_reg:x12; val_offset:20004*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20004*FLEN/8, x13, x9, x10)

inst_6690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fc000; valaddr_reg:x12; val_offset:20007*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20007*FLEN/8, x13, x9, x10)

inst_6691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31003fff; valaddr_reg:x12; val_offset:20010*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20010*FLEN/8, x13, x9, x10)

inst_6692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fe000; valaddr_reg:x12; val_offset:20013*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20013*FLEN/8, x13, x9, x10)

inst_6693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31001fff; valaddr_reg:x12; val_offset:20016*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20016*FLEN/8, x13, x9, x10)

inst_6694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ff000; valaddr_reg:x12; val_offset:20019*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20019*FLEN/8, x13, x9, x10)

inst_6695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31000fff; valaddr_reg:x12; val_offset:20022*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20022*FLEN/8, x13, x9, x10)

inst_6696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ff800; valaddr_reg:x12; val_offset:20025*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20025*FLEN/8, x13, x9, x10)

inst_6697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x310007ff; valaddr_reg:x12; val_offset:20028*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20028*FLEN/8, x13, x9, x10)

inst_6698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ffc00; valaddr_reg:x12; val_offset:20031*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20031*FLEN/8, x13, x9, x10)

inst_6699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x310003ff; valaddr_reg:x12; val_offset:20034*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20034*FLEN/8, x13, x9, x10)

inst_6700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ffe00; valaddr_reg:x12; val_offset:20037*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20037*FLEN/8, x13, x9, x10)

inst_6701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x310001ff; valaddr_reg:x12; val_offset:20040*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20040*FLEN/8, x13, x9, x10)

inst_6702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fff00; valaddr_reg:x12; val_offset:20043*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20043*FLEN/8, x13, x9, x10)

inst_6703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x310000ff; valaddr_reg:x12; val_offset:20046*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20046*FLEN/8, x13, x9, x10)

inst_6704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fff80; valaddr_reg:x12; val_offset:20049*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20049*FLEN/8, x13, x9, x10)

inst_6705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3100007f; valaddr_reg:x12; val_offset:20052*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20052*FLEN/8, x13, x9, x10)

inst_6706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fffc0; valaddr_reg:x12; val_offset:20055*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20055*FLEN/8, x13, x9, x10)

inst_6707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3100003f; valaddr_reg:x12; val_offset:20058*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20058*FLEN/8, x13, x9, x10)

inst_6708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317fffe0; valaddr_reg:x12; val_offset:20061*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20061*FLEN/8, x13, x9, x10)

inst_6709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3100001f; valaddr_reg:x12; val_offset:20064*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20064*FLEN/8, x13, x9, x10)

inst_6710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ffff0; valaddr_reg:x12; val_offset:20067*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20067*FLEN/8, x13, x9, x10)

inst_6711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3100000f; valaddr_reg:x12; val_offset:20070*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20070*FLEN/8, x13, x9, x10)

inst_6712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ffff8; valaddr_reg:x12; val_offset:20073*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20073*FLEN/8, x13, x9, x10)

inst_6713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31000007; valaddr_reg:x12; val_offset:20076*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20076*FLEN/8, x13, x9, x10)

inst_6714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ffffc; valaddr_reg:x12; val_offset:20079*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20079*FLEN/8, x13, x9, x10)

inst_6715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31000003; valaddr_reg:x12; val_offset:20082*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20082*FLEN/8, x13, x9, x10)

inst_6716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x317ffffe; valaddr_reg:x12; val_offset:20085*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20085*FLEN/8, x13, x9, x10)

inst_6717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x62 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x31000001; valaddr_reg:x12; val_offset:20088*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20088*FLEN/8, x13, x9, x10)

inst_6718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:20091*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20091*FLEN/8, x13, x9, x10)

inst_6719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3f800007; valaddr_reg:x12; val_offset:20094*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20094*FLEN/8, x13, x9, x10)

inst_6720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:20097*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20097*FLEN/8, x13, x9, x10)

inst_6721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3f800003; valaddr_reg:x12; val_offset:20100*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20100*FLEN/8, x13, x9, x10)

inst_6722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:20103*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20103*FLEN/8, x13, x9, x10)

inst_6723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3f800001; valaddr_reg:x12; val_offset:20106*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20106*FLEN/8, x13, x9, x10)

inst_6724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:20109*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20109*FLEN/8, x13, x9, x10)

inst_6725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:20112*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20112*FLEN/8, x13, x9, x10)

inst_6726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3f999999; valaddr_reg:x12; val_offset:20115*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20115*FLEN/8, x13, x9, x10)

inst_6727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:20118*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20118*FLEN/8, x13, x9, x10)

inst_6728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:20121*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20121*FLEN/8, x13, x9, x10)

inst_6729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:20124*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20124*FLEN/8, x13, x9, x10)

inst_6730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:20127*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20127*FLEN/8, x13, x9, x10)

inst_6731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:20130*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20130*FLEN/8, x13, x9, x10)

inst_6732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:20133*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20133*FLEN/8, x13, x9, x10)

inst_6733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x7e5045 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00d94b and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7e7e5045; op2val:0x80d94b;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:20136*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20136*FLEN/8, x13, x9, x10)

inst_6734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31800000; valaddr_reg:x12; val_offset:20139*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20139*FLEN/8, x13, x9, x10)

inst_6735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffffff; valaddr_reg:x12; val_offset:20142*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20142*FLEN/8, x13, x9, x10)

inst_6736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31c00000; valaddr_reg:x12; val_offset:20145*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20145*FLEN/8, x13, x9, x10)

inst_6737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31bfffff; valaddr_reg:x12; val_offset:20148*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20148*FLEN/8, x13, x9, x10)

inst_6738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31e00000; valaddr_reg:x12; val_offset:20151*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20151*FLEN/8, x13, x9, x10)

inst_6739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x319fffff; valaddr_reg:x12; val_offset:20154*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20154*FLEN/8, x13, x9, x10)

inst_6740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31f00000; valaddr_reg:x12; val_offset:20157*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20157*FLEN/8, x13, x9, x10)

inst_6741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x318fffff; valaddr_reg:x12; val_offset:20160*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20160*FLEN/8, x13, x9, x10)

inst_6742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31f80000; valaddr_reg:x12; val_offset:20163*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20163*FLEN/8, x13, x9, x10)

inst_6743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3187ffff; valaddr_reg:x12; val_offset:20166*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20166*FLEN/8, x13, x9, x10)

inst_6744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fc0000; valaddr_reg:x12; val_offset:20169*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20169*FLEN/8, x13, x9, x10)

inst_6745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3183ffff; valaddr_reg:x12; val_offset:20172*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20172*FLEN/8, x13, x9, x10)

inst_6746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fe0000; valaddr_reg:x12; val_offset:20175*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20175*FLEN/8, x13, x9, x10)

inst_6747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3181ffff; valaddr_reg:x12; val_offset:20178*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20178*FLEN/8, x13, x9, x10)

inst_6748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ff0000; valaddr_reg:x12; val_offset:20181*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20181*FLEN/8, x13, x9, x10)

inst_6749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3180ffff; valaddr_reg:x12; val_offset:20184*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20184*FLEN/8, x13, x9, x10)

inst_6750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ff8000; valaddr_reg:x12; val_offset:20187*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20187*FLEN/8, x13, x9, x10)

inst_6751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31807fff; valaddr_reg:x12; val_offset:20190*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20190*FLEN/8, x13, x9, x10)

inst_6752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffc000; valaddr_reg:x12; val_offset:20193*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20193*FLEN/8, x13, x9, x10)

inst_6753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31803fff; valaddr_reg:x12; val_offset:20196*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20196*FLEN/8, x13, x9, x10)

inst_6754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffe000; valaddr_reg:x12; val_offset:20199*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20199*FLEN/8, x13, x9, x10)

inst_6755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31801fff; valaddr_reg:x12; val_offset:20202*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20202*FLEN/8, x13, x9, x10)

inst_6756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fff000; valaddr_reg:x12; val_offset:20205*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20205*FLEN/8, x13, x9, x10)

inst_6757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31800fff; valaddr_reg:x12; val_offset:20208*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20208*FLEN/8, x13, x9, x10)

inst_6758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fff800; valaddr_reg:x12; val_offset:20211*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20211*FLEN/8, x13, x9, x10)

inst_6759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x318007ff; valaddr_reg:x12; val_offset:20214*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20214*FLEN/8, x13, x9, x10)

inst_6760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fffc00; valaddr_reg:x12; val_offset:20217*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20217*FLEN/8, x13, x9, x10)

inst_6761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x318003ff; valaddr_reg:x12; val_offset:20220*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20220*FLEN/8, x13, x9, x10)

inst_6762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fffe00; valaddr_reg:x12; val_offset:20223*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20223*FLEN/8, x13, x9, x10)

inst_6763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x318001ff; valaddr_reg:x12; val_offset:20226*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20226*FLEN/8, x13, x9, x10)

inst_6764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffff00; valaddr_reg:x12; val_offset:20229*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20229*FLEN/8, x13, x9, x10)

inst_6765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x318000ff; valaddr_reg:x12; val_offset:20232*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20232*FLEN/8, x13, x9, x10)

inst_6766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffff80; valaddr_reg:x12; val_offset:20235*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20235*FLEN/8, x13, x9, x10)

inst_6767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3180007f; valaddr_reg:x12; val_offset:20238*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20238*FLEN/8, x13, x9, x10)

inst_6768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffffc0; valaddr_reg:x12; val_offset:20241*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20241*FLEN/8, x13, x9, x10)

inst_6769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3180003f; valaddr_reg:x12; val_offset:20244*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20244*FLEN/8, x13, x9, x10)

inst_6770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31ffffe0; valaddr_reg:x12; val_offset:20247*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20247*FLEN/8, x13, x9, x10)

inst_6771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3180001f; valaddr_reg:x12; val_offset:20250*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20250*FLEN/8, x13, x9, x10)

inst_6772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fffff0; valaddr_reg:x12; val_offset:20253*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20253*FLEN/8, x13, x9, x10)

inst_6773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3180000f; valaddr_reg:x12; val_offset:20256*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20256*FLEN/8, x13, x9, x10)

inst_6774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fffff8; valaddr_reg:x12; val_offset:20259*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20259*FLEN/8, x13, x9, x10)

inst_6775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31800007; valaddr_reg:x12; val_offset:20262*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20262*FLEN/8, x13, x9, x10)

inst_6776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fffffc; valaddr_reg:x12; val_offset:20265*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20265*FLEN/8, x13, x9, x10)

inst_6777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31800003; valaddr_reg:x12; val_offset:20268*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20268*FLEN/8, x13, x9, x10)

inst_6778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31fffffe; valaddr_reg:x12; val_offset:20271*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20271*FLEN/8, x13, x9, x10)

inst_6779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x63 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x31800001; valaddr_reg:x12; val_offset:20274*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20274*FLEN/8, x13, x9, x10)

inst_6780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:20277*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20277*FLEN/8, x13, x9, x10)

inst_6781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3f800007; valaddr_reg:x12; val_offset:20280*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20280*FLEN/8, x13, x9, x10)

inst_6782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:20283*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20283*FLEN/8, x13, x9, x10)

inst_6783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3f800003; valaddr_reg:x12; val_offset:20286*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20286*FLEN/8, x13, x9, x10)

inst_6784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:20289*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20289*FLEN/8, x13, x9, x10)

inst_6785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3f800001; valaddr_reg:x12; val_offset:20292*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20292*FLEN/8, x13, x9, x10)

inst_6786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:20295*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20295*FLEN/8, x13, x9, x10)

inst_6787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:20298*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20298*FLEN/8, x13, x9, x10)

inst_6788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3f999999; valaddr_reg:x12; val_offset:20301*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20301*FLEN/8, x13, x9, x10)

inst_6789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:20304*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20304*FLEN/8, x13, x9, x10)

inst_6790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:20307*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20307*FLEN/8, x13, x9, x10)

inst_6791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:20310*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20310*FLEN/8, x13, x9, x10)

inst_6792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:20313*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20313*FLEN/8, x13, x9, x10)

inst_6793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:20316*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20316*FLEN/8, x13, x9, x10)

inst_6794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:20319*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20319*FLEN/8, x13, x9, x10)

inst_6795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x665829 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4720d7 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ee65829; op2val:0x4720d7;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:20322*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20322*FLEN/8, x13, x9, x10)

inst_6796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000000; valaddr_reg:x12; val_offset:20325*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20325*FLEN/8, x13, x9, x10)

inst_6797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fffff; valaddr_reg:x12; val_offset:20328*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20328*FLEN/8, x13, x9, x10)

inst_6798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32400000; valaddr_reg:x12; val_offset:20331*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20331*FLEN/8, x13, x9, x10)

inst_6799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x323fffff; valaddr_reg:x12; val_offset:20334*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20334*FLEN/8, x13, x9, x10)

inst_6800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x600000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32600000; valaddr_reg:x12; val_offset:20337*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20337*FLEN/8, x13, x9, x10)

inst_6801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x1fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x321fffff; valaddr_reg:x12; val_offset:20340*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20340*FLEN/8, x13, x9, x10)

inst_6802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x700000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32700000; valaddr_reg:x12; val_offset:20343*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20343*FLEN/8, x13, x9, x10)

inst_6803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320fffff; valaddr_reg:x12; val_offset:20346*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20346*FLEN/8, x13, x9, x10)

inst_6804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x780000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32780000; valaddr_reg:x12; val_offset:20349*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20349*FLEN/8, x13, x9, x10)

inst_6805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x07ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3207ffff; valaddr_reg:x12; val_offset:20352*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20352*FLEN/8, x13, x9, x10)

inst_6806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7c0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327c0000; valaddr_reg:x12; val_offset:20355*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20355*FLEN/8, x13, x9, x10)

inst_6807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x03ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3203ffff; valaddr_reg:x12; val_offset:20358*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20358*FLEN/8, x13, x9, x10)

RVTEST_SIGBASE(x9,signature_x9_53)
inst_6808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7e0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327e0000; valaddr_reg:x12; val_offset:20361*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20361*FLEN/8, x13, x9, x10)

inst_6809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x01ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3201ffff; valaddr_reg:x12; val_offset:20364*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20364*FLEN/8, x13, x9, x10)

inst_6810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7f0000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327f0000; valaddr_reg:x12; val_offset:20367*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20367*FLEN/8, x13, x9, x10)

inst_6811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00ffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200ffff; valaddr_reg:x12; val_offset:20370*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20370*FLEN/8, x13, x9, x10)

inst_6812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7f8000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327f8000; valaddr_reg:x12; val_offset:20373*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20373*FLEN/8, x13, x9, x10)

inst_6813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x007fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32007fff; valaddr_reg:x12; val_offset:20376*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20376*FLEN/8, x13, x9, x10)

inst_6814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fc000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fc000; valaddr_reg:x12; val_offset:20379*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20379*FLEN/8, x13, x9, x10)

inst_6815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x003fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32003fff; valaddr_reg:x12; val_offset:20382*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20382*FLEN/8, x13, x9, x10)

inst_6816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fe000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fe000; valaddr_reg:x12; val_offset:20385*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20385*FLEN/8, x13, x9, x10)

inst_6817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x001fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32001fff; valaddr_reg:x12; val_offset:20388*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20388*FLEN/8, x13, x9, x10)

inst_6818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ff000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ff000; valaddr_reg:x12; val_offset:20391*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20391*FLEN/8, x13, x9, x10)

inst_6819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000fff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000fff; valaddr_reg:x12; val_offset:20394*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20394*FLEN/8, x13, x9, x10)

inst_6820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ff800 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ff800; valaddr_reg:x12; val_offset:20397*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20397*FLEN/8, x13, x9, x10)

inst_6821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0007ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320007ff; valaddr_reg:x12; val_offset:20400*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20400*FLEN/8, x13, x9, x10)

inst_6822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffc00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffc00; valaddr_reg:x12; val_offset:20403*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20403*FLEN/8, x13, x9, x10)

inst_6823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0003ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320003ff; valaddr_reg:x12; val_offset:20406*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20406*FLEN/8, x13, x9, x10)

inst_6824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffe00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffe00; valaddr_reg:x12; val_offset:20409*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20409*FLEN/8, x13, x9, x10)

inst_6825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0001ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320001ff; valaddr_reg:x12; val_offset:20412*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20412*FLEN/8, x13, x9, x10)

inst_6826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fff00 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fff00; valaddr_reg:x12; val_offset:20415*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20415*FLEN/8, x13, x9, x10)

inst_6827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0000ff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320000ff; valaddr_reg:x12; val_offset:20418*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20418*FLEN/8, x13, x9, x10)

inst_6828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fff80 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fff80; valaddr_reg:x12; val_offset:20421*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20421*FLEN/8, x13, x9, x10)

inst_6829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00007f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200007f; valaddr_reg:x12; val_offset:20424*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20424*FLEN/8, x13, x9, x10)

inst_6830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fffc0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fffc0; valaddr_reg:x12; val_offset:20427*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20427*FLEN/8, x13, x9, x10)

inst_6831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00003f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200003f; valaddr_reg:x12; val_offset:20430*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20430*FLEN/8, x13, x9, x10)

inst_6832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fffe0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fffe0; valaddr_reg:x12; val_offset:20433*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20433*FLEN/8, x13, x9, x10)

inst_6833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00001f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200001f; valaddr_reg:x12; val_offset:20436*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20436*FLEN/8, x13, x9, x10)

inst_6834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffff0 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffff0; valaddr_reg:x12; val_offset:20439*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20439*FLEN/8, x13, x9, x10)

inst_6835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00000f and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200000f; valaddr_reg:x12; val_offset:20442*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20442*FLEN/8, x13, x9, x10)

inst_6836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffff8; valaddr_reg:x12; val_offset:20445*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20445*FLEN/8, x13, x9, x10)

inst_6837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000007; valaddr_reg:x12; val_offset:20448*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20448*FLEN/8, x13, x9, x10)

inst_6838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffffc; valaddr_reg:x12; val_offset:20451*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20451*FLEN/8, x13, x9, x10)

inst_6839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000003; valaddr_reg:x12; val_offset:20454*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20454*FLEN/8, x13, x9, x10)

inst_6840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffffe; valaddr_reg:x12; val_offset:20457*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20457*FLEN/8, x13, x9, x10)

inst_6841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000001; valaddr_reg:x12; val_offset:20460*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20460*FLEN/8, x13, x9, x10)

inst_6842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3ffffff8; valaddr_reg:x12; val_offset:20463*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20463*FLEN/8, x13, x9, x10)

inst_6843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f800007; valaddr_reg:x12; val_offset:20466*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20466*FLEN/8, x13, x9, x10)

inst_6844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3ffffffc; valaddr_reg:x12; val_offset:20469*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20469*FLEN/8, x13, x9, x10)

inst_6845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f800003; valaddr_reg:x12; val_offset:20472*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20472*FLEN/8, x13, x9, x10)

inst_6846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3ffffffe; valaddr_reg:x12; val_offset:20475*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20475*FLEN/8, x13, x9, x10)

inst_6847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f800001; valaddr_reg:x12; val_offset:20478*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20478*FLEN/8, x13, x9, x10)

inst_6848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fb6db6d; valaddr_reg:x12; val_offset:20481*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20481*FLEN/8, x13, x9, x10)

inst_6849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fedb6db; valaddr_reg:x12; val_offset:20484*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20484*FLEN/8, x13, x9, x10)

inst_6850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f999999; valaddr_reg:x12; val_offset:20487*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20487*FLEN/8, x13, x9, x10)

inst_6851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fe66666; valaddr_reg:x12; val_offset:20490*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20490*FLEN/8, x13, x9, x10)

inst_6852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fbbbbbb; valaddr_reg:x12; val_offset:20493*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20493*FLEN/8, x13, x9, x10)

inst_6853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fc44444; valaddr_reg:x12; val_offset:20496*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20496*FLEN/8, x13, x9, x10)

inst_6854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fa49249; valaddr_reg:x12; val_offset:20499*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20499*FLEN/8, x13, x9, x10)

inst_6855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fdb6db6; valaddr_reg:x12; val_offset:20502*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20502*FLEN/8, x13, x9, x10)

inst_6856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fb33333; valaddr_reg:x12; val_offset:20505*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20505*FLEN/8, x13, x9, x10)

inst_6857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fcccccc; valaddr_reg:x12; val_offset:20508*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20508*FLEN/8, x13, x9, x10)

inst_6858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x000000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32800000; valaddr_reg:x12; val_offset:20511*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20511*FLEN/8, x13, x9, x10)

inst_6859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffffff; valaddr_reg:x12; val_offset:20514*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20514*FLEN/8, x13, x9, x10)

inst_6860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x400000 and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32c00000; valaddr_reg:x12; val_offset:20517*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20517*FLEN/8, x13, x9, x10)

inst_6861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x3fffff and fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x00000000 and rs2_sgn_prefix == 0x00000000 and rs3_sgn_prefix == 0x00000000  
/* opcode: fnmadd.s ; op1:x30; op2:x29; op3:x28; dest:x31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32bfffff; valaddr_reg:x12; val_offset:20520*FLEN/8; rmval:dyn;
testreg:x10; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, x31, x30, x29, x28, dyn, 0, 0, x12, 20520*FLEN/8, x13, x9, x10)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746587135,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974208,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586623,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974464,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586367,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974592,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586239,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974656,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586175,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974688,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586143,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974704,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586127,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974712,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586119,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974716,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586115,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974718,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(746586113,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974720,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363327,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(759169024,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(759169023,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(761266176,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(757071871,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(762314752,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(756023295,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(762839040,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(755499007,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763101184,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(755236863,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763232256,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(755105791,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763297792,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(755040255,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763330560,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(755007487,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763346944,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754991103,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763355136,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754982911,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763359232,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754978815,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763361280,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754976767,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763362304,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754975743,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763362816,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754975231,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363072,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974975,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363200,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974847,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363264,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974783,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363296,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974751,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363312,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974735,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363320,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974727,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363324,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974723,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(763363326,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(754974721,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2127881178,32,FLEN)
NAN_BOXED(5043644,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363328,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751935,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(767557632,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(767557631,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(769654784,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(765460479,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(770703360,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(764411903,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771227648,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763887615,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771489792,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763625471,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771620864,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763494399,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771686400,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763428863,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771719168,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763396095,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771735552,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763379711,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771743744,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763371519,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771747840,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763367423,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771749888,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763365375,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771750912,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763364351,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751424,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363839,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751680,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363583,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751808,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363455,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751872,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363391,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751904,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363359,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751920,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363343,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751928,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363335,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751932,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363331,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(771751934,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(763363329,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2134158513,32,FLEN)
NAN_BOXED(2971479,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751936,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140543,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(775946240,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(775946239,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(778043392,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(773849087,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(779091968,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(772800511,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(779616256,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(772276223,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(779878400,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(772014079,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780009472,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771883007,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780075008,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771817471,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780107776,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771784703,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780124160,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771768319,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780132352,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771760127,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780136448,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771756031,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780138496,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771753983,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780139520,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771752959,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140032,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771752447,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140288,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771752191,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140416,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771752063,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140480,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751999,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140512,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751967,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140528,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751951,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140536,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751943,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140540,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751939,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(780140542,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(771751937,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124332768,32,FLEN)
NAN_BOXED(6763915,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140544,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529151,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(784334848,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(784334847,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(786432000,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(782237695,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(787480576,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(781189119,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788004864,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780664831,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788267008,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780402687,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788398080,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780271615,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788463616,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780206079,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788496384,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780173311,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788512768,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780156927,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788520960,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780148735,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788525056,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780144639,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788527104,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780142591,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788528128,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780141567,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788528640,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780141055,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788528896,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140799,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529024,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140671,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529088,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140607,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529120,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140575,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529136,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140559,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529144,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140551,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529148,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140547,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(788529150,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(780140545,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132552154,32,FLEN)
NAN_BOXED(3437877,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529152,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917759,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(792723456,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(792723455,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(794820608,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(790626303,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(795869184,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(789577727,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796393472,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(789053439,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796655616,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788791295,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796786688,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788660223,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796852224,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788594687,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796884992,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788561919,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796901376,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788545535,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796909568,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788537343,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796913664,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788533247,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796915712,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788531199,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796916736,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788530175,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917248,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529663,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917504,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529407,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917632,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529279,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917696,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529215,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917728,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529183,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917744,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529167,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917752,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529159,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917756,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529155,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(796917758,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(788529153,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2124358550,32,FLEN)
NAN_BOXED(6747194,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917760,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306367,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(801112064,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(801112063,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(803209216,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(799014911,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(804257792,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797966335,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(804782080,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797442047,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805044224,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797179903,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805175296,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797048831,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805240832,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796983295,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805273600,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796950527,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805289984,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796934143,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805298176,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796925951,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805302272,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796921855,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805304320,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796919807,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805305344,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796918783,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805305856,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796918271,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306112,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796918015,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306240,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917887,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306304,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917823,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306336,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917791,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306352,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917775,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306360,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917767,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306364,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917763,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306366,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917761,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306368,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694975,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(809500672,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(809500671,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(811597824,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(807403519,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(812646400,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(806354943,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813170688,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805830655,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813432832,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805568511,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813563904,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805437439,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813629440,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805371903,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813662208,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805339135,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813678592,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805322751,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813686784,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805314559,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813690880,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805310463,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813692928,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805308415,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813693952,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805307391,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694464,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306879,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694720,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306623,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694848,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306495,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694912,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306431,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694944,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306399,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694960,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306383,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694968,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306375,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694972,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306371,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(813694974,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(805306369,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2127521517,32,FLEN)
NAN_BOXED(5177102,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694976,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083583,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(817889280,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(817889279,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(819986432,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(815792127,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821035008,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(814743551,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821559296,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(814219263,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821821440,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813957119,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821952512,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813826047,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822018048,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813760511,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822050816,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813727743,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822067200,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813711359,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822075392,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813703167,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822079488,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813699071,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822081536,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813697023,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822082560,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695999,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083072,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695487,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083328,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695231,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083456,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695103,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083520,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695039,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083552,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695007,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083568,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694991,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083576,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694983,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083580,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694979,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083582,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694977,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083584,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472191,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(826277888,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(826277887,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(828375040,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(824180735,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(829423616,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(823132159,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(829947904,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822607871,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830210048,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822345727,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830341120,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822214655,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830406656,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822149119,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830439424,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822116351,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830455808,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822099967,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830464000,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822091775,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830468096,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822087679,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830470144,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822085631,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830471168,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822084607,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830471680,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822084095,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830471936,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083839,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472064,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083711,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472128,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083647,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472160,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083615,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472176,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083599,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472184,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083591,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472188,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083587,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(830472190,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(822083585,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2122207301,32,FLEN)
NAN_BOXED(8444235,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472192,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860799,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(834666496,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(834666495,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(836763648,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(832569343,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(837812224,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(831520767,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838336512,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830996479,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838598656,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830734335,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838729728,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830603263,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838795264,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830537727,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838828032,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830504959,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838844416,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830488575,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838852608,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830480383,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838856704,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830476287,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838858752,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830474239,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838859776,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830473215,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860288,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472703,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860544,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472447,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860672,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472319,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860736,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472255,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860768,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472223,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860784,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472207,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860792,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472199,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860796,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472195,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(838860798,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(830472193,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2129025065,32,FLEN)
NAN_BOXED(4661463,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860800,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249407,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(843055104,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(843055103,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(845152256,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(840957951,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(846200832,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(839909375,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(846725120,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(839385087,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(846987264,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(839122943,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847118336,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838991871,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847183872,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838926335,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847216640,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838893567,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847233024,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838877183,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847241216,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838868991,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847245312,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838864895,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847247360,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838862847,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847248384,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838861823,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847248896,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838861311,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249152,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838861055,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249280,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860927,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249344,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860863,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249376,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860831,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249392,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860815,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249400,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860807,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249404,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860803,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249406,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860801,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249408,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638015,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(851443712,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(851443711,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(853540864,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(849346559,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(854589440,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(848297983,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855113728,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847773695,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855375872,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847511551,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855506944,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847380479,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855572480,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847314943,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855605248,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847282175,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855621632,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847265791,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855629824,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847257599,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855633920,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847253503,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855635968,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847251455,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855636992,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847250431,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637504,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249919,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637760,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249663,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637888,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249535,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637952,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249471,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637984,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249439,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638000,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249423,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638008,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249415,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638012,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249411,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638014,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847249409,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 48*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_79:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_80:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_81:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_82:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_83:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_84:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_85:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_86:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_87:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_88:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_89:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_90:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_91:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_92:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_93:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_94:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_95:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_96:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_97:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_98:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_99:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_100:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_101:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_102:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_103:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_104:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_105:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_106:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_107:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_108:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_109:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_110:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_111:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_112:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_113:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_114:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_115:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_116:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_117:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_118:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_119:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_120:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_121:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_122:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_123:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_124:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_125:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_126:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_127:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_128:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_129:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_130:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_131:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_132:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_133:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_134:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_135:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_136:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_137:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_138:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_139:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_140:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_141:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_142:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_143:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_144:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_145:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_146:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_147:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_148:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_149:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_150:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_151:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_152:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_153:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_154:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_155:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_156:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_157:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_158:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_159:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_160:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_161:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_162:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_163:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_164:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_165:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_166:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_167:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_168:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_169:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_170:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_171:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_172:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_173:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_174:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_175:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_176:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_177:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_178:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_179:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_180:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_181:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_182:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_183:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_184:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_185:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_186:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_187:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_188:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_189:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_190:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_191:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_192:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_193:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_194:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_195:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_196:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_197:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_198:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_199:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_200:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_201:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_202:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_203:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_204:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_205:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_206:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_207:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_208:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_209:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_210:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_211:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_212:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_213:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_214:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_215:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_216:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_217:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_218:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_219:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_220:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_221:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_222:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_223:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_224:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_225:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_226:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_227:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_228:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_229:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_230:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_231:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_232:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_233:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_234:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_235:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_236:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_237:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_238:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_239:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_240:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_241:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_242:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_243:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_244:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_245:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_246:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_247:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_248:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_249:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_250:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_251:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_252:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_253:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_254:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_255:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_256:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_257:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_258:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_259:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_260:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_261:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_262:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_263:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_264:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_265:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_266:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_267:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_268:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_269:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_270:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_271:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_272:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_273:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_274:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_275:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_276:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_277:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_278:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_279:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_280:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_281:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_282:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_283:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_284:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_285:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_286:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_287:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_288:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_289:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_290:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_291:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_292:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_293:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_294:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_295:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_296:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x9_297:
    .fill 180*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
