{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1364768947920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1364768947920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 19:29:07 2013 " "Processing started: Sun Mar 31 19:29:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1364768947920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1364768947920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_uni -c mips_uni " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_uni -c mips_uni" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1364768947920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1364768948716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_uni_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_uni_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_uni_pkg " "Found design unit 1: mips_uni_pkg" {  } { { "mips_uni_pkg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mips_uni_pkg-body " "Found design unit 2: mips_uni_pkg-body" {  } { { "mips_uni_pkg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni_pkg.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_uni.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_uni.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_uni-rtl " "Found design unit 1: mips_uni-rtl" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_uni " "Found entity 1: mips_uni" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulamips-behavioral " "Found design unit 1: ulamips-behavioral" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulamips " "Found entity 1: ulamips" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-rtl " "Found design unit 1: inst_mem-rtl" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctr-behav " "Found design unit 1: alu_ctr-behav" {  } { { "alu_ctr.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/alu_ctr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctr " "Found entity 1: alu_ctr" {  } { { "alu_ctr.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/alu_ctr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_ext-rtl " "Found design unit 1: sig_ext-rtl" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_ext " "Found entity 1: sig_ext" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-rtl " "Found design unit 1: mux_2-rtl" {  } { { "mux_2.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mux_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950417 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mux_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950417 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_tb-tb " "Found design unit 1: mips_tb-tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768950417 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768950417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768950417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_uni " "Elaborating entity \"mips_uni\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1364768950605 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addsht2 mips_uni.vhd(37) " "VHDL Signal Declaration warning at mips_uni.vhd(37): used explicit default value for signal \"addsht2\" because signal was never assigned a value" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1364768950605 "|mips_uni"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read mips_uni.vhd(50) " "Verilog HDL or VHDL warning at mips_uni.vhd(50): object \"mem_read\" assigned a value but never read" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1364768950605 "|mips_uni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:pc " "Elaborating entity \"reg\" for hierarchy \"reg:pc\"" {  } { { "mips_uni.vhd" "pc" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768950652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "mips_uni.vhd" "imem" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768950667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM inst_mem:imem\|LPM_ROM:rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "inst_mem.vhd" "rom" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768950698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:imem\|LPM_ROM:rom " "Elaborated megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364768950714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:imem\|LPM_ROM:rom " "Instantiated megafunction \"inst_mem:imem\|LPM_ROM:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE mips_rom.mif " "Parameter \"LPM_FILE\" = \"mips_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE L_ROM " "Parameter \"LPM_TYPE\" = \"L_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768950730 ""}  } { { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364768950730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom inst_mem:imem\|LPM_ROM:rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inst_mem:imem\|LPM_ROM:rom\|altrom:srom inst_mem:imem\|LPM_ROM:rom " "Elaborated megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\", which is child of megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1364768951104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block inst_mem:imem\|LPM_ROM:rom " "Elaborated megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"inst_mem:imem\|LPM_ROM:rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "inst_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 51 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1364768951182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q801 " "Found entity 1: altsyncram_q801" {  } { { "db/altsyncram_q801.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_q801.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768951260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768951260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q801 inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q801:auto_generated " "Elaborating entity \"altsyncram_q801\" for hierarchy \"inst_mem:imem\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q801:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951260 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "10 256 10 10 " "10 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 10 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "10 " "Memory Initialization File address 10 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "11 " "Memory Initialization File address 11 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "13 " "Memory Initialization File address 13 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "14 " "Memory Initialization File address 14 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "15 " "Memory Initialization File address 15 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "16 " "Memory Initialization File address 16 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "17 " "Memory Initialization File address 17 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "18 " "Memory Initialization File address 18 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19 " "Memory Initialization File address 19 is reinitialized" {  } { { "" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/" 44 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1 1364768951260 ""}  } { { "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_rom.mif" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_rom.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1 1364768951260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.vhd 2 1 " "Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Found design unit 1: clk_div-rtl" {  } { { "clk_div.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1364768951354 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768951354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1364768951354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div inst_mem:imem\|clk_div:clock " "Elaborating entity \"clk_div\" for hierarchy \"inst_mem:imem\|clk_div:clock\"" {  } { { "inst_mem.vhd" "clock" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add4 " "Elaborating entity \"adder\" for hierarchy \"adder:add4\"" {  } { { "mips_uni.vhd" "add4" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctr_mips " "Elaborating entity \"control\" for hierarchy \"control:ctr_mips\"" {  } { { "mips_uni.vhd" "ctr_mips" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_ireg " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_ireg\"" {  } { { "mips_uni.vhd" "mux_ireg" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg:bcoreg " "Elaborating entity \"breg\" for hierarchy \"breg:bcoreg\"" {  } { { "mips_uni.vhd" "bcoreg" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_ext sig_ext:sgnx " "Elaborating entity \"sig_ext\" for hierarchy \"sig_ext:sgnx\"" {  } { { "mips_uni.vhd" "sgnx" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951448 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uns sig_ext.vhd(18) " "VHDL Signal Declaration warning at sig_ext.vhd(18): used explicit default value for signal \"uns\" because signal was never assigned a value" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1364768951448 "|mips_uni|sig_ext:sgnx"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros sig_ext.vhd(19) " "VHDL Signal Declaration warning at sig_ext.vhd(19): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "sig_ext.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1364768951448 "|mips_uni|sig_ext:sgnx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_ula " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_ula\"" {  } { { "mips_uni.vhd" "mux_ula" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulamips ulamips:alu " "Elaborating entity \"ulamips\" for hierarchy \"ulamips:alu\"" {  } { { "mips_uni.vhd" "alu" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951479 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ulamips.vhd(40) " "VHDL Process Statement warning at ulamips.vhd(40): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1364768951479 "|mips_uni|ulamips:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ulamips.vhd(41) " "VHDL Process Statement warning at ulamips.vhd(41): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ulamips.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1364768951479 "|mips_uni|ulamips:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:mem_d " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:mem_d\"" {  } { { "mips_uni.vhd" "mem_d" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:mem_d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:mem_d\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:mem_d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:mem_d\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1364768951572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:mem_d\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:mem_d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1364768951572 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1364768951572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4d1 " "Found entity 1: altsyncram_j4d1" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1364768951682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1364768951682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4d1 data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated " "Elaborating entity \"altsyncram_j4d1\" for hierarchy \"data_mem:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctr alu_ctr:actr " "Elaborating entity \"alu_ctr\" for hierarchy \"alu_ctr:actr\"" {  } { { "mips_uni.vhd" "actr" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1364768951697 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[31\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[30\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[29\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[28\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[27\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[26\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[25\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[24\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[23\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[22\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[21\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[20\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[19\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[18\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[17\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[16\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[15\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[14\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[13\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[12\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[11\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[10\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[9\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[8\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[7\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[6\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[5\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[4\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[3\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[2\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[1\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst_mem:imem\|lpm_rom:rom\|otri\[0\] " "Converted tri-state buffer \"inst_mem:imem\|lpm_rom:rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1364768952103 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1364768952103 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "breg:bcoreg\|breg32 " "RAM logic \"breg:bcoreg\|breg32\" is uninferred due to asynchronous read logic" {  } { { "breg.vhd" "breg32" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1364768952431 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1364768952431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[0\] GND " "Pin \"data\[0\]\" is stuck at GND" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364768955553 "|mips_uni|data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[1\] GND " "Pin \"data\[1\]\" is stuck at GND" {  } { { "mips_uni.vhd" "" { Text "C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1364768955553 "|mips_uni|data[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1364768955553 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1364768957285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1364768957800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1364768957800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2919 " "Implemented 2919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1364768958128 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1364768958128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2820 " "Implemented 2820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1364768958128 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1364768958128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1364768958128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1364768958159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 19:29:18 2013 " "Processing ended: Sun Mar 31 19:29:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1364768958159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1364768958159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1364768958159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1364768958159 ""}
