strict digraph "" {
	node [label="\N"];
	"1050:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb430548bd0>",
		fillcolor=springgreen,
		label="1050:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1051:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c150>",
		fillcolor=firebrick,
		label="1051:NS
RxAbort <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1050:IF" -> "1051:NS"	 [cond="['RxAddressInvalid', 'ByteCntEq7', 'RxCheckEn']",
		label="(RxAddressInvalid & ByteCntEq7 & RxCheckEn)",
		lineno=1050];
	"1053:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c8d0>",
		fillcolor=firebrick,
		label="1053:NS
RxAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032c8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1050:IF" -> "1053:NS"	 [cond="['RxAddressInvalid', 'ByteCntEq7', 'RxCheckEn']",
		label="!((RxAddressInvalid & ByteCntEq7 & RxCheckEn))",
		lineno=1050];
	"1048:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43032ca90>",
		fillcolor=springgreen,
		label="1048:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1048:IF" -> "1050:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1048];
	"1049:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032cad0>",
		fillcolor=firebrick,
		label="1049:NS
RxAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43032cad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1048:IF" -> "1049:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1048];
	"Leaf_1046:AL"	 [def_var="['RxAbort']",
		label="Leaf_1046:AL"];
	"1051:NS" -> "Leaf_1046:AL"	 [cond="[]",
		lineno=None];
	"1049:NS" -> "Leaf_1046:AL"	 [cond="[]",
		lineno=None];
	"1047:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb43032ce10>",
		fillcolor=turquoise,
		label="1047:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1047:BL" -> "1048:IF"	 [cond="[]",
		lineno=None];
	"1046:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb43032ce90>",
		clk_sens=True,
		fillcolor=gold,
		label="1046:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'ByteCntEq7', 'RxAddressInvalid', 'RxCheckEn']"];
	"1046:AL" -> "1047:BL"	 [cond="[]",
		lineno=None];
	"1053:NS" -> "Leaf_1046:AL"	 [cond="[]",
		lineno=None];
}
