<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'Filter_HW_mac_mulcud' is changed to 'Filter_HW_mac_mulcud_x' due to conflict." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:24.728-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp_1_cast', Filter_HW.cpp:49) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('sum2', Filter_HW.cpp:36) (3.02 ns)" projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.658-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.13ns)." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.652-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Input_load_4', Filter_HW.cpp:44) on array 'Input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_r'." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.640-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('tmp_21_3', Filter_HW.cpp:19) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp9', Filter_HW.cpp:19) (3.02 ns)" projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.191-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.13ns)." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.186-0400" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Input_load_10', Filter_HW.cpp:18) on array 'Input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_r'." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.173-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.084-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names." projectName="HW7_1" solutionName="solution1" date="2017-10-26T01:27:23.079-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
