Analysis & Synthesis report for RealGame
Fri Dec 14 13:00:36 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RealGame|placerUpDown:placer|count
 11. State Machine - |RealGame|placerUpDown:placer|UART2:uart|RXstate
 12. State Machine - |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver
 13. State Machine - |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 14. State Machine - |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 15. State Machine - |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver
 16. State Machine - |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated
 24. Source assignments for PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated
 25. Source assignments for PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated
 26. Source assignments for PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated
 27. Source assignments for PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated
 28. Source assignments for PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component|altsyncram_9sj1:auto_generated
 29. Source assignments for PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated
 30. Source assignments for PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component|altsyncram_rej1:auto_generated
 31. Source assignments for PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component|altsyncram_sej1:auto_generated
 32. Source assignments for PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component|altsyncram_asj1:auto_generated
 33. Source assignments for PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated
 34. Source assignments for PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component|altsyncram_tjj1:auto_generated
 35. Source assignments for PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component|altsyncram_ujj1:auto_generated
 36. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
 50. Parameter Settings for User Entity Instance: ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out
 51. Parameter Settings for User Entity Instance: placerUpDown:placer|UART2:uart
 52. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div4
 53. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div2
 54. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div1
 55. Parameter Settings for Inferred Entity Instance: backAnimations:backAnim|lpm_divide:Div0
 56. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div0
 57. Parameter Settings for Inferred Entity Instance: pipeAnimations:anim|lpm_divide:Div0
 58. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult1
 59. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult3
 60. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult9
 61. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult5
 62. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult10
 63. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult12
 64. Parameter Settings for Inferred Entity Instance: buzzing:buzz|lpm_divide:Div0
 65. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult0
 66. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult7
 67. Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult8
 68. Parameter Settings for Inferred Entity Instance: distance:dd|lpm_divide:Div0
 69. altsyncram Parameter Settings by Entity Instance
 70. lpm_mult Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "distance:dd"
 72. Port Connectivity Checks: "buzzing:buzz"
 73. Port Connectivity Checks: "placerUpDown:placer|UART2:uart"
 74. Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit8"
 75. Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1"
 76. Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11"
 77. Port Connectivity Checks: "ps2Mouse:mouse|mouse_Inner_controller:innerMouse"
 78. Port Connectivity Checks: "ps2Mouse:mouse"
 79. Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In"
 80. Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"
 81. Port Connectivity Checks: "ps2Keyboard:keyboard"
 82. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramgo2:go2ram"
 83. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramgo1:go1ram"
 84. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rambird:birdram"
 85. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram"
 86. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramh3:h3ram"
 87. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramh2:h2ram"
 88. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramh1:h1ram"
 89. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram"
 90. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram"
 91. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rampoint:pointram"
 92. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram"
 93. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram"
 94. Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram"
 95. Port Connectivity Checks: "PP2VerilogDrawingController:drawings"
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages
 99. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 14 13:00:36 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; RealGame                                    ;
; Top-level Entity Name              ; RealGame                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,137                                       ;
;     Total combinational functions  ; 6,055                                       ;
;     Dedicated logic registers      ; 617                                         ;
; Total registers                    ; 617                                         ;
; Total pins                         ; 92                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,719,744                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; RealGame           ; RealGame           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                    ; Library ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; IH8Verilog_main.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v                  ;         ;
; PS2_Controller.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v                   ;         ;
; mouse.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v                            ;         ;
; keyboard.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/keyboard.v                         ;         ;
; VGADriver.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/VGADriver.v                        ;         ;
; UART2.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UART2.v                            ;         ;
; RealGame.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v                         ;         ;
; Buzzer.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Buzzer.v                           ;         ;
; Distance.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v                         ;         ;
; ramPIPEDOWN1.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEDOWN1.v                     ;         ;
; UpDownPointr.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UpDownPointr.v                     ;         ;
; rampoint.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rampoint.v                         ;         ;
; ramPIPEUP1.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEUP1.v                       ;         ;
; ramBACK1.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK1.v                         ;         ;
; ramBACK2.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK2.v                         ;         ;
; ramcloud1.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud1.v                        ;         ;
; ramcloud2.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud2.v                        ;         ;
; pipeAnimations.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v                   ;         ;
; BackAnimation.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v                    ;         ;
; rambird.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rambird.v                          ;         ;
; ramh1.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh1.v                            ;         ;
; ramh2.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh2.v                            ;         ;
; ramh3.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh3.v                            ;         ;
; ramgo1.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo1.v                           ;         ;
; ramgo2.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo2.v                           ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal161.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                           ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_ppj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ppj1.tdf             ;         ;
; meminitialization/ramback2.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramback2.mif     ;         ;
; db/decode_jsa.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_jsa.tdf                  ;         ;
; db/decode_c8a.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_c8a.tdf                  ;         ;
; db/mux_iob.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/mux_iob.tdf                     ;         ;
; db/altsyncram_opj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_opj1.tdf             ;         ;
; meminitialization/ramback1.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramback1.mif     ;         ;
; db/altsyncram_q6k1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_q6k1.tdf             ;         ;
; meminitialization/rampipedown1.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/rampipedown1.mif ;         ;
; db/altsyncram_5rj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_5rj1.tdf             ;         ;
; meminitialization/rampoint.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/rampoint.mif     ;         ;
; db/altsyncram_70k1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_70k1.tdf             ;         ;
; meminitialization/rampipeup1.mif   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/rampipeup1.mif   ;         ;
; db/altsyncram_9sj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_9sj1.tdf             ;         ;
; meminitialization/ramcloud1.mif    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramcloud1.mif    ;         ;
; db/altsyncram_qej1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_qej1.tdf             ;         ;
; meminitialization/ramh1.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramh1.mif        ;         ;
; db/altsyncram_rej1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_rej1.tdf             ;         ;
; meminitialization/ramh2.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramh2.mif        ;         ;
; db/altsyncram_sej1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_sej1.tdf             ;         ;
; meminitialization/ramh3.mif        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramh3.mif        ;         ;
; db/altsyncram_asj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_asj1.tdf             ;         ;
; meminitialization/ramcloud2.mif    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramcloud2.mif    ;         ;
; db/altsyncram_soj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_soj1.tdf             ;         ;
; meminitialization/rambird.mif      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/rambird.mif      ;         ;
; db/decode_rsa.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_rsa.tdf                  ;         ;
; db/decode_k8a.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_k8a.tdf                  ;         ;
; db/mux_qob.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/mux_qob.tdf                     ;         ;
; db/altsyncram_tjj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_tjj1.tdf             ;         ;
; meminitialization/ramgo1.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramgo1.mif       ;         ;
; db/altsyncram_ujj1.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ujj1.tdf             ;         ;
; meminitialization/ramgo2.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/meminitialization/ramgo2.mif       ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_vim.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_vim.tdf              ;         ;
; db/sign_div_unsign_nlh.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_nlh.tdf         ;         ;
; db/alt_u_div_27f.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_27f.tdf               ;         ;
; db/add_sub_7pc.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_7pc.tdf                 ;         ;
; db/add_sub_8pc.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_8pc.tdf                 ;         ;
; db/lpm_divide_rim.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_rim.tdf              ;         ;
; db/sign_div_unsign_jlh.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_jlh.tdf         ;         ;
; db/alt_u_div_q6f.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_q6f.tdf               ;         ;
; db/lpm_divide_0jm.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_0jm.tdf              ;         ;
; db/sign_div_unsign_olh.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_olh.tdf         ;         ;
; db/alt_u_div_47f.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_47f.tdf               ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;         ;
; multcore.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc                             ;         ;
; bypassff.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                             ;         ;
; altshift.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                             ;         ;
; multcore.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf                             ;         ;
; csa_add.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                              ;         ;
; mpar_add.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.inc                             ;         ;
; muleabz.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muleabz.inc                              ;         ;
; mul_lfrg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_lfrg.inc                             ;         ;
; mul_boothc.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mul_boothc.inc                           ;         ;
; alt_ded_mult.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult.inc                         ;         ;
; alt_ded_mult_y.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                       ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                              ;         ;
; mpar_add.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf                             ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                          ;         ;
; addcore.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.inc                              ;         ;
; look_add.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/look_add.inc                             ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                  ;         ;
; db/add_sub_jgh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_jgh.tdf                 ;         ;
; db/add_sub_ngh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_ngh.tdf                 ;         ;
; altshift.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.tdf                             ;         ;
; db/add_sub_lgh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_lgh.tdf                 ;         ;
; db/add_sub_pgh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_pgh.tdf                 ;         ;
; db/lpm_divide_rkm.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_rkm.tdf              ;         ;
; db/sign_div_unsign_nnh.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_nnh.tdf         ;         ;
; db/alt_u_div_2bf.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_2bf.tdf               ;         ;
; db/add_sub_kgh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_kgh.tdf                 ;         ;
; db/add_sub_ogh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_ogh.tdf                 ;         ;
; db/add_sub_rgh.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_rgh.tdf                 ;         ;
; db/lpm_divide_1jm.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_1jm.tdf              ;         ;
; db/sign_div_unsign_qlh.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_qlh.tdf         ;         ;
; db/alt_u_div_67f.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_67f.tdf               ;         ;
+------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,137       ;
;                                             ;             ;
; Total combinational functions               ; 6055        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1510        ;
;     -- 3 input functions                    ; 2096        ;
;     -- <=2 input functions                  ; 2449        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3356        ;
;     -- arithmetic mode                      ; 2699        ;
;                                             ;             ;
; Total registers                             ; 617         ;
;     -- Dedicated logic registers            ; 617         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 92          ;
; Total memory bits                           ; 2719744     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 771         ;
; Total fan-out                               ; 24686       ;
; Average fan-out                             ; 3.41        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Entity Name                 ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |RealGame                                            ; 6055 (386)          ; 617 (128)                 ; 2719744     ; 0            ; 0       ; 0         ; 92   ; 0            ; |RealGame                                                                                                                                                              ; RealGame                    ; work         ;
;    |PP2VerilogDrawingController:drawings|            ; 2065 (1323)         ; 58 (0)                    ; 2719744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings                                                                                                                         ; PP2VerilogDrawingController ; work         ;
;       |animations:anim1|                             ; 88 (88)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1                                                                                                        ; animations                  ; work         ;
;       |lpm_divide:Div0|                              ; 71 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div0                                                                                                         ; lpm_divide                  ; work         ;
;          |lpm_divide_vim:auto_generated|             ; 71 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                                           ; lpm_divide_vim              ; work         ;
;             |sign_div_unsign_nlh:divider|            ; 71 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                               ; sign_div_unsign_nlh         ; work         ;
;                |alt_u_div_27f:divider|               ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                         ; alt_u_div_27f               ; work         ;
;       |lpm_divide:Div1|                              ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div1                                                                                                         ; lpm_divide                  ; work         ;
;          |lpm_divide_vim:auto_generated|             ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                           ; lpm_divide_vim              ; work         ;
;             |sign_div_unsign_nlh:divider|            ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                               ; sign_div_unsign_nlh         ; work         ;
;                |alt_u_div_27f:divider|               ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                         ; alt_u_div_27f               ; work         ;
;       |lpm_divide:Div2|                              ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div2                                                                                                         ; lpm_divide                  ; work         ;
;          |lpm_divide_rim:auto_generated|             ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div2|lpm_divide_rim:auto_generated                                                                           ; lpm_divide_rim              ; work         ;
;             |sign_div_unsign_jlh:divider|            ; 81 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                               ; sign_div_unsign_jlh         ; work         ;
;                |alt_u_div_q6f:divider|               ; 81 (81)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                         ; alt_u_div_q6f               ; work         ;
;       |lpm_divide:Div4|                              ; 103 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div4                                                                                                         ; lpm_divide                  ; work         ;
;          |lpm_divide_vim:auto_generated|             ; 103 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div4|lpm_divide_vim:auto_generated                                                                           ; lpm_divide_vim              ; work         ;
;             |sign_div_unsign_nlh:divider|            ; 103 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                               ; sign_div_unsign_nlh         ; work         ;
;                |alt_u_div_27f:divider|               ; 103 (103)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                         ; alt_u_div_27f               ; work         ;
;       |lpm_mult:Mult0|                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 29 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_kgh:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                       ; add_sub_kgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub                 ; work         ;
;                      |add_sub_ogh:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated  ; add_sub_ogh                 ; work         ;
;       |lpm_mult:Mult10|                              ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10                                                                                                         ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 30 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core                                                                                      ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                 ; work         ;
;                      |add_sub_pgh:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh                 ; work         ;
;       |lpm_mult:Mult12|                              ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12                                                                                                         ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 41 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core                                                                                      ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |lpm_add_sub:adder[1]|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub                 ; work         ;
;                   |add_sub_lgh:auto_generated|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_lgh:auto_generated                      ; add_sub_lgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub                 ; work         ;
;                      |add_sub_pgh:auto_generated|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; add_sub_pgh                 ; work         ;
;       |lpm_mult:Mult1|                               ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 23 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_jgh:auto_generated|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                       ; add_sub_jgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub                 ; work         ;
;                      |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated  ; add_sub_ngh                 ; work         ;
;       |lpm_mult:Mult3|                               ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 23 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_jgh:auto_generated|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                       ; add_sub_jgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub                 ; work         ;
;                      |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated  ; add_sub_ngh                 ; work         ;
;       |lpm_mult:Mult5|                               ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 23 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_jgh:auto_generated|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                       ; add_sub_jgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub                 ; work         ;
;                      |add_sub_ngh:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated  ; add_sub_ngh                 ; work         ;
;       |lpm_mult:Mult7|                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 29 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_kgh:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                       ; add_sub_kgh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub                 ; work         ;
;                      |add_sub_ogh:auto_generated|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated  ; add_sub_ogh                 ; work         ;
;       |lpm_mult:Mult8|                               ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 37 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;             |mpar_add:padder|                        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                       ; mpar_add                    ; work         ;
;                |lpm_add_sub:adder[0]|                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_ngh:auto_generated|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                       ; add_sub_ngh                 ; work         ;
;                |lpm_add_sub:adder[1]|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                  ; lpm_add_sub                 ; work         ;
;                   |add_sub_ngh:auto_generated|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ngh:auto_generated                       ; add_sub_ngh                 ; work         ;
;                |mpar_add:sub_par_add|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                  ; mpar_add                    ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                             ; lpm_add_sub                 ; work         ;
;                      |add_sub_rgh:auto_generated|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated  ; add_sub_rgh                 ; work         ;
;       |lpm_mult:Mult9|                               ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult9                                                                                                          ; lpm_mult                    ; work         ;
;          |multcore:mult_core|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|lpm_mult:Mult9|multcore:mult_core                                                                                       ; multcore                    ; work         ;
;       |ramBACK1:BACK1ram|                            ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram                                                                                                       ; ramBACK1                    ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component                                                                       ; altsyncram                  ; work         ;
;             |altsyncram_opj1:auto_generated|         ; 0 (0)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated                                        ; altsyncram_opj1             ; work         ;
;       |ramBACK2:BACK2ram|                            ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram                                                                                                       ; ramBACK2                    ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component                                                                       ; altsyncram                  ; work         ;
;             |altsyncram_ppj1:auto_generated|         ; 0 (0)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated                                        ; altsyncram_ppj1             ; work         ;
;       |ramPIPEDOWN1:PIPEDOWN1ram|                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram                                                                                               ; ramPIPEDOWN1                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component                                                               ; altsyncram                  ; work         ;
;             |altsyncram_q6k1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated                                ; altsyncram_q6k1             ; work         ;
;       |ramPIPEUP1:PIPEUP1ram|                        ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram                                                                                                   ; ramPIPEUP1                  ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component                                                                   ; altsyncram                  ; work         ;
;             |altsyncram_70k1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated                                    ; altsyncram_70k1             ; work         ;
;       |rambird:birdram|                              ; 72 (0)              ; 6 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rambird:birdram                                                                                                         ; rambird                     ; work         ;
;          |altsyncram:altsyncram_component|           ; 72 (0)              ; 6 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component                                                                         ; altsyncram                  ; work         ;
;             |altsyncram_soj1:auto_generated|         ; 72 (0)              ; 6 (6)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated                                          ; altsyncram_soj1             ; work         ;
;                |decode_k8a:rden_decode|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|decode_k8a:rden_decode                   ; decode_k8a                  ; work         ;
;                |mux_qob:mux2|                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|mux_qob:mux2                             ; mux_qob                     ; work         ;
;       |ramcloud1:cloud1ram|                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram                                                                                                     ; ramcloud1                   ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component                                                                     ; altsyncram                  ; work         ;
;             |altsyncram_9sj1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component|altsyncram_9sj1:auto_generated                                      ; altsyncram_9sj1             ; work         ;
;       |ramcloud2:cloud2ram|                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram                                                                                                     ; ramcloud2                   ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component                                                                     ; altsyncram                  ; work         ;
;             |altsyncram_asj1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component|altsyncram_asj1:auto_generated                                      ; altsyncram_asj1             ; work         ;
;       |ramgo1:go1ram|                                ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramgo1:go1ram                                                                                                           ; ramgo1                      ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component                                                                           ; altsyncram                  ; work         ;
;             |altsyncram_tjj1:auto_generated|         ; 0 (0)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component|altsyncram_tjj1:auto_generated                                            ; altsyncram_tjj1             ; work         ;
;       |ramgo2:go2ram|                                ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramgo2:go2ram                                                                                                           ; ramgo2                      ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component                                                                           ; altsyncram                  ; work         ;
;             |altsyncram_ujj1:auto_generated|         ; 0 (0)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component|altsyncram_ujj1:auto_generated                                            ; altsyncram_ujj1             ; work         ;
;       |ramh1:h1ram|                                  ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh1:h1ram                                                                                                             ; ramh1                       ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component                                                                             ; altsyncram                  ; work         ;
;             |altsyncram_qej1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated                                              ; altsyncram_qej1             ; work         ;
;       |ramh2:h2ram|                                  ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh2:h2ram                                                                                                             ; ramh2                       ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component                                                                             ; altsyncram                  ; work         ;
;             |altsyncram_rej1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component|altsyncram_rej1:auto_generated                                              ; altsyncram_rej1             ; work         ;
;       |ramh3:h3ram|                                  ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh3:h3ram                                                                                                             ; ramh3                       ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component                                                                             ; altsyncram                  ; work         ;
;             |altsyncram_sej1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component|altsyncram_sej1:auto_generated                                              ; altsyncram_sej1             ; work         ;
;       |rampoint:pointram|                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram                                                                                                       ; rampoint                    ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component                                                                       ; altsyncram                  ; work         ;
;             |altsyncram_5rj1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated                                        ; altsyncram_5rj1             ; work         ;
;    |VGADriver:driver|                                ; 63 (63)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|VGADriver:driver                                                                                                                                             ; VGADriver                   ; work         ;
;    |backAnimations:backAnim|                         ; 382 (123)           ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|backAnimations:backAnim                                                                                                                                      ; backAnimations              ; work         ;
;       |lpm_divide:Div0|                              ; 259 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|backAnimations:backAnim|lpm_divide:Div0                                                                                                                      ; lpm_divide                  ; work         ;
;          |lpm_divide_0jm:auto_generated|             ; 259 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|backAnimations:backAnim|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                                        ; lpm_divide_0jm              ; work         ;
;             |sign_div_unsign_olh:divider|            ; 259 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|backAnimations:backAnim|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                            ; sign_div_unsign_olh         ; work         ;
;                |alt_u_div_47f:divider|               ; 259 (259)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|backAnimations:backAnim|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                      ; alt_u_div_47f               ; work         ;
;    |buzzing:buzz|                                    ; 1556 (60)           ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|buzzing:buzz                                                                                                                                                 ; buzzing                     ; work         ;
;       |lpm_divide:Div0|                              ; 1496 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|buzzing:buzz|lpm_divide:Div0                                                                                                                                 ; lpm_divide                  ; work         ;
;          |lpm_divide_rkm:auto_generated|             ; 1496 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|buzzing:buzz|lpm_divide:Div0|lpm_divide_rkm:auto_generated                                                                                                   ; lpm_divide_rkm              ; work         ;
;             |sign_div_unsign_nnh:divider|            ; 1496 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|buzzing:buzz|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_nnh:divider                                                                       ; sign_div_unsign_nnh         ; work         ;
;                |alt_u_div_2bf:divider|               ; 1496 (1496)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|buzzing:buzz|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_nnh:divider|alt_u_div_2bf:divider                                                 ; alt_u_div_2bf               ; work         ;
;    |distance:dd|                                     ; 763 (149)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|distance:dd                                                                                                                                                  ; distance                    ; work         ;
;       |lpm_divide:Div0|                              ; 614 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|distance:dd|lpm_divide:Div0                                                                                                                                  ; lpm_divide                  ; work         ;
;          |lpm_divide_1jm:auto_generated|             ; 614 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|distance:dd|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                                                                    ; lpm_divide_1jm              ; work         ;
;             |sign_div_unsign_qlh:divider|            ; 614 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|distance:dd|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_qlh:divider                                                                        ; sign_div_unsign_qlh         ; work         ;
;                |alt_u_div_67f:divider|               ; 614 (614)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|distance:dd|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_67f:divider                                                  ; alt_u_div_67f               ; work         ;
;    |pipeAnimations:anim|                             ; 428 (172)           ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|pipeAnimations:anim                                                                                                                                          ; pipeAnimations              ; work         ;
;       |lpm_divide:Div0|                              ; 256 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|pipeAnimations:anim|lpm_divide:Div0                                                                                                                          ; lpm_divide                  ; work         ;
;          |lpm_divide_0jm:auto_generated|             ; 256 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|pipeAnimations:anim|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                                            ; lpm_divide_0jm              ; work         ;
;             |sign_div_unsign_olh:divider|            ; 256 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|pipeAnimations:anim|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                ; sign_div_unsign_olh         ; work         ;
;                |alt_u_div_47f:divider|               ; 256 (256)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|pipeAnimations:anim|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                          ; alt_u_div_47f               ; work         ;
;    |placerUpDown:placer|                             ; 272 (152)           ; 135 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|placerUpDown:placer                                                                                                                                          ; placerUpDown                ; work         ;
;       |UART2:uart|                                   ; 120 (120)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|placerUpDown:placer|UART2:uart                                                                                                                               ; UART2                       ; work         ;
;    |ps2Keyboard:keyboard|                            ; 30 (13)             ; 35 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|ps2Keyboard:keyboard                                                                                                                                         ; ps2Keyboard                 ; work         ;
;       |mouse_Inner_controller:innerMouse|            ; 17 (3)              ; 30 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse                                                                                                       ; mouse_Inner_controller      ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 14 (14)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In                                                                     ; Altera_UP_PS2_Data_In       ; work         ;
;    |ps2Mouse:mouse|                                  ; 110 (0)             ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|ps2Mouse:mouse                                                                                                                                               ; ps2Mouse                    ; work         ;
;       |mouse_Inner_controller:innerMouse|            ; 110 (4)             ; 69 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse                                                                                                             ; mouse_Inner_controller      ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 106 (106)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                   ; Altera_UP_PS2_Command_Out   ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Name                                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144  ; ../memInitialization/ramBACK1.mif     ;
; PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144  ; ../memInitialization/ramBACK2.mif     ;
; PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 16           ; --           ; --           ; 131072  ; ../memInitialization/ramPIPEDOWN1.mif ;
; PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 8192         ; 16           ; --           ; --           ; 131072  ; ../memInitialization/ramPIPEUP1.mif   ;
; PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port ; 65536        ; 16           ; --           ; --           ; 1048576 ; ../memInitialization/rambird.mif      ;
; PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component|altsyncram_9sj1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536   ; ../memInitialization/ramcloud1.mif    ;
; PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component|altsyncram_asj1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536   ; ../memInitialization/ramcloud2.mif    ;
; PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component|altsyncram_tjj1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144  ; ../memInitialization/ramgo1.mif       ;
; PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component|altsyncram_ujj1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144  ; ../memInitialization/ramgo2.mif       ;
; PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536   ; ../memInitialization/ramh1.mif        ;
; PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component|altsyncram_rej1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536   ; ../memInitialization/ramh2.mif        ;
; PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component|altsyncram_sej1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536   ; ../memInitialization/ramh3.mif        ;
; PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port ; 2048         ; 16           ; --           ; --           ; 32768   ; ../memInitialization/rampoint.mif     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram         ; ramBACK1.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram         ; ramBACK2.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram ; ramPIPEDOWN1.v  ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram     ; ramPIPEUP1.v    ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|rambird:birdram           ; rambird.v       ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram       ; ramcloud1.v     ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram       ; ramcloud2.v     ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramgo1:go1ram             ; ramgo1.v        ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramgo2:go2ram             ; ramgo2.v        ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramh1:h1ram               ; ramh1.v         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramh2:h2ram               ; ramh2.v         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|ramh3:h3ram               ; ramh3.v         ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |RealGame|PP2VerilogDrawingController:drawings|rampoint:pointram         ; rampoint.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |RealGame|placerUpDown:placer|count ;
+-------------+---------------------------------------+
; Name        ; count.00001                           ;
+-------------+---------------------------------------+
; count.00000 ; 0                                     ;
; count.00001 ; 1                                     ;
+-------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |RealGame|placerUpDown:placer|UART2:uart|RXstate                    ;
+-----------------+----------------+---------------+-----------------+----------------+
; Name            ; RXstate.RXwait ; RXstate.RXget ; RXstate.RXstart ; RXstate.RXidle ;
+-----------------+----------------+---------------+-----------------+----------------+
; RXstate.RXidle  ; 0              ; 0             ; 0               ; 0              ;
; RXstate.RXstart ; 0              ; 0             ; 1               ; 1              ;
; RXstate.RXget   ; 0              ; 1             ; 0               ; 1              ;
; RXstate.RXwait  ; 1              ; 0             ; 0               ; 1              ;
+-----------------+----------------+---------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver                                                                                                                                                                 ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                            ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; backAnimations:backAnim|realx[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[1..7]                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[1..7]                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[0..7]                                                                                   ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                           ;
; pipeAnimations:anim|real1posY[10..19]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|init_done                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0..7]                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Stuck at VCC due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; LOSEBOXX[4,7,9]                                                                                                                                       ; Merged with LOSEBOXX[3]                                                                                               ;
; cloud2sp[0]                                                                                                                                           ; Merged with cloud1sp[0]                                                                                               ;
; cloud2sp[1]                                                                                                                                           ; Merged with cloud1sp[1]                                                                                               ;
; cloud1sp[3..9]                                                                                                                                        ; Merged with cloud1sp[2]                                                                                               ;
; cloud2sp[2..9]                                                                                                                                        ; Merged with cloud1sp[2]                                                                                               ;
; buzzFreq[9]                                                                                                                                           ; Merged with buzzFreq[3]                                                                                               ;
; buzzFreq[6,8]                                                                                                                                         ; Merged with buzzFreq[5]                                                                                               ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4..7]                                          ; Merged with ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2] ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1,3]                                           ; Merged with ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; LOSEBOXX[1,8]                                                                                                                                         ; Merged with LOSEBOXX[0]                                                                                               ;
; LOSEBOXX[5]                                                                                                                                           ; Merged with LOSEBOXX[2]                                                                                               ;
; buzzFreq[1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; LOSEBOXX[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; cloud1sp[2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; LOSEBOXX[2]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                ;
; buzzFreq[5]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                ;
; birdsp[8,9]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; distance:dd|counter2[28,29]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|e0[2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                ;
; birdsp[4..7]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                ;
; distance:dd|counter2[25..27]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                ;
; placerUpDown:placer|count~5                                                                                                                           ; Lost fanout                                                                                                           ;
; placerUpDown:placer|count~6                                                                                                                           ; Lost fanout                                                                                                           ;
; placerUpDown:placer|count~7                                                                                                                           ; Lost fanout                                                                                                           ;
; placerUpDown:placer|count~8                                                                                                                           ; Lost fanout                                                                                                           ;
; placerUpDown:placer|UART2:uart|RXstate~6                                                                                                              ; Lost fanout                                                                                                           ;
; placerUpDown:placer|UART2:uart|RXstate~7                                                                                                              ; Lost fanout                                                                                                           ;
; placerUpDown:placer|UART2:uart|RXstate~8                                                                                                              ; Lost fanout                                                                                                           ;
; placerUpDown:placer|UART2:uart|RXstate~9                                                                                                              ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver~2                                                                                  ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver~3                                                                                  ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                        ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                   ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                   ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|ps2_data_reg                                                                                         ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[0]                                                ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0..3]                                                   ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                            ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_0_IDLE                                                                   ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                            ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                           ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                                 ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                                    ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                           ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                                 ; Lost fanout                                                                                                           ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                               ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Lost fanout                                                                                                           ;
; ps2Keyboard:keyboard|releasex                                                                                                                         ; Merged with ps2Keyboard:keyboard|releaseCK                                                                            ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                                ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 208                                                                                                               ;                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; Stuck at GND              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                              ;
;                                                                                                                                               ; due to stuck port data_in ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                              ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                              ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA,     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT, ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,   ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                             ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                            ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                             ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|init_done                                                                              ; Stuck at VCC              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2],                                  ;
;                                                                                                                                               ; due to stuck port data_in ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[5],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[6],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[7],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                  ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13],                    ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                     ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                    ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                    ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                     ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[7]                                        ; Stuck at GND              ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|ps2_data_reg,                                                                                    ;
;                                                                                                                                               ; due to stuck port data_in ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en[0],                                           ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0],                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1],                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2],                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3],                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                             ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[3]                                                                              ; Lost Fanouts              ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[4],                                                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[5],                                                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[6],                                                                                 ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|idle_counter[7]                                                                                  ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[3]                                                                        ; Lost Fanouts              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[4],                                                                           ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[5],                                                                           ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[6],                                                                           ;
;                                                                                                                                               ;                           ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|idle_counter[7]                                                                            ;
; birdsp[8]                                                                                                                                     ; Stuck at GND              ; birdsp[4], birdsp[5], birdsp[6], birdsp[7]                                                                                                        ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                           ; Lost Fanouts              ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                      ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA,                      ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN,                            ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                           ;
; pipeAnimations:anim|real1posY[18]                                                                                                             ; Stuck at GND              ; buzzFreq[1], buzzFreq[5]                                                                                                                          ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver~2                                                                          ; Lost Fanouts              ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN,                                                           ;
;                                                                                                                                               ;                           ; ps2Mouse:mouse|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                        ;
; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                             ; Stuck at GND              ; ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 617   ;
; Number of registers using Synchronous Clear  ; 209   ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 340   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; lives[1]                                                         ; 4       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[6] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[5] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[4] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[3] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[2] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[8] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[6] ; 6       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[5] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[3] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[1] ; 7       ;
; birdX[6]                                                         ; 12      ;
; birdX[5]                                                         ; 12      ;
; birdX[2]                                                         ; 11      ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1Y[5] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1Y[3] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1Y[1] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[7] ; 6       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[5] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[4] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[2] ; 7       ;
; PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[0] ; 7       ;
; LOSEBOXX[3]                                                      ; 10      ;
; lastScore[0]                                                     ; 1       ;
; Total number of inverted registers = 24                          ;         ;
+------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |RealGame|placerUpDown:placer|UART2:uart|watchgod[14]                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RealGame|VGADriver:driver|yPos[2]                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |RealGame|VGADriver:driver|xPos[3]                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud1Y[0]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[9]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[7]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[2]                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RealGame|birdX[4]                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RealGame|go1VISIBLE                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |RealGame|birdYt[6]                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]         ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |RealGame|placerUpDown:placer|timeout[40]                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |RealGame|pipeAnimations:anim|real1posX[15]                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RealGame|buzzFreq[7]                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RealGame|distance:dd|timex[38]                                                                                                        ;
; 4:1                ; 38 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |RealGame|distance:dd|timex[31]                                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RealGame|ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |RealGame|buzzTime[1]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RealGame|ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |RealGame|placerUpDown:placer|UART2:uart|data[3]                                                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |RealGame|placerUpDown:placer|UART2:uart|RXdataBit[5]                                                                                  ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |RealGame|placerUpDown:placer|UART2:uart|RXcount[8]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RealGame|VGADriver:driver|yPos[1]                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud1Y[1]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud1X[0]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud2Y[2]                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RealGame|PP2VerilogDrawingController:drawings|animations:anim1|cloud2X[1]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RealGame|birdX[2]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |RealGame|LOSEBOXX[2]                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RealGame|lives                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RealGame|pipeAnimations:anim|pipeSpace1[6]                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RealGame|finalGoal                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RealGame|PP2VerilogDrawingController:drawings|VGAb[0]                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RealGame|PP2VerilogDrawingController:drawings|VGAg[2]                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |RealGame|cloud1sp                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |RealGame|placerUpDown:placer|UART2:uart|Selector3                                                                                     ;
; 21:1               ; 5 bits    ; 70 LEs        ; 60 LEs               ; 10 LEs                 ; No         ; |RealGame|PP2VerilogDrawingController:drawings|VGAr[7]                                                                                 ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |RealGame|PP2VerilogDrawingController:drawings|VGAr[6]                                                                                 ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |RealGame|PP2VerilogDrawingController:drawings|VGAb[7]                                                                                 ;
; 21:1               ; 4 bits    ; 56 LEs        ; 52 LEs               ; 4 LEs                  ; No         ; |RealGame|PP2VerilogDrawingController:drawings|VGAg[5]                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component|altsyncram_9sj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component|altsyncram_rej1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component|altsyncram_sej1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component|altsyncram_asj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component|altsyncram_tjj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component|altsyncram_ujj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                       ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                    ;
; WIDTH_A                            ; 16                                ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                             ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WIDTH_B                            ; 1                                 ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; INIT_FILE                          ; ../memInitialization/ramBACK2.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ppj1                   ; Untyped                                                    ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                       ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                    ;
; WIDTH_A                            ; 16                                ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                             ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WIDTH_B                            ; 1                                 ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; INIT_FILE                          ; ../memInitialization/ramBACK1.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_opj1                   ; Untyped                                                    ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                           ;
+------------------------------------+---------------------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                           ; Untyped                                                        ;
; WIDTH_A                            ; 16                                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 13                                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 8192                                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                        ;
; WIDTH_B                            ; 1                                     ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                        ;
; INIT_FILE                          ; ../memInitialization/ramPIPEDOWN1.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_q6k1                       ; Untyped                                                        ;
+------------------------------------+---------------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                       ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                                                    ;
; WIDTH_A                            ; 16                                ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                                ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                              ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                    ;
; WIDTH_B                            ; 1                                 ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                    ;
; INIT_FILE                          ; ../memInitialization/rampoint.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5rj1                   ; Untyped                                                    ;
+------------------------------------+-----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                         ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                      ;
; WIDTH_A                            ; 16                                  ; Signed Integer                                               ;
; WIDTHAD_A                          ; 13                                  ; Signed Integer                                               ;
; NUMWORDS_A                         ; 8192                                ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                      ;
; WIDTH_B                            ; 1                                   ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                      ;
; INIT_FILE                          ; ../memInitialization/ramPIPEUP1.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_70k1                     ; Untyped                                                      ;
+------------------------------------+-------------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                        ;
+------------------------------------+------------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                     ;
; WIDTH_A                            ; 16                                 ; Signed Integer                                              ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 4096                               ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                     ;
; WIDTH_B                            ; 1                                  ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                     ;
; INIT_FILE                          ; ../memInitialization/ramcloud1.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_9sj1                    ; Untyped                                                     ;
+------------------------------------+------------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                    ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                 ;
; WIDTH_A                            ; 16                             ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; WIDTH_B                            ; 1                              ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                 ;
; INIT_FILE                          ; ../memInitialization/ramh1.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qej1                ; Untyped                                                 ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                    ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                 ;
; WIDTH_A                            ; 16                             ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; WIDTH_B                            ; 1                              ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                 ;
; INIT_FILE                          ; ../memInitialization/ramh2.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rej1                ; Untyped                                                 ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                    ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                 ;
; WIDTH_A                            ; 16                             ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0                         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                 ;
; WIDTH_B                            ; 1                              ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                 ;
; INIT_FILE                          ; ../memInitialization/ramh3.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sej1                ; Untyped                                                 ;
+------------------------------------+--------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                        ;
+------------------------------------+------------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                     ;
; WIDTH_A                            ; 16                                 ; Signed Integer                                              ;
; WIDTHAD_A                          ; 12                                 ; Signed Integer                                              ;
; NUMWORDS_A                         ; 4096                               ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                     ;
; WIDTH_B                            ; 1                                  ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                     ;
; INIT_FILE                          ; ../memInitialization/ramcloud2.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_asj1                    ; Untyped                                                     ;
+------------------------------------+------------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                      ;
+------------------------------------+----------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                   ;
; WIDTH_A                            ; 16                               ; Signed Integer                                            ;
; WIDTHAD_A                          ; 16                               ; Signed Integer                                            ;
; NUMWORDS_A                         ; 65536                            ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                   ;
; WIDTH_B                            ; 1                                ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                   ;
; INIT_FILE                          ; ../memInitialization/rambird.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_soj1                  ; Untyped                                                   ;
+------------------------------------+----------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                     ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                  ;
; WIDTH_A                            ; 16                              ; Signed Integer                                           ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                                           ;
; NUMWORDS_A                         ; 16384                           ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; WIDTH_B                            ; 1                               ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                  ;
; INIT_FILE                          ; ../memInitialization/ramgo1.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_tjj1                 ; Untyped                                                  ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                     ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                  ;
; WIDTH_A                            ; 16                              ; Signed Integer                                           ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                                           ;
; NUMWORDS_A                         ; 16384                           ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0                          ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                  ;
; WIDTH_B                            ; 1                               ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                  ;
; INIT_FILE                          ; ../memInitialization/ramgo2.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ujj1                 ; Untyped                                                  ;
+------------------------------------+---------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2Mouse:mouse|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                              ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                              ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                             ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                              ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                              ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                             ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                              ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                              ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                             ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                             ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                             ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                             ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                             ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                             ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                             ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                             ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placerUpDown:placer|UART2:uart ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; RXidle         ; 0000  ; Unsigned Binary                                    ;
; RXstart        ; 0001  ; Unsigned Binary                                    ;
; RXget          ; 0010  ; Unsigned Binary                                    ;
; RXwait         ; 0011  ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: backAnimations:backAnim|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                     ;
; LPM_WIDTHD             ; 3              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeAnimations:anim|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                              ;
; LPM_WIDTHB                                     ; 6            ; Untyped                              ;
; LPM_WIDTHP                                     ; 18           ; Untyped                              ;
; LPM_WIDTHR                                     ; 18           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                              ;
; LPM_WIDTHB                                     ; 6            ; Untyped                              ;
; LPM_WIDTHP                                     ; 18           ; Untyped                              ;
; LPM_WIDTHR                                     ; 18           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 7            ; Untyped                              ;
; LPM_WIDTHB                                     ; 4            ; Untyped                              ;
; LPM_WIDTHP                                     ; 11           ; Untyped                              ;
; LPM_WIDTHR                                     ; 11           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                              ;
; LPM_WIDTHB                                     ; 6            ; Untyped                              ;
; LPM_WIDTHP                                     ; 18           ; Untyped                              ;
; LPM_WIDTHR                                     ; 18           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 14           ; Untyped                               ;
; LPM_WIDTHB                                     ; 8            ; Untyped                               ;
; LPM_WIDTHP                                     ; 22           ; Untyped                               ;
; LPM_WIDTHR                                     ; 22           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 14           ; Untyped                               ;
; LPM_WIDTHB                                     ; 8            ; Untyped                               ;
; LPM_WIDTHP                                     ; 22           ; Untyped                               ;
; LPM_WIDTHR                                     ; 22           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buzzing:buzz|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                             ;
; LPM_WIDTHD             ; 39             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_rkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                              ;
; LPM_WIDTHB                                     ; 7            ; Untyped                              ;
; LPM_WIDTHP                                     ; 19           ; Untyped                              ;
; LPM_WIDTHR                                     ; 19           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 12           ; Untyped                              ;
; LPM_WIDTHB                                     ; 7            ; Untyped                              ;
; LPM_WIDTHP                                     ; 19           ; Untyped                              ;
; LPM_WIDTHR                                     ; 19           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PP2VerilogDrawingController:drawings|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+--------------------------------------+
; Parameter Name                                 ; Value        ; Type                                 ;
+------------------------------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 16           ; Untyped                              ;
; LPM_WIDTHB                                     ; 10           ; Untyped                              ;
; LPM_WIDTHP                                     ; 26           ; Untyped                              ;
; LPM_WIDTHR                                     ; 26           ; Untyped                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                              ;
; LATENCY                                        ; 0            ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                              ;
; USE_EAB                                        ; OFF          ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                              ;
+------------------------------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance:dd|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                            ;
; LPM_WIDTHD             ; 6              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                             ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                             ;
;     -- NUMWORDS_A                         ; 16384                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 9                                                    ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 12                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                    ;
;     -- LPM_WIDTHP                     ; 18                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 12                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                    ;
;     -- LPM_WIDTHP                     ; 18                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 7                                                    ;
;     -- LPM_WIDTHB                     ; 4                                                    ;
;     -- LPM_WIDTHP                     ; 11                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 12                                                   ;
;     -- LPM_WIDTHB                     ; 6                                                    ;
;     -- LPM_WIDTHP                     ; 18                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 14                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                    ;
;     -- LPM_WIDTHP                     ; 22                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 14                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                    ;
;     -- LPM_WIDTHP                     ; 22                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 12                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 19                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 12                                                   ;
;     -- LPM_WIDTHB                     ; 7                                                    ;
;     -- LPM_WIDTHP                     ; 19                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; PP2VerilogDrawingController:drawings|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 16                                                   ;
;     -- LPM_WIDTHB                     ; 10                                                   ;
;     -- LPM_WIDTHP                     ; 26                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                  ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "distance:dd"                                                                                                                                                             ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cm   ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (20 bits) it drives.  The 10 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buzzing:buzz"                                                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; freq ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (40 bits) it drives.  Extra input bit(s) "freq[39..10]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "placerUpDown:placer|UART2:uart" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; sendData ; Input ; Info     ; Stuck at GND                 ;
+----------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit8"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; in2[7..1] ; Input ; Info     ; Stuck at GND                                ;
; in2[0]    ; Input ; Info     ; Stuck at VCC                                ;
+-----------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse|mouse_Inner_controller:innerMouse"                                                                                                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PS2_CLK                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; PS2_DAT                       ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Mouse:mouse"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; M1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In"                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; received_data_en ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "received_data_en[7..1]" have no fanouts ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse"                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2Keyboard:keyboard"                                                                                                     ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; space ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "space[3..1]" have no fanouts ;
; enter ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "enter[3..1]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramgo2:go2ram"                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramgo1:go1ram"                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rambird:birdram"                                                                                                                                  ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram"                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramh3:h3ram"                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramh2:h2ram"                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramh1:h1ram"                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram"                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram"                                                                                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|rampoint:pointram"                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram"                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram"                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram"                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PP2VerilogDrawingController:drawings"                                                                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                   ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOSEBOXY[9..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; LOSEBOXY[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; LOSEBOXY[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; LOSEBOXY[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; LOSEBOXY[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; pointX[2..1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; pointX[8..6]     ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; pointX[4..3]     ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; pointX[9]        ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; pointX[5]        ; Input ; Info     ; Stuck at VCC                                                                                                                                              ;
; pointX[0]        ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; PIPEDOWN1VISIBLE ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "PIPEDOWN1VISIBLE[9..1]" will be connected to GND. ;
; PIPEUP1VISIBLE   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "PIPEUP1VISIBLE[9..1]" will be connected to GND.   ;
; h1VISIBLE        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "h1VISIBLE[9..1]" will be connected to GND.        ;
; h2VISIBLE        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "h2VISIBLE[9..1]" will be connected to GND.        ;
; h3VISIBLE        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "h3VISIBLE[9..1]" will be connected to GND.        ;
; go1VISIBLE       ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "go1VISIBLE[9..1]" will be connected to GND.       ;
; go2VISIBLE       ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "go2VISIBLE[9..1]" will be connected to GND.       ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 92                          ;
; cycloneiii_ff         ; 617                         ;
;     ENA               ; 229                         ;
;     ENA SCLR          ; 111                         ;
;     SCLR              ; 90                          ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 33                          ;
;     plain             ; 146                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 6057                        ;
;     arith             ; 2699                        ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 824                         ;
;         3 data inputs ; 1846                        ;
;     normal            ; 3358                        ;
;         0 data inputs ; 163                         ;
;         1 data inputs ; 88                          ;
;         2 data inputs ; 1347                        ;
;         3 data inputs ; 250                         ;
;         4 data inputs ; 1510                        ;
; cycloneiii_ram_block  ; 384                         ;
;                       ;                             ;
; Max LUT depth         ; 95.30                       ;
; Average LUT depth     ; 42.04                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 14 13:00:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RealGame -c RealGame
Warning (125092): Tcl Script File ramPIPEDOWN2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramPIPEDOWN2.qip
Warning (125092): Tcl Script File ramPIPEDOWN3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramPIPEDOWN3.qip
Warning (125092): Tcl Script File ramPointer.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramPointer.qip
Warning (125092): Tcl Script File ramPIPEUP2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramPIPEUP2.qip
Warning (125092): Tcl Script File ramPIPEUP3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramPIPEUP3.qip
Warning (125092): Tcl Script File ramcloud3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramcloud3.qip
Warning (125092): Tcl Script File ramgif1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramgif1.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at IH8Verilog_main.v(211): ignored dangling comma in List of Port Connections File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 211
Warning (10238): Verilog Module Declaration warning at IH8Verilog_main.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "PP2VerilogDrawingController" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 4
Warning (10238): Verilog Module Declaration warning at IH8Verilog_main.v(244): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "animations" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 244
Info (12021): Found 2 design units, including 2 entities, in source file ih8verilog_main.v
    Info (12023): Found entity 1: PP2VerilogDrawingController File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 4
    Info (12023): Found entity 2: animations File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 244
Info (12021): Found 3 design units, including 3 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: mouse_Inner_controller File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 8
    Info (12023): Found entity 2: Altera_UP_PS2_Data_In File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 152
    Info (12023): Found entity 3: Altera_UP_PS2_Command_Out File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file mouse.v
    Info (12023): Found entity 1: ps2Mouse File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 19
    Info (12023): Found entity 2: twoComp File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 177
    Info (12023): Found entity 3: fullAdder File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 190
    Info (12023): Found entity 4: bit8Adder File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: ps2Keyboard File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/keyboard.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file vgadriver.v
    Info (12023): Found entity 1: VGADriver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/VGADriver.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file uart2.v
    Info (12023): Found entity 1: UART2 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UART2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file realgame.v
    Info (12023): Found entity 1: RealGame File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buzzer.v
    Info (12023): Found entity 1: buzzing File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Buzzer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file distance.v
    Info (12023): Found entity 1: distance File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rampipedown1.v
    Info (12023): Found entity 1: ramPIPEDOWN1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEDOWN1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file updownpointr.v
    Info (12023): Found entity 1: placerUpDown File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UpDownPointr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rampoint.v
    Info (12023): Found entity 1: rampoint File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rampoint.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rampipeup1.v
    Info (12023): Found entity 1: ramPIPEUP1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEUP1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramback1.v
    Info (12023): Found entity 1: ramBACK1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramback2.v
    Info (12023): Found entity 1: ramBACK2 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramcloud1.v
    Info (12023): Found entity 1: ramcloud1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramcloud2.v
    Info (12023): Found entity 1: ramcloud2 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pipeanimations.v
    Info (12023): Found entity 1: pipeAnimations File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file backanimation.v
    Info (12023): Found entity 1: backAnimations File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rambird.v
    Info (12023): Found entity 1: rambird File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rambird.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramh1.v
    Info (12023): Found entity 1: ramh1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramh2.v
    Info (12023): Found entity 1: ramh2 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramh3.v
    Info (12023): Found entity 1: ramh3 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramgo1.v
    Info (12023): Found entity 1: ramgo1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ramgo2.v
    Info (12023): Found entity 1: ramgo2 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo2.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(213): created implicit net for "BACK2SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(213): created implicit net for "BACK2sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(215): created implicit net for "BACK1SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(215): created implicit net for "BACK1sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(217): created implicit net for "PIPEDOWN1SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(217): created implicit net for "PIPEDOWN1SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(217): created implicit net for "PIPEDOWN1sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(219): created implicit net for "pointSKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(219): created implicit net for "pointSKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(219): created implicit net for "pointsp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(221): created implicit net for "PIPEUP1SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 221
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(221): created implicit net for "PIPEUP1sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 221
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(223): created implicit net for "cloud1SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(223): created implicit net for "cloud1SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(225): created implicit net for "h1SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(225): created implicit net for "h1SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(225): created implicit net for "h1sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(227): created implicit net for "h2SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(227): created implicit net for "h2SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(227): created implicit net for "h2sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(229): created implicit net for "h3SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(229): created implicit net for "h3SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(229): created implicit net for "h3sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(231): created implicit net for "cloud2SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 231
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(231): created implicit net for "cloud2SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 231
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(233): created implicit net for "birdSKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(233): created implicit net for "birdSKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(235): created implicit net for "go1SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(235): created implicit net for "go1SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(235): created implicit net for "go1sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(237): created implicit net for "go2SKIPY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(237): created implicit net for "go2SKIPX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(237): created implicit net for "go2sp" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Warning (10236): Verilog HDL Implicit Net warning at RealGame.v(151): created implicit net for "reset" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 151
Critical Warning (10846): Verilog HDL Instantiation warning at mouse.v(185): instance has no name File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 185
Info (12127): Elaborating entity "RealGame" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RealGame.v(77): object "cloud1X" assigned a value but never read File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at RealGame.v(78): object "cloud1Y" assigned a value but never read File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at RealGame.v(79): object "cloud2X" assigned a value but never read File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at RealGame.v(80): object "cloud2Y" assigned a value but never read File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 80
Warning (10230): Verilog HDL assignment warning at RealGame.v(104): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 104
Warning (10230): Verilog HDL assignment warning at RealGame.v(171): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 171
Warning (10230): Verilog HDL assignment warning at RealGame.v(209): truncated value with size 32 to match size of target (6) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 209
Warning (10230): Verilog HDL assignment warning at RealGame.v(218): truncated value with size 32 to match size of target (6) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 218
Warning (10230): Verilog HDL assignment warning at RealGame.v(235): truncated value with size 32 to match size of target (6) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 235
Warning (10230): Verilog HDL assignment warning at RealGame.v(249): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 249
Warning (10230): Verilog HDL assignment warning at RealGame.v(256): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 256
Warning (10230): Verilog HDL assignment warning at RealGame.v(269): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 269
Warning (10230): Verilog HDL assignment warning at RealGame.v(294): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 294
Warning (10230): Verilog HDL assignment warning at RealGame.v(295): truncated value with size 20 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 295
Warning (10230): Verilog HDL assignment warning at RealGame.v(299): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 299
Warning (10230): Verilog HDL assignment warning at RealGame.v(300): truncated value with size 20 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 300
Warning (10230): Verilog HDL assignment warning at RealGame.v(318): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 318
Warning (10230): Verilog HDL assignment warning at RealGame.v(342): truncated value with size 32 to match size of target (15) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 342
Warning (10230): Verilog HDL assignment warning at RealGame.v(343): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 343
Warning (10230): Verilog HDL assignment warning at RealGame.v(351): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 351
Warning (10230): Verilog HDL assignment warning at RealGame.v(364): truncated value with size 32 to match size of target (15) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 364
Warning (10230): Verilog HDL assignment warning at RealGame.v(371): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 371
Warning (10230): Verilog HDL assignment warning at RealGame.v(375): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 375
Warning (10230): Verilog HDL assignment warning at RealGame.v(390): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 390
Warning (10034): Output port "leds[16..13]" at RealGame.v(16) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
Warning (10034): Output port "leds[8..7]" at RealGame.v(16) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
Warning (10034): Output port "leds[3..0]" at RealGame.v(16) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
Warning (10034): Output port "GPIO0" at RealGame.v(10) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 10
Warning (10034): Output port "GPIO2" at RealGame.v(12) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 12
Warning (10034): Output port "GPIO12" at RealGame.v(15) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 15
Info (12128): Elaborating entity "VGADriver" for hierarchy "VGADriver:driver" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 148
Warning (10230): Verilog HDL assignment warning at VGADriver.v(27): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/VGADriver.v Line: 27
Warning (10230): Verilog HDL assignment warning at VGADriver.v(29): truncated value with size 11 to match size of target (9) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/VGADriver.v Line: 29
Warning (10230): Verilog HDL assignment warning at VGADriver.v(66): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/VGADriver.v Line: 66
Warning (10230): Verilog HDL assignment warning at VGADriver.v(70): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/VGADriver.v Line: 70
Info (12128): Elaborating entity "PP2VerilogDrawingController" for hierarchy "PP2VerilogDrawingController:drawings" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 151
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 63
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(64): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 64
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 65
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(70): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 70
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(71): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 71
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 72
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(77): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 77
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(78): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 78
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(79): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 79
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(84): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 84
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(85): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 85
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(86): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 86
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(91): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 91
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 92
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 93
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(112): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 112
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(113): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 113
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(114): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 114
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(119): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 119
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 120
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(121): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 121
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(126): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 126
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(127): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 127
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(128): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 128
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(133): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 133
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(134): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 134
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 135
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(140): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 140
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(141): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 141
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(142): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 142
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(147): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 147
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(148): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 148
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(149): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 149
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 168
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(169): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 169
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(170): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 170
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(175): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 175
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(176): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 176
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(177): truncated value with size 32 to match size of target (8) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 177
Warning (10030): Net "BACK2SKIPY" at IH8Verilog_main.v(213) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Warning (10030): Net "BACK2sp" at IH8Verilog_main.v(213) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Warning (10030): Net "BACK1SKIPY" at IH8Verilog_main.v(215) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
Warning (10030): Net "BACK1sp" at IH8Verilog_main.v(215) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
Warning (10030): Net "PIPEDOWN1SKIPY" at IH8Verilog_main.v(217) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 217
Warning (10030): Net "PIPEDOWN1sp" at IH8Verilog_main.v(217) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 217
Warning (10030): Net "pointSKIPY" at IH8Verilog_main.v(219) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Warning (10030): Net "pointSKIPX" at IH8Verilog_main.v(219) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Warning (10030): Net "pointsp" at IH8Verilog_main.v(219) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Warning (10030): Net "PIPEUP1sp" at IH8Verilog_main.v(221) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 221
Warning (10030): Net "cloud1SKIPY" at IH8Verilog_main.v(223) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
Warning (10030): Net "cloud1SKIPX" at IH8Verilog_main.v(223) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
Warning (10030): Net "h1SKIPY" at IH8Verilog_main.v(225) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Warning (10030): Net "h1SKIPX" at IH8Verilog_main.v(225) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Warning (10030): Net "h1sp" at IH8Verilog_main.v(225) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Warning (10030): Net "h2SKIPY" at IH8Verilog_main.v(227) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Warning (10030): Net "h2SKIPX" at IH8Verilog_main.v(227) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Warning (10030): Net "h2sp" at IH8Verilog_main.v(227) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Warning (10030): Net "h3SKIPY" at IH8Verilog_main.v(229) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Warning (10030): Net "h3SKIPX" at IH8Verilog_main.v(229) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Warning (10030): Net "h3sp" at IH8Verilog_main.v(229) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Warning (10030): Net "cloud2SKIPY" at IH8Verilog_main.v(231) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 231
Warning (10030): Net "cloud2SKIPX" at IH8Verilog_main.v(231) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 231
Warning (10030): Net "birdSKIPY" at IH8Verilog_main.v(233) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Warning (10030): Net "birdSKIPX" at IH8Verilog_main.v(233) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Warning (10030): Net "go1SKIPY" at IH8Verilog_main.v(235) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Warning (10030): Net "go1sp" at IH8Verilog_main.v(235) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Warning (10030): Net "go2SKIPY" at IH8Verilog_main.v(237) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Warning (10030): Net "go2sp" at IH8Verilog_main.v(237) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Info (12128): Elaborating entity "animations" for hierarchy "PP2VerilogDrawingController:drawings|animations:anim1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 211
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(325): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 325
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(336): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 336
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(347): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 347
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(358): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 358
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(370): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 370
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(381): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 381
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(392): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 392
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(403): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 403
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(415): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 415
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(426): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 426
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(437): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 437
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(448): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 448
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(460): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 460
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(471): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 471
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(482): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 482
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(493): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 493
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(505): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 505
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(516): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 516
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(527): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 527
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(538): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 538
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(550): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 550
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(561): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 561
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(572): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 572
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(583): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 583
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(595): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 595
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(606): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 606
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(617): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 617
Warning (10230): Verilog HDL assignment warning at IH8Verilog_main.v(628): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 628
Info (12128): Elaborating entity "ramBACK2" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK2.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK2.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramBACK2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ppj1.tdf
    Info (12023): Found entity 1: altsyncram_ppj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ppj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ppj1" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|decode_jsa:decode3" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ppj1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|decode_c8a:rden_decode" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ppj1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK2:BACK2ram|altsyncram:altsyncram_component|altsyncram_ppj1:auto_generated|mux_iob:mux2" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ppj1.tdf Line: 47
Info (12128): Elaborating entity "ramBACK1" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK1.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK1.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramBACK1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramBACK1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opj1.tdf
    Info (12023): Found entity 1: altsyncram_opj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_opj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_opj1" for hierarchy "PP2VerilogDrawingController:drawings|ramBACK1:BACK1ram|altsyncram:altsyncram_component|altsyncram_opj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramPIPEDOWN1" for hierarchy "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 217
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEDOWN1.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEDOWN1.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEDOWN1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramPIPEDOWN1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf
    Info (12023): Found entity 1: altsyncram_q6k1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_q6k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q6k1" for hierarchy "PP2VerilogDrawingController:drawings|ramPIPEDOWN1:PIPEDOWN1ram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rampoint" for hierarchy "PP2VerilogDrawingController:drawings|rampoint:pointram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 219
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rampoint.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rampoint.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rampoint.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/rampoint.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5rj1.tdf
    Info (12023): Found entity 1: altsyncram_5rj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_5rj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5rj1" for hierarchy "PP2VerilogDrawingController:drawings|rampoint:pointram|altsyncram:altsyncram_component|altsyncram_5rj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramPIPEUP1" for hierarchy "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 221
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEUP1.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEUP1.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramPIPEUP1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramPIPEUP1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70k1.tdf
    Info (12023): Found entity 1: altsyncram_70k1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_70k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_70k1" for hierarchy "PP2VerilogDrawingController:drawings|ramPIPEUP1:PIPEUP1ram|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramcloud1" for hierarchy "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud1.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud1.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramcloud1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9sj1.tdf
    Info (12023): Found entity 1: altsyncram_9sj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_9sj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9sj1" for hierarchy "PP2VerilogDrawingController:drawings|ramcloud1:cloud1ram|altsyncram:altsyncram_component|altsyncram_9sj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramh1" for hierarchy "PP2VerilogDrawingController:drawings|ramh1:h1ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh1.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh1.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramh1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qej1.tdf
    Info (12023): Found entity 1: altsyncram_qej1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_qej1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qej1" for hierarchy "PP2VerilogDrawingController:drawings|ramh1:h1ram|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramh2" for hierarchy "PP2VerilogDrawingController:drawings|ramh2:h2ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh2.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh2.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramh2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rej1.tdf
    Info (12023): Found entity 1: altsyncram_rej1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_rej1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rej1" for hierarchy "PP2VerilogDrawingController:drawings|ramh2:h2ram|altsyncram:altsyncram_component|altsyncram_rej1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramh3" for hierarchy "PP2VerilogDrawingController:drawings|ramh3:h3ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh3.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh3.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramh3.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramh3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sej1.tdf
    Info (12023): Found entity 1: altsyncram_sej1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_sej1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sej1" for hierarchy "PP2VerilogDrawingController:drawings|ramh3:h3ram|altsyncram:altsyncram_component|altsyncram_sej1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramcloud2" for hierarchy "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 231
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud2.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud2.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramcloud2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramcloud2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_asj1.tdf
    Info (12023): Found entity 1: altsyncram_asj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_asj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_asj1" for hierarchy "PP2VerilogDrawingController:drawings|ramcloud2:cloud2ram|altsyncram:altsyncram_component|altsyncram_asj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rambird" for hierarchy "PP2VerilogDrawingController:drawings|rambird:birdram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rambird.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rambird.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/rambird.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/rambird.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_soj1.tdf
    Info (12023): Found entity 1: altsyncram_soj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_soj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_soj1" for hierarchy "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|decode_rsa:decode3" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_soj1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|decode_k8a:rden_decode" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_soj1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/mux_qob.tdf Line: 23
Info (12128): Elaborating entity "mux_qob" for hierarchy "PP2VerilogDrawingController:drawings|rambird:birdram|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|mux_qob:mux2" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_soj1.tdf Line: 47
Info (12128): Elaborating entity "ramgo1" for hierarchy "PP2VerilogDrawingController:drawings|ramgo1:go1ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo1.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo1.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramgo1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tjj1.tdf
    Info (12023): Found entity 1: altsyncram_tjj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_tjj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_tjj1" for hierarchy "PP2VerilogDrawingController:drawings|ramgo1:go1ram|altsyncram:altsyncram_component|altsyncram_tjj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ramgo2" for hierarchy "PP2VerilogDrawingController:drawings|ramgo2:go2ram" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Info (12128): Elaborating entity "altsyncram" for hierarchy "PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo2.v Line: 86
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo2.v Line: 86
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/ramgo2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memInitialization/ramgo2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujj1.tdf
    Info (12023): Found entity 1: altsyncram_ujj1 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/altsyncram_ujj1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ujj1" for hierarchy "PP2VerilogDrawingController:drawings|ramgo2:go2ram|altsyncram:altsyncram_component|altsyncram_ujj1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ps2Keyboard" for hierarchy "ps2Keyboard:keyboard" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 153
Info (12128): Elaborating entity "mouse_Inner_controller" for hierarchy "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/keyboard.v Line: 54
Warning (10230): Verilog HDL assignment warning at PS2_Controller.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 31
Warning (10230): Verilog HDL assignment warning at PS2_Controller.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 32
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 145
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "ps2Keyboard:keyboard|mouse_Inner_controller:innerMouse|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 146
Info (12128): Elaborating entity "ps2Mouse" for hierarchy "ps2Mouse:mouse" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 154
Warning (10230): Verilog HDL assignment warning at mouse.v(89): truncated value with size 32 to match size of target (2) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 89
Warning (10230): Verilog HDL assignment warning at mouse.v(96): truncated value with size 32 to match size of target (2) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 96
Warning (10230): Verilog HDL assignment warning at mouse.v(107): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 107
Warning (10230): Verilog HDL assignment warning at mouse.v(120): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 120
Warning (10230): Verilog HDL assignment warning at mouse.v(127): truncated value with size 32 to match size of target (2) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 127
Warning (10230): Verilog HDL assignment warning at mouse.v(137): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 137
Warning (10230): Verilog HDL assignment warning at mouse.v(153): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 153
Info (12128): Elaborating entity "twoComp" for hierarchy "ps2Mouse:mouse|twoComp:compX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 62
Info (12128): Elaborating entity "bit8Adder" for hierarchy "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 185
Info (12128): Elaborating entity "fullAdder" for hierarchy "ps2Mouse:mouse|twoComp:compX|bit8Adder:comb_11|fullAdder:bit1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/mouse.v Line: 219
Info (12128): Elaborating entity "placerUpDown" for hierarchy "placerUpDown:placer" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 156
Warning (10230): Verilog HDL assignment warning at UpDownPointr.v(66): truncated value with size 32 to match size of target (11) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UpDownPointr.v Line: 66
Warning (10230): Verilog HDL assignment warning at UpDownPointr.v(75): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UpDownPointr.v Line: 75
Info (12128): Elaborating entity "UART2" for hierarchy "placerUpDown:placer|UART2:uart" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/UpDownPointr.v Line: 30
Info (12128): Elaborating entity "backAnimations" for hierarchy "backAnimations:backAnim" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 158
Warning (10230): Verilog HDL assignment warning at BackAnimation.v(21): truncated value with size 32 to match size of target (20) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 21
Warning (10230): Verilog HDL assignment warning at BackAnimation.v(30): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 30
Warning (10230): Verilog HDL assignment warning at BackAnimation.v(35): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 35
Info (12128): Elaborating entity "pipeAnimations" for hierarchy "pipeAnimations:anim" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 160
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(41): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 41
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(65): truncated value with size 32 to match size of target (20) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 65
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(76): truncated value with size 32 to match size of target (20) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 76
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(85): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 85
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(86): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 86
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(88): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 88
Warning (10230): Verilog HDL assignment warning at pipeAnimations.v(91): truncated value with size 32 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 91
Warning (10034): Output port "leds" at pipeAnimations.v(16) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 16
Info (12128): Elaborating entity "buzzing" for hierarchy "buzzing:buzz" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 400
Warning (10230): Verilog HDL assignment warning at Buzzer.v(25): truncated value with size 32 to match size of target (30) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Buzzer.v Line: 25
Info (12128): Elaborating entity "distance" for hierarchy "distance:dd" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 402
Warning (10036): Verilog HDL or VHDL warning at Distance.v(14): object "doneThis" assigned a value but never read File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 14
Warning (10230): Verilog HDL assignment warning at Distance.v(38): truncated value with size 40 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 38
Warning (10230): Verilog HDL assignment warning at Distance.v(50): truncated value with size 32 to match size of target (30) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 50
Warning (12030): Port "ordered port 8" on the entity instantiation of "PS2_Data_In" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/PS2_Controller.v Line: 145
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PP2VerilogDrawingController:drawings|Div4" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PP2VerilogDrawingController:drawings|Div2" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PP2VerilogDrawingController:drawings|Div1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "backAnimations:backAnim|Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PP2VerilogDrawingController:drawings|Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipeAnimations:anim|Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 85
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult3" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 227
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult9" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult5" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult10" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult12" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "buzzing:buzz|Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Buzzer.v Line: 18
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult7" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 231
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "PP2VerilogDrawingController:drawings|Mult8" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance:dd|Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 35
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_divide:Div4" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_divide:Div4" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 215
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_27f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_divide:Div2" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_divide:Div2" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_rim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_jlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_q6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_divide:Div1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_divide:Div1" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "backAnimations:backAnim|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 30
Info (12133): Instantiated megafunction "backAnimations:backAnim|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/BackAnimation.v Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_0jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "pipeAnimations:anim|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 85
Info (12133): Instantiated megafunction "pipeAnimations:anim|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/pipeAnimations.v Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 225
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_jgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult9" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult9" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult5" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult5" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 229
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 235
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_pgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult10" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult12" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult12" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 237
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "buzzing:buzz|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Buzzer.v Line: 18
Info (12133): Instantiated megafunction "buzzing:buzz|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Buzzer.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "39"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf
    Info (12023): Found entity 1: lpm_divide_rkm File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_rkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nnh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_nnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2bf.tdf
    Info (12023): Found entity 1: alt_u_div_2bf File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_2bf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 223
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_kgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_ogh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
Info (12133): Instantiated megafunction "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/IH8Verilog_main.v Line: 233
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8|altshift:external_latency_ffs", which is child of megafunction instantiation "PP2VerilogDrawingController:drawings|lpm_mult:Mult8" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "distance:dd|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 35
Info (12133): Instantiated megafunction "distance:dd|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/Distance.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/lpm_divide_1jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/db/alt_u_div_67f.tdf Line: 27
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGAsync" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 7
    Warning (13410): Pin "leds[0]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[8]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[9]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[10]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[11]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[12]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[13]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[14]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[15]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "leds[16]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 16
    Warning (13410): Pin "GPIO0" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 10
    Warning (13410): Pin "GPIO2" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 12
    Warning (13410): Pin "GPIO12" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "buzzing:buzz|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_nnh:divider|alt_u_div_2bf:divider|op_12~32"
Info (144001): Generated suppressed messages file C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/output_files/RealGame.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[1]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[4]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[5]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[6]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[7]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[8]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[9]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[10]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[11]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[12]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[13]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[14]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[15]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[16]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "sw[17]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 17
    Warning (15610): No output dependent on input pin "key[1]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 18
    Warning (15610): No output dependent on input pin "key[2]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 18
    Warning (15610): No output dependent on input pin "GPIO1" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 11
    Warning (15610): No output dependent on input pin "GPIO3" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 13
    Warning (15610): No output dependent on input pin "GPIO13" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/RealGame.v Line: 14
Info (21057): Implemented 6658 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 6182 logic cells
    Info (21064): Implemented 384 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 246 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Fri Dec 14 13:00:36 2018
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cabrera/Desktop/FinalProject/ECE287Project/RealGame/output_files/RealGame.map.smsg.


