{
  "module_name": "sppctl_sp7021.c",
  "hash_id": "102d0bd089af267260f4cd2c4d8ceb0ec829a6fdabed54adc9f65499119c184f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/sunplus/sppctl_sp7021.c",
  "human_readable_source": "\n \n\n#include <linux/gpio/driver.h>\n#include <linux/kernel.h>\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"sppctl.h\"\n\n#define D_PIS(x, y)\t\"P\" __stringify(x) \"_0\" __stringify(y)\n#define D(x, y)\t\t((x) * 8 + (y))\n#define P(x, y)\t\tPINCTRL_PIN(D(x, y), D_PIS(x, y))\n\nconst char * const sppctl_gpio_list_s[] = {\n\tD_PIS(0, 0),  D_PIS(0, 1),  D_PIS(0, 2),  D_PIS(0, 3),\n\tD_PIS(0, 4),  D_PIS(0, 5),  D_PIS(0, 6),  D_PIS(0, 7),\n\tD_PIS(1, 0),  D_PIS(1, 1),  D_PIS(1, 2),  D_PIS(1, 3),\n\tD_PIS(1, 4),  D_PIS(1, 5),  D_PIS(1, 6),  D_PIS(1, 7),\n\tD_PIS(2, 0),  D_PIS(2, 1),  D_PIS(2, 2),  D_PIS(2, 3),\n\tD_PIS(2, 4),  D_PIS(2, 5),  D_PIS(2, 6),  D_PIS(2, 7),\n\tD_PIS(3, 0),  D_PIS(3, 1),  D_PIS(3, 2),  D_PIS(3, 3),\n\tD_PIS(3, 4),  D_PIS(3, 5),  D_PIS(3, 6),  D_PIS(3, 7),\n\tD_PIS(4, 0),  D_PIS(4, 1),  D_PIS(4, 2),  D_PIS(4, 3),\n\tD_PIS(4, 4),  D_PIS(4, 5),  D_PIS(4, 6),  D_PIS(4, 7),\n\tD_PIS(5, 0),  D_PIS(5, 1),  D_PIS(5, 2),  D_PIS(5, 3),\n\tD_PIS(5, 4),  D_PIS(5, 5),  D_PIS(5, 6),  D_PIS(5, 7),\n\tD_PIS(6, 0),  D_PIS(6, 1),  D_PIS(6, 2),  D_PIS(6, 3),\n\tD_PIS(6, 4),  D_PIS(6, 5),  D_PIS(6, 6),  D_PIS(6, 7),\n\tD_PIS(7, 0),  D_PIS(7, 1),  D_PIS(7, 2),  D_PIS(7, 3),\n\tD_PIS(7, 4),  D_PIS(7, 5),  D_PIS(7, 6),  D_PIS(7, 7),\n\tD_PIS(8, 0),  D_PIS(8, 1),  D_PIS(8, 2),  D_PIS(8, 3),\n\tD_PIS(8, 4),  D_PIS(8, 5),  D_PIS(8, 6),  D_PIS(8, 7),\n\tD_PIS(9, 0),  D_PIS(9, 1),  D_PIS(9, 2),  D_PIS(9, 3),\n\tD_PIS(9, 4),  D_PIS(9, 5),  D_PIS(9, 6),  D_PIS(9, 7),\n\tD_PIS(10, 0), D_PIS(10, 1), D_PIS(10, 2), D_PIS(10, 3),\n\tD_PIS(10, 4), D_PIS(10, 5), D_PIS(10, 6), D_PIS(10, 7),\n\tD_PIS(11, 0), D_PIS(11, 1), D_PIS(11, 2), D_PIS(11, 3),\n\tD_PIS(11, 4), D_PIS(11, 5), D_PIS(11, 6), D_PIS(11, 7),\n\tD_PIS(12, 0), D_PIS(12, 1), D_PIS(12, 2),\n};\n\nconst size_t sppctl_gpio_list_sz = ARRAY_SIZE(sppctl_gpio_list_s);\n\nconst unsigned int sppctl_pins_gpio[] = {\n\tD(0, 0), D(0, 1), D(0, 2), D(0, 3), D(0, 4), D(0, 5), D(0, 6), D(0, 7),\n\tD(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), D(1, 7),\n\tD(2, 0), D(2, 1), D(2, 2), D(2, 3), D(2, 4), D(2, 5), D(2, 6), D(2, 7),\n\tD(3, 0), D(3, 1), D(3, 2), D(3, 3), D(3, 4), D(3, 5), D(3, 6), D(3, 7),\n\tD(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), D(4, 6), D(4, 7),\n\tD(5, 0), D(5, 1), D(5, 2), D(5, 3), D(5, 4), D(5, 5), D(5, 6), D(5, 7),\n\tD(6, 0), D(6, 1), D(6, 2), D(6, 3), D(6, 4), D(6, 5), D(6, 6), D(6, 7),\n\tD(7, 0), D(7, 1), D(7, 2), D(7, 3), D(7, 4), D(7, 5), D(7, 6), D(7, 7),\n\tD(8, 0), D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), D(8, 6), D(8, 7),\n\tD(9, 0), D(9, 1), D(9, 2), D(9, 3), D(9, 4), D(9, 5), D(9, 6), D(9, 7),\n\tD(10, 0), D(10, 1), D(10, 2), D(10, 3), D(10, 4), D(10, 5), D(10, 6), D(10, 7),\n\tD(11, 0), D(11, 1), D(11, 2), D(11, 3), D(11, 4), D(11, 5), D(11, 6), D(11, 7),\n\tD(12, 0), D(12, 1), D(12, 2),\n};\n\nconst struct pinctrl_pin_desc sppctl_pins_all[] = {\n\t \n\tP(0, 0), P(0, 1), P(0, 2), P(0, 3), P(0, 4), P(0, 5), P(0, 6), P(0, 7),\n\t \n\tP(1, 0), P(1, 1), P(1, 2), P(1, 3), P(1, 4), P(1, 5), P(1, 6), P(1, 7),\n\tP(2, 0), P(2, 1), P(2, 2), P(2, 3), P(2, 4), P(2, 5), P(2, 6), P(2, 7),\n\tP(3, 0), P(3, 1), P(3, 2), P(3, 3), P(3, 4), P(3, 5), P(3, 6), P(3, 7),\n\tP(4, 0), P(4, 1), P(4, 2), P(4, 3), P(4, 4), P(4, 5), P(4, 6), P(4, 7),\n\tP(5, 0), P(5, 1), P(5, 2), P(5, 3), P(5, 4), P(5, 5), P(5, 6), P(5, 7),\n\tP(6, 0), P(6, 1), P(6, 2), P(6, 3), P(6, 4), P(6, 5), P(6, 6), P(6, 7),\n\tP(7, 0), P(7, 1), P(7, 2), P(7, 3), P(7, 4), P(7, 5), P(7, 6), P(7, 7),\n\tP(8, 0), P(8, 1), P(8, 2), P(8, 3), P(8, 4), P(8, 5), P(8, 6), P(8, 7),\n\t \n\tP(9, 0),  P(9, 1),  P(9, 2),  P(9, 3),  P(9, 4),  P(9, 5),  P(9, 6),  P(9, 7),\n\tP(10, 0), P(10, 1), P(10, 2), P(10, 3), P(10, 4), P(10, 5), P(10, 6), P(10, 7),\n\tP(11, 0), P(11, 1), P(11, 2), P(11, 3), P(11, 4), P(11, 5), P(11, 6), P(11, 7),\n\tP(12, 0), P(12, 1), P(12, 2),\n};\n\nconst size_t sppctl_pins_all_sz = ARRAY_SIZE(sppctl_pins_all);\n\nconst char * const sppctl_pmux_list_s[] = {\n\tD_PIS(0, 0),\n\tD_PIS(1, 0), D_PIS(1, 1), D_PIS(1, 2), D_PIS(1, 3),\n\tD_PIS(1, 4), D_PIS(1, 5), D_PIS(1, 6), D_PIS(1, 7),\n\tD_PIS(2, 0), D_PIS(2, 1), D_PIS(2, 2), D_PIS(2, 3),\n\tD_PIS(2, 4), D_PIS(2, 5), D_PIS(2, 6), D_PIS(2, 7),\n\tD_PIS(3, 0), D_PIS(3, 1), D_PIS(3, 2), D_PIS(3, 3),\n\tD_PIS(3, 4), D_PIS(3, 5), D_PIS(3, 6), D_PIS(3, 7),\n\tD_PIS(4, 0), D_PIS(4, 1), D_PIS(4, 2), D_PIS(4, 3),\n\tD_PIS(4, 4), D_PIS(4, 5), D_PIS(4, 6), D_PIS(4, 7),\n\tD_PIS(5, 0), D_PIS(5, 1), D_PIS(5, 2), D_PIS(5, 3),\n\tD_PIS(5, 4), D_PIS(5, 5), D_PIS(5, 6), D_PIS(5, 7),\n\tD_PIS(6, 0), D_PIS(6, 1), D_PIS(6, 2), D_PIS(6, 3),\n\tD_PIS(6, 4), D_PIS(6, 5), D_PIS(6, 6), D_PIS(6, 7),\n\tD_PIS(7, 0), D_PIS(7, 1), D_PIS(7, 2), D_PIS(7, 3),\n\tD_PIS(7, 4), D_PIS(7, 5), D_PIS(7, 6), D_PIS(7, 7),\n\tD_PIS(8, 0), D_PIS(8, 1), D_PIS(8, 2), D_PIS(8, 3),\n\tD_PIS(8, 4), D_PIS(8, 5), D_PIS(8, 6), D_PIS(8, 7),\n};\n\nconst size_t sppctl_pmux_list_sz = ARRAY_SIZE(sppctl_pmux_list_s);\n\nstatic const unsigned int pins_spif1[] = {\n\tD(10, 3), D(10, 4), D(10, 6), D(10, 7),\n};\n\nstatic const unsigned int pins_spif2[] = {\n\tD(9, 4), D(9, 6), D(9, 7), D(10, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_spif[] = {\n\tEGRP(\"SPI_FLASH1\", 1, pins_spif1),\n\tEGRP(\"SPI_FLASH2\", 2, pins_spif2),\n};\n\nstatic const unsigned int pins_spi41[] = {\n\tD(10, 2), D(10, 5),\n};\n\nstatic const unsigned int pins_spi42[] = {\n\tD(9, 5), D(9, 8),\n};\n\nstatic const struct sppctl_grp sp7021grps_spi4[] = {\n\tEGRP(\"SPI_FLASH_4BIT1\", 1, pins_spi41),\n\tEGRP(\"SPI_FLASH_4BIT2\", 2, pins_spi42),\n};\n\nstatic const unsigned int pins_snan[] = {\n\tD(9, 4), D(9, 5), D(9, 6), D(9, 7), D(10, 0), D(10, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_snan[] = {\n\tEGRP(\"SPI_NAND\", 1, pins_snan),\n};\n\nstatic const unsigned int pins_emmc[] = {\n\tD(9, 0), D(9, 1), D(9, 2), D(9, 3), D(9, 4), D(9, 5),\n\tD(9, 6), D(9, 7), D(10, 0), D(10, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_emmc[] = {\n\tEGRP(\"CARD0_EMMC\", 1, pins_emmc),\n};\n\nstatic const unsigned int pins_sdsd[] = {\n\tD(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), D(8, 6),\n};\n\nstatic const struct sppctl_grp sp7021grps_sdsd[] = {\n\tEGRP(\"SD_CARD\", 1, pins_sdsd),\n};\n\nstatic const unsigned int pins_uar0[] = {\n\tD(11, 0), D(11, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_uar0[] = {\n\tEGRP(\"UA0\", 1, pins_uar0),\n};\n\nstatic const unsigned int pins_adbg1[] = {\n\tD(10, 2), D(10, 3),\n};\n\nstatic const unsigned int pins_adbg2[] = {\n\tD(7, 1), D(7, 2),\n};\n\nstatic const struct sppctl_grp sp7021grps_adbg[] = {\n\tEGRP(\"ACHIP_DEBUG1\", 1, pins_adbg1),\n\tEGRP(\"ACHIP_DEBUG2\", 2, pins_adbg2),\n};\n\nstatic const unsigned int pins_aua2axi1[] = {\n\tD(2, 0), D(2, 1), D(2, 2),\n};\n\nstatic const unsigned int pins_aua2axi2[] = {\n\tD(1, 0), D(1, 1), D(1, 2),\n};\n\nstatic const struct sppctl_grp sp7021grps_au2x[] = {\n\tEGRP(\"ACHIP_UA2AXI1\", 1, pins_aua2axi1),\n\tEGRP(\"ACHIP_UA2AXI2\", 2, pins_aua2axi2),\n};\n\nstatic const unsigned int pins_fpga[] = {\n\tD(0, 2), D(0, 3), D(0, 4), D(0, 5), D(0, 6), D(0, 7),\n\tD(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5),\n\tD(1, 6), D(1, 7), D(2, 0), D(2, 1), D(2, 2), D(2, 3),\n\tD(2, 4), D(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1),\n\tD(3, 2), D(3, 3), D(3, 4), D(3, 5), D(3, 6), D(3, 7),\n\tD(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5),\n\tD(4, 6), D(4, 7), D(5, 0), D(5, 1), D(5, 2),\n};\n\nstatic const struct sppctl_grp sp7021grps_fpga[] = {\n\tEGRP(\"FPGA_IFX\", 1, pins_fpga),\n};\n\nstatic const unsigned int pins_hdmi1[] = {\n\tD(10, 6), D(12, 2), D(12, 1),\n};\n\nstatic const unsigned int pins_hdmi2[] = {\n\tD(8, 3), D(8, 5), D(8, 6),\n};\n\nstatic const unsigned int pins_hdmi3[] = {\n\tD(7, 4), D(7, 6), D(7, 7),\n};\n\nstatic const struct sppctl_grp sp7021grps_hdmi[] = {\n\tEGRP(\"HDMI_TX1\", 1, pins_hdmi1),\n\tEGRP(\"HDMI_TX2\", 2, pins_hdmi2),\n\tEGRP(\"HDMI_TX3\", 3, pins_hdmi3),\n};\n\nstatic const unsigned int pins_eadc[] = {\n\tD(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6),\n};\n\nstatic const struct sppctl_grp sp7021grps_eadc[] = {\n\tEGRP(\"AUD_EXT_ADC_IFX0\", 1, pins_eadc),\n};\n\nstatic const unsigned int pins_edac[] = {\n\tD(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), D(3, 2), D(3, 4),\n};\n\nstatic const struct sppctl_grp sp7021grps_edac[] = {\n\tEGRP(\"AUD_EXT_DAC_IFX0\", 1, pins_edac),\n};\n\nstatic const unsigned int pins_spdi[] = {\n\tD(2, 4),\n};\n\nstatic const struct sppctl_grp sp7021grps_spdi[] = {\n\tEGRP(\"AUD_IEC_RX0\", 1, pins_spdi),\n};\n\nstatic const unsigned int pins_spdo[] = {\n\tD(3, 6),\n};\n\nstatic const struct sppctl_grp sp7021grps_spdo[] = {\n\tEGRP(\"AUD_IEC_TX0\", 1, pins_spdo),\n};\n\nstatic const unsigned int pins_tdmt[] = {\n\tD(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), D(3, 2),\n};\n\nstatic const struct sppctl_grp sp7021grps_tdmt[] = {\n\tEGRP(\"TDMTX_IFX0\", 1, pins_tdmt),\n};\n\nstatic const unsigned int pins_tdmr[] = {\n\tD(1, 7), D(2, 0), D(2, 1), D(2, 2),\n};\n\nstatic const struct sppctl_grp sp7021grps_tdmr[] = {\n\tEGRP(\"TDMRX_IFX0\", 1, pins_tdmr),\n};\n\nstatic const unsigned int pins_pdmr[] = {\n\tD(1, 7), D(2, 0), D(2, 1), D(2, 2), D(2, 3),\n};\n\nstatic const struct sppctl_grp sp7021grps_pdmr[] = {\n\tEGRP(\"PDMRX_IFX0\", 1, pins_pdmr),\n};\n\nstatic const unsigned int pins_pcmt[] = {\n\tD(3, 7), D(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4),\n};\n\nstatic const struct sppctl_grp sp7021grps_pcmt[] = {\n\tEGRP(\"PCM_IEC_TX\", 1, pins_pcmt),\n};\n\nstatic const unsigned int pins_lcdi[] = {\n\tD(1, 4), D(1, 5), D(1, 6), D(1, 7), D(2, 0), D(2, 1), D(2, 2), D(2, 3),\n\tD(2, 4), D(2, 5), D(2, 6), D(2, 7), D(3, 0), D(3, 1), D(3, 2), D(3, 3),\n\tD(3, 4), D(3, 5), D(3, 6), D(3, 7), D(4, 0), D(4, 1), D(4, 2), D(4, 3),\n\tD(4, 4), D(4, 5), D(4, 6), D(4, 7),\n};\n\nstatic const struct sppctl_grp sp7021grps_lcdi[] = {\n\tEGRP(\"LCDIF\", 1, pins_lcdi),\n};\n\nstatic const unsigned int pins_dvdd[] = {\n\tD(7, 0), D(7, 1), D(7, 2), D(7, 3), D(7, 4), D(7, 5), D(7, 6), D(7, 7),\n\tD(8, 0), D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5),\n};\n\nstatic const struct sppctl_grp sp7021grps_dvdd[] = {\n\tEGRP(\"DVD_DSP_DEBUG\", 1, pins_dvdd),\n};\n\nstatic const unsigned int pins_i2cd[] = {\n\tD(1, 0), D(1, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_i2cd[] = {\n\tEGRP(\"I2C_DEBUG\", 1, pins_i2cd),\n};\n\nstatic const unsigned int pins_i2cs[] = {\n\tD(0, 0), D(0, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_i2cs[] = {\n\tEGRP(\"I2C_SLAVE\", 1, pins_i2cs),\n};\n\nstatic const unsigned int pins_wakp[] = {\n\tD(10, 5),\n};\n\nstatic const struct sppctl_grp sp7021grps_wakp[] = {\n\tEGRP(\"WAKEUP\", 1, pins_wakp),\n};\n\nstatic const unsigned int pins_u2ax[] = {\n\tD(2, 0), D(2, 1), D(3, 0), D(3, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_u2ax[] = {\n\tEGRP(\"UART2AXI\", 1, pins_u2ax),\n};\n\nstatic const unsigned int pins_u0ic[] = {\n\tD(0, 0), D(0, 1), D(0, 4), D(0, 5), D(1, 0), D(1, 1),\n};\n\nstatic const struct sppctl_grp sp7021grps_u0ic[] = {\n\tEGRP(\"USB0_I2C\", 1, pins_u0ic),\n};\n\nstatic const unsigned int pins_u1ic[] = {\n\tD(0, 2), D(0, 3), D(0, 6), D(0, 7), D(1, 2), D(1, 3),\n};\n\nstatic const struct sppctl_grp sp7021grps_u1ic[] = {\n\tEGRP(\"USB1_I2C\", 1, pins_u1ic),\n};\n\nstatic const unsigned int pins_u0ot[] = {\n\tD(11, 2),\n};\n\nstatic const struct sppctl_grp sp7021grps_u0ot[] = {\n\tEGRP(\"USB0_OTG\", 1, pins_u0ot),\n};\n\nstatic const unsigned int pins_u1ot[] = {\n\tD(11, 3),\n};\n\nstatic const struct sppctl_grp sp7021grps_u1ot[] = {\n\tEGRP(\"USB1_OTG\", 1, pins_u1ot),\n};\n\nstatic const unsigned int pins_uphd[] = {\n\tD(0, 1), D(0, 2), D(0, 3), D(7, 4), D(7, 5), D(7, 6),\n\tD(7, 7), D(8, 0), D(8, 1), D(8, 2), D(8, 3),\n\tD(9, 7), D(10, 2), D(10, 3), D(10, 4),\n};\n\nstatic const struct sppctl_grp sp7021grps_up0d[] = {\n\tEGRP(\"UPHY0_DEBUG\", 1, pins_uphd),\n};\n\nstatic const struct sppctl_grp sp7021grps_up1d[] = {\n\tEGRP(\"UPHY1_DEBUG\", 1, pins_uphd),\n};\n\nstatic const unsigned int pins_upex[] = {\n\tD(0, 0), D(0, 1), D(0, 2), D(0, 3), D(0, 4), D(0, 5), D(0, 6), D(0, 7),\n\tD(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), D(1, 7),\n\tD(2, 0), D(2, 1), D(2, 2), D(2, 3), D(2, 4), D(2, 5), D(2, 6), D(2, 7),\n\tD(3, 0), D(3, 1), D(3, 2), D(3, 3), D(3, 4), D(3, 5), D(3, 6), D(3, 7),\n\tD(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), D(4, 6), D(4, 7),\n\tD(5, 0), D(5, 1), D(5, 2), D(5, 3), D(5, 4), D(5, 5), D(5, 6), D(5, 7),\n\tD(6, 0), D(6, 1), D(6, 2), D(6, 3), D(6, 4), D(6, 5), D(6, 6), D(6, 7),\n\tD(7, 0), D(7, 1), D(7, 2), D(7, 3), D(7, 4), D(7, 5), D(7, 6), D(7, 7),\n\tD(8, 0), D(8, 1), D(8, 2), D(8, 3), D(8, 4), D(8, 5), D(8, 6), D(8, 7),\n\tD(9, 0), D(9, 1), D(9, 2), D(9, 3), D(9, 4), D(9, 5), D(9, 6), D(9, 7),\n\tD(10, 0), D(10, 1), D(10, 2), D(10, 3), D(10, 4), D(10, 5), D(10, 6), D(10, 7),\n};\n\nstatic const struct sppctl_grp sp7021grps_upex[] = {\n\tEGRP(\"UPHY0_EXT\", 1, pins_upex),\n};\n\nstatic const unsigned int pins_prp1[] = {\n\tD(0, 6), D(0, 7),\n\tD(1, 0), D(1, 1), D(1, 2), D(1, 3), D(1, 4), D(1, 5), D(1, 6), D(1, 7),\n\tD(2, 1), D(2, 2), D(2, 3), D(2, 4), D(2, 5), D(2, 6), D(2, 7),\n\tD(3, 0), D(3, 1), D(3, 2),\n};\n\nstatic const unsigned int pins_prp2[] = {\n\tD(3, 4), D(3, 6), D(3, 7),\n\tD(4, 0), D(4, 1), D(4, 2), D(4, 3), D(4, 4), D(4, 5), D(4, 6), D(4, 7),\n\tD(5, 0), D(5, 1), D(5, 2), D(5, 3), D(5, 4), D(5, 5), D(5, 6), D(5, 7),\n\tD(6, 4),\n};\n\nstatic const struct sppctl_grp sp7021grps_prbp[] = {\n\tEGRP(\"PROBE_PORT1\", 1, pins_prp1),\n\tEGRP(\"PROBE_PORT2\", 2, pins_prp2),\n};\n\n \nconst struct sppctl_func sppctl_list_funcs[] = {\n\tFNCN(\"\", pinmux_type_fpmx, 0x00, 0, 0),\n\tFNCN(\"\", pinmux_type_fpmx, 0x00, 0, 0),\n\n\tFNCN(\"L2SW_CLK_OUT\",        pinmux_type_fpmx, 0x00, 0, 7),\n\tFNCN(\"L2SW_MAC_SMI_MDC\",    pinmux_type_fpmx, 0x00, 8, 7),\n\tFNCN(\"L2SW_LED_FLASH0\",     pinmux_type_fpmx, 0x01, 0, 7),\n\tFNCN(\"L2SW_LED_FLASH1\",     pinmux_type_fpmx, 0x01, 8, 7),\n\tFNCN(\"L2SW_LED_ON0\",        pinmux_type_fpmx, 0x02, 0, 7),\n\tFNCN(\"L2SW_LED_ON1\",        pinmux_type_fpmx, 0x02, 8, 7),\n\tFNCN(\"L2SW_MAC_SMI_MDIO\",   pinmux_type_fpmx, 0x03, 0, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_TXEN\",   pinmux_type_fpmx, 0x03, 8, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_TXD0\",   pinmux_type_fpmx, 0x04, 0, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_TXD1\",   pinmux_type_fpmx, 0x04, 8, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_CRSDV\",  pinmux_type_fpmx, 0x05, 0, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_RXD0\",   pinmux_type_fpmx, 0x05, 8, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_RXD1\",   pinmux_type_fpmx, 0x06, 0, 7),\n\tFNCN(\"L2SW_P0_MAC_RMII_RXER\",   pinmux_type_fpmx, 0x06, 8, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_TXEN\",   pinmux_type_fpmx, 0x07, 0, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_TXD0\",   pinmux_type_fpmx, 0x07, 8, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_TXD1\",   pinmux_type_fpmx, 0x08, 0, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_CRSDV\",  pinmux_type_fpmx, 0x08, 8, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_RXD0\",   pinmux_type_fpmx, 0x09, 0, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_RXD1\",   pinmux_type_fpmx, 0x09, 8, 7),\n\tFNCN(\"L2SW_P1_MAC_RMII_RXER\",   pinmux_type_fpmx, 0x0A, 0, 7),\n\tFNCN(\"DAISY_MODE\",      pinmux_type_fpmx, 0x0A, 8, 7),\n\tFNCN(\"SDIO_CLK\",        pinmux_type_fpmx, 0x0B, 0, 7),     \n\tFNCN(\"SDIO_CMD\",        pinmux_type_fpmx, 0x0B, 8, 7),\n\tFNCN(\"SDIO_D0\",         pinmux_type_fpmx, 0x0C, 0, 7),\n\tFNCN(\"SDIO_D1\",         pinmux_type_fpmx, 0x0C, 8, 7),\n\tFNCN(\"SDIO_D2\",         pinmux_type_fpmx, 0x0D, 0, 7),\n\tFNCN(\"SDIO_D3\",         pinmux_type_fpmx, 0x0D, 8, 7),\n\tFNCN(\"PWM0\",            pinmux_type_fpmx, 0x0E, 0, 7),     \n\tFNCN(\"PWM1\",            pinmux_type_fpmx, 0x0E, 8, 7),\n\tFNCN(\"PWM2\",            pinmux_type_fpmx, 0x0F, 0, 7),\n\tFNCN(\"PWM3\",            pinmux_type_fpmx, 0x0F, 8, 7),\n\n\tFNCN(\"PWM4\",            pinmux_type_fpmx, 0x10, 0, 7),\n\tFNCN(\"PWM5\",            pinmux_type_fpmx, 0x10, 8, 7),\n\tFNCN(\"PWM6\",            pinmux_type_fpmx, 0x11, 0, 7),\n\tFNCN(\"PWM7\",            pinmux_type_fpmx, 0x11, 8, 7),\n\tFNCN(\"ICM0_D\",          pinmux_type_fpmx, 0x12, 0, 7),     \n\tFNCN(\"ICM1_D\",          pinmux_type_fpmx, 0x12, 8, 7),\n\tFNCN(\"ICM2_D\",          pinmux_type_fpmx, 0x13, 0, 7),\n\tFNCN(\"ICM3_D\",          pinmux_type_fpmx, 0x13, 8, 7),\n\tFNCN(\"ICM0_CLK\",        pinmux_type_fpmx, 0x14, 0, 7),\n\tFNCN(\"ICM1_CLK\",        pinmux_type_fpmx, 0x14, 8, 7),\n\tFNCN(\"ICM2_CLK\",        pinmux_type_fpmx, 0x15, 0, 7),\n\tFNCN(\"ICM3_CLK\",        pinmux_type_fpmx, 0x15, 8, 7),\n\tFNCN(\"SPIM0_INT\",       pinmux_type_fpmx, 0x16, 0, 7),     \n\tFNCN(\"SPIM0_CLK\",       pinmux_type_fpmx, 0x16, 8, 7),\n\tFNCN(\"SPIM0_EN\",        pinmux_type_fpmx, 0x17, 0, 7),\n\tFNCN(\"SPIM0_DO\",        pinmux_type_fpmx, 0x17, 8, 7),\n\tFNCN(\"SPIM0_DI\",        pinmux_type_fpmx, 0x18, 0, 7),\n\tFNCN(\"SPIM1_INT\",       pinmux_type_fpmx, 0x18, 8, 7),\n\tFNCN(\"SPIM1_CLK\",       pinmux_type_fpmx, 0x19, 0, 7),\n\tFNCN(\"SPIM1_EN\",        pinmux_type_fpmx, 0x19, 8, 7),\n\tFNCN(\"SPIM1_DO\",        pinmux_type_fpmx, 0x1A, 0, 7),\n\tFNCN(\"SPIM1_DI\",        pinmux_type_fpmx, 0x1A, 8, 7),\n\tFNCN(\"SPIM2_INT\",       pinmux_type_fpmx, 0x1B, 0, 7),\n\tFNCN(\"SPIM2_CLK\",       pinmux_type_fpmx, 0x1B, 8, 7),\n\tFNCN(\"SPIM2_EN\",        pinmux_type_fpmx, 0x1C, 0, 7),\n\tFNCN(\"SPIM2_DO\",        pinmux_type_fpmx, 0x1C, 8, 7),\n\tFNCN(\"SPIM2_DI\",        pinmux_type_fpmx, 0x1D, 0, 7),\n\tFNCN(\"SPIM3_INT\",       pinmux_type_fpmx, 0x1D, 8, 7),\n\tFNCN(\"SPIM3_CLK\",       pinmux_type_fpmx, 0x1E, 0, 7),\n\tFNCN(\"SPIM3_EN\",        pinmux_type_fpmx, 0x1E, 8, 7),\n\tFNCN(\"SPIM3_DO\",        pinmux_type_fpmx, 0x1F, 0, 7),\n\tFNCN(\"SPIM3_DI\",        pinmux_type_fpmx, 0x1F, 8, 7),\n\n\tFNCN(\"SPI0S_INT\",       pinmux_type_fpmx, 0x20, 0, 7),     \n\tFNCN(\"SPI0S_CLK\",       pinmux_type_fpmx, 0x20, 8, 7),\n\tFNCN(\"SPI0S_EN\",        pinmux_type_fpmx, 0x21, 0, 7),\n\tFNCN(\"SPI0S_DO\",        pinmux_type_fpmx, 0x21, 8, 7),\n\tFNCN(\"SPI0S_DI\",        pinmux_type_fpmx, 0x22, 0, 7),\n\tFNCN(\"SPI1S_INT\",       pinmux_type_fpmx, 0x22, 8, 7),\n\tFNCN(\"SPI1S_CLK\",       pinmux_type_fpmx, 0x23, 0, 7),\n\tFNCN(\"SPI1S_EN\",        pinmux_type_fpmx, 0x23, 8, 7),\n\tFNCN(\"SPI1S_DO\",        pinmux_type_fpmx, 0x24, 0, 7),\n\tFNCN(\"SPI1S_DI\",        pinmux_type_fpmx, 0x24, 8, 7),\n\tFNCN(\"SPI2S_INT\",       pinmux_type_fpmx, 0x25, 0, 7),\n\tFNCN(\"SPI2S_CLK\",       pinmux_type_fpmx, 0x25, 8, 7),\n\tFNCN(\"SPI2S_EN\",        pinmux_type_fpmx, 0x26, 0, 7),\n\tFNCN(\"SPI2S_DO\",        pinmux_type_fpmx, 0x26, 8, 7),\n\tFNCN(\"SPI2S_DI\",        pinmux_type_fpmx, 0x27, 0, 7),\n\tFNCN(\"SPI3S_INT\",       pinmux_type_fpmx, 0x27, 8, 7),\n\tFNCN(\"SPI3S_CLK\",       pinmux_type_fpmx, 0x28, 0, 7),\n\tFNCN(\"SPI3S_EN\",        pinmux_type_fpmx, 0x28, 8, 7),\n\tFNCN(\"SPI3S_DO\",        pinmux_type_fpmx, 0x29, 0, 7),\n\tFNCN(\"SPI3S_DI\",        pinmux_type_fpmx, 0x29, 8, 7),\n\tFNCN(\"I2CM0_CLK\",       pinmux_type_fpmx, 0x2A, 0, 7),     \n\tFNCN(\"I2CM0_DAT\",       pinmux_type_fpmx, 0x2A, 8, 7),\n\tFNCN(\"I2CM1_CLK\",       pinmux_type_fpmx, 0x2B, 0, 7),\n\tFNCN(\"I2CM1_DAT\",       pinmux_type_fpmx, 0x2B, 8, 7),\n\tFNCN(\"I2CM2_CLK\",       pinmux_type_fpmx, 0x2C, 0, 7),\n\tFNCN(\"I2CM2_DAT\",       pinmux_type_fpmx, 0x2C, 8, 7),\n\tFNCN(\"I2CM3_CLK\",       pinmux_type_fpmx, 0x2D, 0, 7),\n\tFNCN(\"I2CM3_DAT\",       pinmux_type_fpmx, 0x2D, 8, 7),\n\tFNCN(\"UA1_TX\",          pinmux_type_fpmx, 0x2E, 0, 7),     \n\tFNCN(\"UA1_RX\",          pinmux_type_fpmx, 0x2E, 8, 7),\n\tFNCN(\"UA1_CTS\",         pinmux_type_fpmx, 0x2F, 0, 7),\n\tFNCN(\"UA1_RTS\",         pinmux_type_fpmx, 0x2F, 8, 7),\n\n\tFNCN(\"UA2_TX\",          pinmux_type_fpmx, 0x30, 0, 7),\n\tFNCN(\"UA2_RX\",          pinmux_type_fpmx, 0x30, 8, 7),\n\tFNCN(\"UA2_CTS\",         pinmux_type_fpmx, 0x31, 0, 7),\n\tFNCN(\"UA2_RTS\",         pinmux_type_fpmx, 0x31, 8, 7),\n\tFNCN(\"UA3_TX\",          pinmux_type_fpmx, 0x32, 0, 7),\n\tFNCN(\"UA3_RX\",          pinmux_type_fpmx, 0x32, 8, 7),\n\tFNCN(\"UA3_CTS\",         pinmux_type_fpmx, 0x33, 0, 7),\n\tFNCN(\"UA3_RTS\",         pinmux_type_fpmx, 0x33, 8, 7),\n\tFNCN(\"UA4_TX\",          pinmux_type_fpmx, 0x34, 0, 7),\n\tFNCN(\"UA4_RX\",          pinmux_type_fpmx, 0x34, 8, 7),\n\tFNCN(\"UA4_CTS\",         pinmux_type_fpmx, 0x35, 0, 7),\n\tFNCN(\"UA4_RTS\",         pinmux_type_fpmx, 0x35, 8, 7),\n\tFNCN(\"TIMER0_INT\",      pinmux_type_fpmx, 0x36, 0, 7),     \n\tFNCN(\"TIMER1_INT\",      pinmux_type_fpmx, 0x36, 8, 7),\n\tFNCN(\"TIMER2_INT\",      pinmux_type_fpmx, 0x37, 0, 7),\n\tFNCN(\"TIMER3_INT\",      pinmux_type_fpmx, 0x37, 8, 7),\n\tFNCN(\"GPIO_INT0\",       pinmux_type_fpmx, 0x38, 0, 7),     \n\tFNCN(\"GPIO_INT1\",       pinmux_type_fpmx, 0x38, 8, 7),\n\tFNCN(\"GPIO_INT2\",       pinmux_type_fpmx, 0x39, 0, 7),\n\tFNCN(\"GPIO_INT3\",       pinmux_type_fpmx, 0x39, 8, 7),\n\tFNCN(\"GPIO_INT4\",       pinmux_type_fpmx, 0x3A, 0, 7),\n\tFNCN(\"GPIO_INT5\",       pinmux_type_fpmx, 0x3A, 8, 7),\n\tFNCN(\"GPIO_INT6\",       pinmux_type_fpmx, 0x3B, 0, 7),\n\tFNCN(\"GPIO_INT7\",       pinmux_type_fpmx, 0x3B, 8, 7),\n\n\t \n\tFNCE(\"SPI_FLASH\",       pinmux_type_grp, 0x01,  0, 2, sp7021grps_spif),\n\tFNCE(\"SPI_FLASH_4BIT\",  pinmux_type_grp, 0x01,  2, 2, sp7021grps_spi4),\n\tFNCE(\"SPI_NAND\",        pinmux_type_grp, 0x01,  4, 1, sp7021grps_snan),\n\tFNCE(\"CARD0_EMMC\",      pinmux_type_grp, 0x01,  5, 1, sp7021grps_emmc),\n\tFNCE(\"SD_CARD\",         pinmux_type_grp, 0x01,  6, 1, sp7021grps_sdsd),\n\tFNCE(\"UA0\",             pinmux_type_grp, 0x01,  7, 1, sp7021grps_uar0),\n\tFNCE(\"ACHIP_DEBUG\",     pinmux_type_grp, 0x01,  8, 2, sp7021grps_adbg),\n\tFNCE(\"ACHIP_UA2AXI\",    pinmux_type_grp, 0x01, 10, 2, sp7021grps_au2x),\n\tFNCE(\"FPGA_IFX\",        pinmux_type_grp, 0x01, 12, 1, sp7021grps_fpga),\n\tFNCE(\"HDMI_TX\",         pinmux_type_grp, 0x01, 13, 2, sp7021grps_hdmi),\n\n\tFNCE(\"AUD_EXT_ADC_IFX0\", pinmux_type_grp, 0x01, 15, 1, sp7021grps_eadc),\n\tFNCE(\"AUD_EXT_DAC_IFX0\", pinmux_type_grp, 0x02,  0, 1, sp7021grps_edac),\n\tFNCE(\"SPDIF_RX\",        pinmux_type_grp, 0x02,  2, 1, sp7021grps_spdi),\n\tFNCE(\"SPDIF_TX\",        pinmux_type_grp, 0x02,  3, 1, sp7021grps_spdo),\n\tFNCE(\"TDMTX_IFX0\",      pinmux_type_grp, 0x02,  4, 1, sp7021grps_tdmt),\n\tFNCE(\"TDMRX_IFX0\",      pinmux_type_grp, 0x02,  5, 1, sp7021grps_tdmr),\n\tFNCE(\"PDMRX_IFX0\",      pinmux_type_grp, 0x02,  6, 1, sp7021grps_pdmr),\n\tFNCE(\"PCM_IEC_TX\",      pinmux_type_grp, 0x02,  7, 1, sp7021grps_pcmt),\n\tFNCE(\"LCDIF\",           pinmux_type_grp, 0x04,  6, 1, sp7021grps_lcdi),\n\tFNCE(\"DVD_DSP_DEBUG\",   pinmux_type_grp, 0x02,  8, 1, sp7021grps_dvdd),\n\tFNCE(\"I2C_DEBUG\",       pinmux_type_grp, 0x02,  9, 1, sp7021grps_i2cd),\n\tFNCE(\"I2C_SLAVE\",       pinmux_type_grp, 0x02, 10, 1, sp7021grps_i2cs),\n\tFNCE(\"WAKEUP\",          pinmux_type_grp, 0x02, 11, 1, sp7021grps_wakp),\n\tFNCE(\"UART2AXI\",        pinmux_type_grp, 0x02, 12, 2, sp7021grps_u2ax),\n\tFNCE(\"USB0_I2C\",        pinmux_type_grp, 0x02, 14, 2, sp7021grps_u0ic),\n\tFNCE(\"USB1_I2C\",        pinmux_type_grp, 0x03,  0, 2, sp7021grps_u1ic),\n\tFNCE(\"USB0_OTG\",        pinmux_type_grp, 0x03,  2, 1, sp7021grps_u0ot),\n\tFNCE(\"USB1_OTG\",        pinmux_type_grp, 0x03,  3, 1, sp7021grps_u1ot),\n\tFNCE(\"UPHY0_DEBUG\",     pinmux_type_grp, 0x03,  4, 1, sp7021grps_up0d),\n\tFNCE(\"UPHY1_DEBUG\",     pinmux_type_grp, 0x03,  5, 1, sp7021grps_up1d),\n\tFNCE(\"UPHY0_EXT\",       pinmux_type_grp, 0x03,  6, 1, sp7021grps_upex),\n\tFNCE(\"PROBE_PORT\",      pinmux_type_grp, 0x03,  7, 2, sp7021grps_prbp),\n};\n\nconst size_t sppctl_list_funcs_sz = ARRAY_SIZE(sppctl_list_funcs);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}