# Design_A_Processor

Design a simple processor using Verilog.

## Feature
- Pipelining
- Forwarding
- register bypassing'
- Two-way associative cache

## Instructions

<img width="837" alt="image" src="https://user-images.githubusercontent.com/73640368/209390414-3bb55ac3-7236-46e7-8de6-d13419da682c.png">


<img width="802" alt="image" src="https://user-images.githubusercontent.com/73640368/209390466-23b9527f-5fda-4f69-ad8a-961c3a71e145.png">

