{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359420369061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359420369071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 18:46:07 2013 " "Processing started: Mon Jan 28 18:46:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359420369071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359420369071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip " "Command: quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359420369071 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1359420372108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68/trunk/vhdl/tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373270 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68/trunk/vhdl/tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373270 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdonachip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdonachip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDOnAChip-Behavioral " "Found design unit 1: MDOnAChip-Behavioral" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373280 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDOnAChip " "Found entity 1: MDOnAChip" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainsystempll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainsystempll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainsystempll-SYN " "Found design unit 1: mainsystempll-SYN" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373280 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainSystemPLL " "Found entity 1: MainSystemPLL" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_cram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_cram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_cram-SYN " "Found design unit 1: vdp_cram-SYN" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373290 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_CRAM " "Found entity 1: VDP_CRAM" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_vscram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_vscram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_vscram-SYN " "Found design unit 1: vdp_vscram-SYN" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373300 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_VSCRAM " "Found entity 1: VDP_VSCRAM" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_writefifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_writefifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_writefifo-SYN " "Found design unit 1: vdp_writefifo-SYN" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373300 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_WriteFIFO " "Found entity 1: VDP_WriteFIFO" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP-Behavioral " "Found design unit 1: VDP-Behavioral" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373310 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP " "Found entity 1: VDP" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdpll-SYN " "Found design unit 1: mdpll-SYN" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373320 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDPLL " "Found entity 1: MDPLL" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdclkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdclkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDClockGen-Behavioral " "Found design unit 1: MDClockGen-Behavioral" {  } { { "MDClkGen.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDClkGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373330 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDClockGen " "Found entity 1: MDClockGen" {  } { { "MDClkGen.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDClkGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_testprgrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md_testprgrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md_testprgrom-SYN " "Found design unit 1: md_testprgrom-SYN" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373330 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD_TestPrgROM " "Found entity 1: MD_TestPrgROM" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDriver-Behavioral " "Found design unit 1: SevenSegDriver-Behavioral" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373340 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDriver " "Found entity 1: SevenSegDriver" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373340 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_scanlinebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_scanlinebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_scanlinebuffer-SYN " "Found design unit 1: vdp_scanlinebuffer-SYN" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359420373350 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_ScanlineBuffer " "Found entity 1: VDP_ScanlineBuffer" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420373350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420373350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MDOnAChip " "Elaborating entity \"MDOnAChip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359420373842 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RS232_TXD MDOnAChip.vhd(20) " "VHDL Signal Declaration warning at MDOnAChip.vhd(20): used implicit default value for signal \"RS232_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK MDOnAChip.vhd(32) " "VHDL Signal Declaration warning at MDOnAChip.vhd(32): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRDAT MDOnAChip.vhd(33) " "VHDL Signal Declaration warning at MDOnAChip.vhd(33): used implicit default value for signal \"AUD_DACLRDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK MDOnAChip.vhd(34) " "VHDL Signal Declaration warning at MDOnAChip.vhd(34): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK MDOnAChip.vhd(35) " "VHDL Signal Declaration warning at MDOnAChip.vhd(35): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_Addr MDOnAChip.vhd(40) " "VHDL Signal Declaration warning at MDOnAChip.vhd(40): used implicit default value for signal \"SDRAM_Addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_Bank MDOnAChip.vhd(41) " "VHDL Signal Declaration warning at MDOnAChip.vhd(41): used implicit default value for signal \"SDRAM_Bank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_LDQM MDOnAChip.vhd(45) " "VHDL Signal Declaration warning at MDOnAChip.vhd(45): used implicit default value for signal \"SDRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_UDQM MDOnAChip.vhd(46) " "VHDL Signal Declaration warning at MDOnAChip.vhd(46): used implicit default value for signal \"SDRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_WE MDOnAChip.vhd(47) " "VHDL Signal Declaration warning at MDOnAChip.vhd(47): used implicit default value for signal \"SDRAM_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CS MDOnAChip.vhd(48) " "VHDL Signal Declaration warning at MDOnAChip.vhd(48): used implicit default value for signal \"SDRAM_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_RAS MDOnAChip.vhd(50) " "VHDL Signal Declaration warning at MDOnAChip.vhd(50): used implicit default value for signal \"SDRAM_RAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CAS MDOnAChip.vhd(51) " "VHDL Signal Declaration warning at MDOnAChip.vhd(51): used implicit default value for signal \"SDRAM_CAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CKE MDOnAChip.vhd(53) " "VHDL Signal Declaration warning at MDOnAChip.vhd(53): used implicit default value for signal \"SDRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CLK MDOnAChip.vhd(54) " "VHDL Signal Declaration warning at MDOnAChip.vhd(54): used implicit default value for signal \"SDRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CPU_ClkEna_In MDOnAChip.vhd(86) " "VHDL Signal Declaration warning at MDOnAChip.vhd(86): used explicit default value for signal \"CPU_ClkEna_In\" because signal was never assigned a value" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_Data_Out MDOnAChip.vhd(91) " "Verilog HDL or VHDL warning at MDOnAChip.vhd(91): object \"CPU_Data_Out\" assigned a value but never read" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_drive_data MDOnAChip.vhd(96) " "Verilog HDL or VHDL warning at MDOnAChip.vhd(96): object \"CPU_drive_data\" assigned a value but never read" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420373852 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VDP_Mem_RW MDOnAChip.vhd(110) " "VHDL Signal Declaration warning at MDOnAChip.vhd(110): used implicit default value for signal \"VDP_Mem_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VDP_Mem_AS MDOnAChip.vhd(111) " "VHDL Signal Declaration warning at MDOnAChip.vhd(111): used implicit default value for signal \"VDP_Mem_AS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDP_Mem_DTACK MDOnAChip.vhd(112) " "Verilog HDL or VHDL warning at MDOnAChip.vhd(112): object \"VDP_Mem_DTACK\" assigned a value but never read" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CLK_Real MDOnAChip.vhd(328) " "VHDL Process Statement warning at MDOnAChip.vhd(328): signal \"CPU_CLK_Real\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CLK_Slow MDOnAChip.vhd(330) " "VHDL Process Statement warning at MDOnAChip.vhd(330): signal \"CPU_CLK_Slow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_Push MDOnAChip.vhd(333) " "VHDL Process Statement warning at MDOnAChip.vhd(333): signal \"SW_Push\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_AS MDOnAChip.vhd(340) " "VHDL Process Statement warning at MDOnAChip.vhd(340): signal \"CPU_AS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(343) " "VHDL Process Statement warning at MDOnAChip.vhd(343): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Data_in MDOnAChip.vhd(347) " "VHDL Process Statement warning at MDOnAChip.vhd(347): signal \"CPU_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_AS MDOnAChip.vhd(372) " "VHDL Process Statement warning at MDOnAChip.vhd(372): signal \"CPU_AS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(374) " "VHDL Process Statement warning at MDOnAChip.vhd(374): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(377) " "VHDL Process Statement warning at MDOnAChip.vhd(377): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(379) " "VHDL Process Statement warning at MDOnAChip.vhd(379): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROM_Data MDOnAChip.vhd(381) " "VHDL Process Statement warning at MDOnAChip.vhd(381): signal \"ROM_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DTACK MDOnAChip.vhd(369) " "VHDL Process Statement warning at MDOnAChip.vhd(369): inferring latch(es) for signal or variable \"CPU_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Data_in MDOnAChip.vhd(369) " "VHDL Process Statement warning at MDOnAChip.vhd(369): inferring latch(es) for signal or variable \"CPU_Data_in\", which holds its previous value in one or more paths through the process" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED_Red\[9..1\] MDOnAChip.vhd(26) " "Using initial value X (don't care) for net \"LED_Red\[9..1\]\" at MDOnAChip.vhd(26)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[0\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[0\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[1\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[1\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[2\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[2\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[3\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[3\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[4\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[4\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[5\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[5\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[6\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[6\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[7\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[7\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[8\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[8\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[9\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[9\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[10\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[10\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[11\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[11\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[12\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[12\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[13\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[13\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[14\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[14\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[15\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[15\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DTACK MDOnAChip.vhd(369) " "Inferred latch for \"CPU_DTACK\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373862 "|MDOnAChip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController SRAMController:SRAMMultiplexer " "Elaborating entity \"SRAMController\" for hierarchy \"SRAMController:SRAMMultiplexer\"" {  } { { "MDOnAChip.vhd" "SRAMMultiplexer" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420373862 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB SRAMController.vhd(15) " "VHDL Signal Declaration warning at SRAMController.vhd(15): used implicit default value for signal \"SRAM_UB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB SRAMController.vhd(16) " "VHDL Signal Declaration warning at SRAMController.vhd(16): used implicit default value for signal \"SRAM_LB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ActualSRAMByteMask SRAMController.vhd(47) " "Verilog HDL or VHDL warning at SRAMController.vhd(47): object \"ActualSRAMByteMask\" assigned a value but never read" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMAddress SRAMController.vhd(102) " "VHDL Process Statement warning at SRAMController.vhd(102): signal \"ActualSRAMAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMReadMode SRAMController.vhd(105) " "VHDL Process Statement warning at SRAMController.vhd(105): signal \"ActualSRAMReadMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMData SRAMController.vhd(107) " "VHDL Process Statement warning at SRAMController.vhd(107): signal \"ActualSRAMData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMReadMode SRAMController.vhd(113) " "VHDL Process Statement warning at SRAMController.vhd(113): signal \"ActualSRAMReadMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_Data SRAMController.vhd(114) " "VHDL Process Statement warning at SRAMController.vhd(114): signal \"SRAM_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentMemoryCycle SRAMController.vhd(117) " "VHDL Process Statement warning at SRAMController.vhd(117): signal \"CurrentMemoryCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CS SRAMController.vhd(117) " "VHDL Process Statement warning at SRAMController.vhd(117): signal \"CPU_CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373872 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMReadMode SRAMController.vhd(126) " "VHDL Process Statement warning at SRAMController.vhd(126): signal \"ActualSRAMReadMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentMemoryCycle SRAMController.vhd(127) " "VHDL Process Statement warning at SRAMController.vhd(127): signal \"CurrentMemoryCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CS SRAMController.vhd(127) " "VHDL Process Statement warning at SRAMController.vhd(127): signal \"CPU_CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualReadSRAMData SRAMController.vhd(128) " "VHDL Process Statement warning at SRAMController.vhd(128): signal \"ActualReadSRAMData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualReadSRAMData SRAMController.vhd(130) " "VHDL Process Statement warning at SRAMController.vhd(130): signal \"ActualReadSRAMData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DTACK SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"CPU_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VDP_DTACK SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"VDP_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CS SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_CS\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_OE\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_Addr SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_Addr\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_WE\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_Data SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_Data\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ActualReadSRAMData SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"ActualReadSRAMData\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DataOut SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"CPU_DataOut\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VDP_Data SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"VDP_Data\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[0\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[1\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[2\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[3\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[4\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[5\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[6\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[7\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[8\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[9\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[10\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[11\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[12\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[13\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[14\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[15\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[0\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[1\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[2\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[3\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[4\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[5\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[6\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[7\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[8\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[9\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[10\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[11\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[12\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[13\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[14\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[15\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[0\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[1\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[2\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[3\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[4\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[5\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[6\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[7\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[8\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[9\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[10\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[11\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[12\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[13\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[14\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[15\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[0\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[1\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[2\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[3\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[4\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[5\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[6\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[7\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[8\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[9\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[10\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[11\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[12\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[13\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[14\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[15\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373882 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE SRAMController.vhd(91) " "Inferred latch for \"SRAM_WE\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[0\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[1\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[2\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[3\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[4\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[5\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[6\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[7\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[8\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[9\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[10\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[11\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[12\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[13\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[14\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[15\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[16\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[16\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[17\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[17\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE SRAMController.vhd(91) " "Inferred latch for \"SRAM_OE\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CS SRAMController.vhd(91) " "Inferred latch for \"SRAM_CS\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_DTACK SRAMController.vhd(91) " "Inferred latch for \"VDP_DTACK\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DTACK SRAMController.vhd(91) " "Inferred latch for \"CPU_DTACK\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420373892 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainSystemPLL MainSystemPLL:MainPLL " "Elaborating entity \"MainSystemPLL\" for hierarchy \"MainSystemPLL:MainPLL\"" {  } { { "MDOnAChip.vhd" "MainPLL" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420373892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MainSystemPLL:MainPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MainSystemPLL:MainPLL\|altpll:altpll_component\"" {  } { { "MainSystemPLL.vhd" "altpll_component" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainSystemPLL:MainPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"MainSystemPLL:MainPLL\|altpll:altpll_component\"" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420374049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainSystemPLL:MainPLL\|altpll:altpll_component " "Instantiated megafunction \"MainSystemPLL:MainPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MainSystemPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MainSystemPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374053 ""}  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420374053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDPLL MDPLL:MegaDriveClkPLL " "Elaborating entity \"MDPLL\" for hierarchy \"MDPLL:MegaDriveClkPLL\"" {  } { { "MDOnAChip.vhd" "MegaDriveClkPLL" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MDPLL:MegaDriveClkPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\"" {  } { { "MDPLL.vhd" "altpll_component" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\"" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420374112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component " "Instantiated megafunction \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 13 " "Parameter \"clk0_divide_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 29 " "Parameter \"clk0_multiply_by\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MDPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MDPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374115 ""}  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420374115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDClockGen MDClockGen:MegaDriveClkGen " "Elaborating entity \"MDClockGen\" for hierarchy \"MDClockGen:MegaDriveClkGen\"" {  } { { "MDOnAChip.vhd" "MegaDriveClkGen" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 TG68:CPU " "Elaborating entity \"TG68\" for hierarchy \"TG68:CPU\"" {  } { { "MDOnAChip.vhd" "CPU" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkena_in TG68.vhd(130) " "VHDL Process Statement warning at TG68.vhd(130): signal \"clkena_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374129 "|MDOnAChip|TG68:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkena_e TG68.vhd(130) " "VHDL Process Statement warning at TG68.vhd(130): signal \"clkena_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374129 "|MDOnAChip|TG68:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state TG68.vhd(130) " "VHDL Process Statement warning at TG68.vhd(130): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374130 "|MDOnAChip|TG68:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast TG68:CPU\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"TG68:CPU\|TG68_fast:TG68_fast_inst\"" {  } { { "tg68/trunk/VHDL/TG68.vhd" "TG68_fast_inst" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374164 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374164 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374164 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374164 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP VDP:MD_VDP " "Elaborating entity \"VDP\" for hierarchy \"VDP:MD_VDP\"" {  } { { "MDOnAChip.vhd" "MD_VDP" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mem_DTACK VDP.vhd(35) " "VHDL Signal Declaration warning at VDP.vhd(35): used implicit default value for signal \"Mem_DTACK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_DIn VDP.vhd(40) " "VHDL Signal Declaration warning at VDP.vhd(40): used implicit default value for signal \"CRAM_DIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_AIn VDP.vhd(41) " "VHDL Signal Declaration warning at VDP.vhd(41): used implicit default value for signal \"CRAM_AIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_WE VDP.vhd(42) " "VHDL Signal Declaration warning at VDP.vhd(42): used implicit default value for signal \"CRAM_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CRAM_DOut VDP.vhd(43) " "Verilog HDL or VHDL warning at VDP.vhd(43): object \"CRAM_DOut\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_AOut VDP.vhd(44) " "VHDL Signal Declaration warning at VDP.vhd(44): used implicit default value for signal \"CRAM_AOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_DIn VDP.vhd(46) " "VHDL Signal Declaration warning at VDP.vhd(46): used implicit default value for signal \"VSCRAM_DIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374174 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_AIn VDP.vhd(47) " "VHDL Signal Declaration warning at VDP.vhd(47): used implicit default value for signal \"VSCRAM_AIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_WE VDP.vhd(48) " "VHDL Signal Declaration warning at VDP.vhd(48): used implicit default value for signal \"VSCRAM_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSCRAM_DOut VDP.vhd(49) " "Verilog HDL or VHDL warning at VDP.vhd(49): object \"VSCRAM_DOut\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_AOut VDP.vhd(50) " "VHDL Signal Declaration warning at VDP.vhd(50): used implicit default value for signal \"VSCRAM_AOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_DIn VDP.vhd(52) " "VHDL Signal Declaration warning at VDP.vhd(52): used implicit default value for signal \"FIFO_DIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_RdReq VDP.vhd(53) " "VHDL Signal Declaration warning at VDP.vhd(53): used implicit default value for signal \"FIFO_RdReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_WrReq VDP.vhd(54) " "VHDL Signal Declaration warning at VDP.vhd(54): used implicit default value for signal \"FIFO_WrReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_DOut VDP.vhd(55) " "Verilog HDL or VHDL warning at VDP.vhd(55): object \"FIFO_DOut\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CmdWrd VDP.vhd(62) " "Verilog HDL or VHDL warning at VDP.vhd(62): object \"CmdWrd\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HVCounter VDP.vhd(88) " "VHDL Signal Declaration warning at VDP.vhd(88): used implicit default value for signal \"HVCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sprite_SO VDP.vhd(93) " "VHDL Signal Declaration warning at VDP.vhd(93): used implicit default value for signal \"Sprite_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sprite_SC VDP.vhd(94) " "VHDL Signal Declaration warning at VDP.vhd(94): used implicit default value for signal \"Sprite_SC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMA_FILL VDP.vhd(100) " "VHDL Signal Declaration warning at VDP.vhd(100): used implicit default value for signal \"DMA_FILL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMA_COPY VDP.vhd(101) " "VHDL Signal Declaration warning at VDP.vhd(101): used implicit default value for signal \"DMA_COPY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMA_68K VDP.vhd(102) " "VHDL Signal Declaration warning at VDP.vhd(102): used implicit default value for signal \"DMA_68K\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "registers VDP.vhd(107) " "VHDL Signal Declaration warning at VDP.vhd(107): used implicit default value for signal \"registers\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HV_Latch VDP.vhd(111) " "Verilog HDL or VHDL warning at VDP.vhd(111): object \"HV_Latch\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DispEn VDP.vhd(112) " "Verilog HDL or VHDL warning at VDP.vhd(112): object \"DispEn\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DMAEn VDP.vhd(113) " "Verilog HDL or VHDL warning at VDP.vhd(113): object \"DMAEn\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NTAB VDP.vhd(117) " "Verilog HDL or VHDL warning at VDP.vhd(117): object \"NTAB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NTBB VDP.vhd(118) " "Verilog HDL or VHDL warning at VDP.vhd(118): object \"NTBB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NAWB VDP.vhd(119) " "Verilog HDL or VHDL warning at VDP.vhd(119): object \"NAWB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSCB VDP.vhd(120) " "Verilog HDL or VHDL warning at VDP.vhd(120): object \"HSCB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SATB VDP.vhd(121) " "Verilog HDL or VHDL warning at VDP.vhd(121): object \"SATB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BGColour VDP.vhd(123) " "Verilog HDL or VHDL warning at VDP.vhd(123): object \"BGColour\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VScroll VDP.vhd(127) " "Verilog HDL or VHDL warning at VDP.vhd(127): object \"VScroll\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HScroll VDP.vhd(128) " "Verilog HDL or VHDL warning at VDP.vhd(128): object \"HScroll\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H40 VDP.vhd(130) " "Verilog HDL or VHDL warning at VDP.vhd(130): object \"H40\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHI VDP.vhd(131) " "Verilog HDL or VHDL warning at VDP.vhd(131): object \"SHI\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LSM VDP.vhd(132) " "Verilog HDL or VHDL warning at VDP.vhd(132): object \"LSM\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AutoInc VDP.vhd(134) " "Verilog HDL or VHDL warning at VDP.vhd(134): object \"AutoInc\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSize VDP.vhd(136) " "Verilog HDL or VHDL warning at VDP.vhd(136): object \"HSize\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374184 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSize VDP.vhd(137) " "Verilog HDL or VHDL warning at VDP.vhd(137): object \"VSize\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINH VDP.vhd(139) " "Verilog HDL or VHDL warning at VDP.vhd(139): object \"WINH\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINHD VDP.vhd(140) " "Verilog HDL or VHDL warning at VDP.vhd(140): object \"WINHD\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINV VDP.vhd(141) " "Verilog HDL or VHDL warning at VDP.vhd(141): object \"WINV\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINVD VDP.vhd(142) " "Verilog HDL or VHDL warning at VDP.vhd(142): object \"WINVD\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(255) " "VHDL Process Statement warning at VDP.vhd(255): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(257) " "VHDL Process Statement warning at VDP.vhd(257): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RW VDP.vhd(258) " "VHDL Process Statement warning at VDP.vhd(258): signal \"CPU_RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StatusReg VDP.vhd(262) " "VHDL Process Statement warning at VDP.vhd(262): signal \"StatusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(265) " "VHDL Process Statement warning at VDP.vhd(265): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374194 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(266) " "VHDL Process Statement warning at VDP.vhd(266): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(268) " "VHDL Process Statement warning at VDP.vhd(268): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(272) " "VHDL Process Statement warning at VDP.vhd(272): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(276) " "VHDL Process Statement warning at VDP.vhd(276): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RW VDP.vhd(278) " "VHDL Process Statement warning at VDP.vhd(278): signal \"CPU_RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HVCounter VDP.vhd(279) " "VHDL Process Statement warning at VDP.vhd(279): signal \"HVCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(282) " "VHDL Process Statement warning at VDP.vhd(282): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(285) " "VHDL Process Statement warning at VDP.vhd(285): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DataOut VDP.vhd(252) " "VHDL Process Statement warning at VDP.vhd(252): inferring latch(es) for signal or variable \"CPU_DataOut\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CmdWrdDone VDP.vhd(252) " "VHDL Process Statement warning at VDP.vhd(252): inferring latch(es) for signal or variable \"CmdWrdDone\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DTACK VDP.vhd(252) " "VHDL Process Statement warning at VDP.vhd(252): inferring latch(es) for signal or variable \"CPU_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359420374204 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VInt_En VDP.vhd(390) " "VHDL Process Statement warning at VDP.vhd(390): signal \"VInt_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374215 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HInt_En VDP.vhd(393) " "VHDL Process Statement warning at VDP.vhd(393): signal \"HInt_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359420374215 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "frameNumber VDP.vhd(84) " "Using initial value X (don't care) for net \"frameNumber\" at VDP.vhd(84)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374220 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DTACK VDP.vhd(252) " "Inferred latch for \"CPU_DTACK\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374228 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[0\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[0\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374228 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[1\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[1\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374228 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[2\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[2\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374229 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[3\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[3\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374229 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[4\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[4\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374229 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[5\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[5\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374230 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[6\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[6\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374230 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[7\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[7\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374230 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[8\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[8\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374230 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[9\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[9\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374231 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[10\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[10\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374231 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[11\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[11\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374231 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[12\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[12\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374232 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[13\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[13\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374232 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[14\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[14\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374232 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[15\] VDP.vhd(252) " "Inferred latch for \"CPU_DataOut\[15\]\" at VDP.vhd(252)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359420374232 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_CRAM VDP:MD_VDP\|VDP_CRAM:CRAM " "Elaborating entity \"VDP_CRAM\" for hierarchy \"VDP:MD_VDP\|VDP_CRAM:CRAM\"" {  } { { "VDP.vhd" "CRAM" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\"" {  } { { "VDP_CRAM.vhd" "altsyncram_component" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\"" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420374386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374386 ""}  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420374386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60l1 " "Found entity 1: altsyncram_60l1" {  } { { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420374518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420374518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60l1 VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated " "Elaborating entity \"altsyncram_60l1\" for hierarchy \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o4l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4l1 " "Found entity 1: altsyncram_o4l1" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420374672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420374672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o4l1 VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1 " "Elaborating entity \"altsyncram_o4l1\" for hierarchy \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\"" {  } { { "db/altsyncram_60l1.tdf" "altsyncram1" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_VSCRAM VDP:MD_VDP\|VDP_VSCRAM:VSCRAM " "Elaborating entity \"VDP_VSCRAM\" for hierarchy \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\"" {  } { { "VDP.vhd" "VSCRAM" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\"" {  } { { "VDP_VSCRAM.vhd" "altsyncram_component" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\"" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420374702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 20 " "Parameter \"numwords_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420374702 ""}  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420374702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avk1 " "Found entity 1: altsyncram_avk1" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420374874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420374874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_avk1 VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated " "Elaborating entity \"altsyncram_avk1\" for hierarchy \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_WriteFIFO VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO " "Elaborating entity \"VDP_WriteFIFO\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\"" {  } { { "VDP.vhd" "WriteFIFO" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420374882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\"" {  } { { "VDP_WriteFIFO.vhd" "dcfifo_component" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\"" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420375058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420375068 ""}  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420375068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bei1 " "Found entity 1: dcfifo_bei1" {  } { { "db/dcfifo_bei1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420375188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420375188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bei1 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated " "Elaborating entity \"dcfifo_bei1\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_b86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_b86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_b86 " "Found entity 1: a_graycounter_b86" {  } { { "db/a_graycounter_b86.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/a_graycounter_b86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420375332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420375332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_b86 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|a_graycounter_b86:rdptr_g1p " "Elaborating entity \"a_graycounter_b86\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|a_graycounter_b86:rdptr_g1p\"" {  } { { "db/dcfifo_bei1.tdf" "rdptr_g1p" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_01c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_01c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_01c " "Found entity 1: a_graycounter_01c" {  } { { "db/a_graycounter_01c.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/a_graycounter_01c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420375454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420375454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_01c VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|a_graycounter_01c:wrptr_g1p " "Elaborating entity \"a_graycounter_01c\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|a_graycounter_01c:wrptr_g1p\"" {  } { { "db/dcfifo_bei1.tdf" "wrptr_g1p" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v0c " "Found entity 1: a_graycounter_v0c" {  } { { "db/a_graycounter_v0c.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/a_graycounter_v0c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420375586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420375586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v0c VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|a_graycounter_v0c:wrptr_gp " "Elaborating entity \"a_graycounter_v0c\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|a_graycounter_v0c:wrptr_gp\"" {  } { { "db/dcfifo_bei1.tdf" "wrptr_gp" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b561.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b561.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b561 " "Found entity 1: altsyncram_b561" {  } { { "db/altsyncram_b561.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_b561.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420375726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420375726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b561 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|altsyncram_b561:fifo_ram " "Elaborating entity \"altsyncram_b561\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|altsyncram_b561:fifo_ram\"" {  } { { "db/dcfifo_bei1.tdf" "fifo_ram" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_047.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_047.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_047 " "Found entity 1: decode_047" {  } { { "db/decode_047.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/decode_047.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420375880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420375880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_047 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|altsyncram_b561:fifo_ram\|decode_047:address_decoder " "Elaborating entity \"decode_047\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|altsyncram_b561:fifo_ram\|decode_047:address_decoder\"" {  } { { "db/altsyncram_b561.tdf" "address_decoder" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_b561.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420375880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tv7 " "Found entity 1: mux_tv7" {  } { { "db/mux_tv7.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/mux_tv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tv7 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|altsyncram_b561:fifo_ram\|mux_tv7:output_mux " "Elaborating entity \"mux_tv7\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|altsyncram_b561:fifo_ram\|mux_tv7:output_mux\"" {  } { { "db/altsyncram_b561.tdf" "output_mux" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_b561.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_bei1.tdf" "rdaclr" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3u7 " "Found entity 1: alt_synch_pipe_3u7" {  } { { "db/alt_synch_pipe_3u7.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/alt_synch_pipe_3u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3u7 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_3u7\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp\"" {  } { { "db/dcfifo_bei1.tdf" "rs_dgwp" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp\|dffpipe_tu8:dffpipe12 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_3u7:rs_dgwp\|dffpipe_tu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_3u7.tdf" "dffpipe12" { Text "C:/FPGAStuff/MDOnAChip/db/alt_synch_pipe_3u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4u7 " "Found entity 1: alt_synch_pipe_4u7" {  } { { "db/alt_synch_pipe_4u7.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/alt_synch_pipe_4u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4u7 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_4u7\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp\"" {  } { { "db/dcfifo_bei1.tdf" "ws_dgrp" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp\|dffpipe_uu8:dffpipe15 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|alt_synch_pipe_4u7:ws_dgrp\|dffpipe_uu8:dffpipe15\"" {  } { { "db/alt_synch_pipe_4u7.tdf" "dffpipe15" { Text "C:/FPGAStuff/MDOnAChip/db/alt_synch_pipe_4u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|cmpr_o16:rdempty_eq_comp " "Elaborating entity \"cmpr_o16\" for hierarchy \"VDP:MD_VDP\|VDP_WriteFIFO:WriteFIFO\|dcfifo:dcfifo_component\|dcfifo_bei1:auto_generated\|cmpr_o16:rdempty_eq_comp\"" {  } { { "db/dcfifo_bei1.tdf" "rdempty_eq_comp" { Text "C:/FPGAStuff/MDOnAChip/db/dcfifo_bei1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_ScanlineBuffer VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf " "Elaborating entity \"VDP_ScanlineBuffer\" for hierarchy \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\"" {  } { { "VDP.vhd" "ScanBuf" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\"" {  } { { "VDP_ScanlineBuffer.vhd" "altsyncram_component" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\"" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420376426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component " "Instantiated megafunction \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 320 " "Parameter \"numwords_a\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 320 " "Parameter \"numwords_b\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376426 ""}  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420376426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ck1 " "Found entity 1: altsyncram_8ck1" {  } { { "db/altsyncram_8ck1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ck1 VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated " "Elaborating entity \"altsyncram_8ck1\" for hierarchy \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7s1 " "Found entity 1: altsyncram_j7s1" {  } { { "db/altsyncram_j7s1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_j7s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7s1 VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1 " "Elaborating entity \"altsyncram_j7s1\" for hierarchy \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\"" {  } { { "db/altsyncram_8ck1.tdf" "altsyncram1" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_TestPrgROM MD_TestPrgROM:TMSSROM " "Elaborating entity \"MD_TestPrgROM\" for hierarchy \"MD_TestPrgROM:TMSSROM\"" {  } { { "MDOnAChip.vhd" "TMSSROM" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\"" {  } { { "MD_TestPrgROM.vhd" "altsyncram_component" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\"" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420376820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MDOnAChipTests/VDPBackgroundColour/BGCOLO~2.HEX " "Parameter \"init_file\" = \"../MDOnAChipTests/VDPBackgroundColour/BGCOLO~2.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TMSS " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TMSS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420376820 ""}  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420376820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2d1 " "Found entity 1: altsyncram_e2d1" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_e2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420376955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420376955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2d1 MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated " "Elaborating entity \"altsyncram_e2d1\" for hierarchy \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420376956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28c2 " "Found entity 1: altsyncram_28c2" {  } { { "db/altsyncram_28c2.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_28c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420377116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420377116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28c2 MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|altsyncram_28c2:altsyncram1 " "Elaborating entity \"altsyncram_28c2\" for hierarchy \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|altsyncram_28c2:altsyncram1\"" {  } { { "db/altsyncram_e2d1.tdf" "altsyncram1" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_e2d1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420377116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e2d1.tdf" "mgl_prim2" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_e2d1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_e2d1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420377308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1414353747 " "Parameter \"NODE_NAME\" = \"1414353747\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420377308 ""}  } { { "db/altsyncram_e2d1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_e2d1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420377308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420377383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegDriver SevenSegDriver:HexDriver " "Elaborating entity \"SevenSegDriver\" for hierarchy \"SevenSegDriver:HexDriver\"" {  } { { "MDOnAChip.vhd" "HexDriver" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359420377403 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"ZZZZ\" SevenSegDriver.vhd(60) " "VHDL Choice warning at SevenSegDriver.vhd(60): ignored choice containing meta-value \"\"ZZZZ\"\"" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 60 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1359420377408 "|MDOnAChip|SevenSegDriver:HexDriver"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"ZZZZ\" SevenSegDriver.vhd(81) " "VHDL Choice warning at SevenSegDriver.vhd(81): ignored choice containing meta-value \"\"ZZZZ\"\"" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 81 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1359420377408 "|MDOnAChip|SevenSegDriver:HexDriver"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"ZZZZ\" SevenSegDriver.vhd(102) " "VHDL Choice warning at SevenSegDriver.vhd(102): ignored choice containing meta-value \"\"ZZZZ\"\"" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 102 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1359420377408 "|MDOnAChip|SevenSegDriver:HexDriver"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"ZZZZ\" SevenSegDriver.vhd(123) " "VHDL Choice warning at SevenSegDriver.vhd(123): ignored choice containing meta-value \"\"ZZZZ\"\"" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 123 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1 1359420377408 "|MDOnAChip|SevenSegDriver:HexDriver"}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[15\] " "Node \"VDP:MD_VDP\|Mem_Data\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[15\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378978 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[14\] " "Node \"VDP:MD_VDP\|Mem_Data\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[14\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378978 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[13\] " "Node \"VDP:MD_VDP\|Mem_Data\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[13\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[12\] " "Node \"VDP:MD_VDP\|Mem_Data\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[12\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[11\] " "Node \"VDP:MD_VDP\|Mem_Data\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[11\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[10\] " "Node \"VDP:MD_VDP\|Mem_Data\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[10\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[9\] " "Node \"VDP:MD_VDP\|Mem_Data\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[9\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[8\] " "Node \"VDP:MD_VDP\|Mem_Data\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[8\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[7\] " "Node \"VDP:MD_VDP\|Mem_Data\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[7\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[6\] " "Node \"VDP:MD_VDP\|Mem_Data\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[6\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[5\] " "Node \"VDP:MD_VDP\|Mem_Data\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[5\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[4\] " "Node \"VDP:MD_VDP\|Mem_Data\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[4\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[3\] " "Node \"VDP:MD_VDP\|Mem_Data\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[3\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[2\] " "Node \"VDP:MD_VDP\|Mem_Data\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[2\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[1\] " "Node \"VDP:MD_VDP\|Mem_Data\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[1\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WSGN_WIRE_LOOP" "VDP:MD_VDP\|Mem_Data\[0\] " "Node \"VDP:MD_VDP\|Mem_Data\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "VDP.vhd" "Mem_Data\[0\]" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "" 0 -1 1359420378988 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[0\] " "Synthesized away node \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[0\]\"" {  } { { "db/altsyncram_j7s1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_j7s1.tdf" 42 2 0 } } { "db/altsyncram_8ck1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 246 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[5\] " "Synthesized away node \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[5\]\"" {  } { { "db/altsyncram_j7s1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_j7s1.tdf" 202 2 0 } } { "db/altsyncram_8ck1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 246 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[6\] " "Synthesized away node \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[6\]\"" {  } { { "db/altsyncram_j7s1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_j7s1.tdf" 234 2 0 } } { "db/altsyncram_8ck1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 246 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[11\] " "Synthesized away node \"VDP:MD_VDP\|VDP_ScanlineBuffer:ScanBuf\|altsyncram:altsyncram_component\|altsyncram_8ck1:auto_generated\|altsyncram_j7s1:altsyncram1\|q_a\[11\]\"" {  } { { "db/altsyncram_j7s1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_j7s1.tdf" 394 2 0 } } { "db/altsyncram_8ck1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_8ck1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 246 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_ScanlineBuffer:ScanBuf|altsyncram:altsyncram_component|altsyncram_8ck1:auto_generated|altsyncram_j7s1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[0\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[1\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[2\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[3\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[4\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[5\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[6\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[7\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[8\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[9\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[10\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[11\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[12\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[13\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[14\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[15\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[16\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[17\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[18\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[19\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[20\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[21\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[22\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[23\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[24\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[25\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[26\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[27\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[28\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[29\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[30\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[31\] " "Synthesized away node \"VDP:MD_VDP\|VDP_VSCRAM:VSCRAM\|altsyncram:altsyncram_component\|altsyncram_avk1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_avk1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_avk1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 239 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_VSCRAM:VSCRAM|altsyncram:altsyncram_component|altsyncram_avk1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[0\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[0\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 42 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[1\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[1\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 72 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[2\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[2\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 102 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[3\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[3\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 132 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[4\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[4\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 162 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[5\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[5\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 192 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[6\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[6\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 222 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[7\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[7\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 252 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[8\] " "Synthesized away node \"VDP:MD_VDP\|VDP_CRAM:CRAM\|altsyncram:altsyncram_component\|altsyncram_60l1:auto_generated\|altsyncram_o4l1:altsyncram1\|q_a\[8\]\"" {  } { { "db/altsyncram_o4l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_o4l1.tdf" 282 2 0 } } { "db/altsyncram_60l1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_60l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 97 0 0 } } { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 236 0 0 } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1359420379048 "|MDOnAChip|VDP:MD_VDP|VDP_CRAM:CRAM|altsyncram:altsyncram_component|altsyncram_60l1:auto_generated|altsyncram_o4l1:altsyncram1|ram_block2a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1359420379048 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1359420379048 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU_CLK " "Found clock multiplexer CPU_CLK" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1359420379197 "|MDOnAChip|CPU_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU_CLK~synth " "Found clock multiplexer CPU_CLK~synth" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1359420379197 "|MDOnAChip|CPU_CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1359420379197 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[0\] " "Converted tri-state buffer \"HexDisplayVal\[0\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[1\] " "Converted tri-state buffer \"HexDisplayVal\[1\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[2\] " "Converted tri-state buffer \"HexDisplayVal\[2\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[3\] " "Converted tri-state buffer \"HexDisplayVal\[3\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[4\] " "Converted tri-state buffer \"HexDisplayVal\[4\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[5\] " "Converted tri-state buffer \"HexDisplayVal\[5\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[6\] " "Converted tri-state buffer \"HexDisplayVal\[6\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[7\] " "Converted tri-state buffer \"HexDisplayVal\[7\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[8\] " "Converted tri-state buffer \"HexDisplayVal\[8\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[9\] " "Converted tri-state buffer \"HexDisplayVal\[9\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[10\] " "Converted tri-state buffer \"HexDisplayVal\[10\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[11\] " "Converted tri-state buffer \"HexDisplayVal\[11\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[12\] " "Converted tri-state buffer \"HexDisplayVal\[12\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[13\] " "Converted tri-state buffer \"HexDisplayVal\[13\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[14\] " "Converted tri-state buffer \"HexDisplayVal\[14\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "HexDisplayVal\[15\] " "Converted tri-state buffer \"HexDisplayVal\[15\]\" feeding internal logic into a wire" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[0\]~0 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[0\]~0\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[1\]~1 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[1\]~1\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[2\]~2 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[2\]~2\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[3\]~3 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[3\]~3\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[4\]~4 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[4\]~4\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[5\]~5 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[5\]~5\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[6\]~6 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[6\]~6\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[7\]~7 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[7\]~7\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[8\]~8 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[8\]~8\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[9\]~9 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[9\]~9\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[10\]~10 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[10\]~10\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[11\]~11 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[11\]~11\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[12\]~12 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[12\]~12\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[13\]~13 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[13\]~13\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[14\]~14 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[14\]~14\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMController:SRAMMultiplexer\|ActualSRAMData\[15\]~15 " "Converted tri-state buffer \"SRAMController:SRAMMultiplexer\|ActualSRAMData\[15\]~15\" feeding internal logic into a wire" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1359420379994 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1359420379994 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1359420382089 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1359420382092 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1359420382094 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1359420382095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SRAMController:SRAMMultiplexer\|CPU_DTACK " "LATCH primitive \"SRAMController:SRAMMultiplexer\|CPU_DTACK\" is permanently enabled" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1359420383478 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1359420398993 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1359420398993 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1359420398993 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"TG68:CPU\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1359420398993 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1359420398993 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1359420398993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TG68:CPU\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"TG68:CPU\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359420399083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TG68:CPU\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"TG68:CPU\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359420399083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359420399083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skd1 " "Found entity 1: altsyncram_skd1" {  } { { "db/altsyncram_skd1.tdf" "" { Text "C:/FPGAStuff/MDOnAChip/db/altsyncram_skd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359420399238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359420399238 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1359420401799 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[0\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[1\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[2\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[3\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[4\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[5\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[6\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[7\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[8\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[9\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[10\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[11\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[12\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[13\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[14\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_Data\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_Data\[15\]\" and its non-tri-state driver." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1359420402101 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1359420402101 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_I2C_SCK " "Bidir \"AUD_I2C_SCK\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_I2C_SDA " "Bidir \"AUD_I2C_SDA\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[0\] " "Bidir \"SDRAM_Data\[0\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[1\] " "Bidir \"SDRAM_Data\[1\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[2\] " "Bidir \"SDRAM_Data\[2\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[3\] " "Bidir \"SDRAM_Data\[3\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[4\] " "Bidir \"SDRAM_Data\[4\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[5\] " "Bidir \"SDRAM_Data\[5\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[6\] " "Bidir \"SDRAM_Data\[6\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[7\] " "Bidir \"SDRAM_Data\[7\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[8\] " "Bidir \"SDRAM_Data\[8\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[9\] " "Bidir \"SDRAM_Data\[9\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[10\] " "Bidir \"SDRAM_Data\[10\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[11\] " "Bidir \"SDRAM_Data\[11\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[12\] " "Bidir \"SDRAM_Data\[12\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[13\] " "Bidir \"SDRAM_Data\[13\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[14\] " "Bidir \"SDRAM_Data\[14\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDRAM_Data\[15\] " "Bidir \"SDRAM_Data\[15\]\" has no driver" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1359420402111 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1359420402111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU_DTACK " "Latch CPU_DTACK has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[17\] " "Ports D and ENA on the latch are fed by the same signal TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[17\]" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 621 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1359420402303 ""}  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1359420402303 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 92 -1 0 } } { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 621 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 88 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 89 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 90 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 91 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 150 -1 0 } } { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 344 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 86 -1 0 } } { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 87 -1 0 } } { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 318 -1 0 } } { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 1135 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1359420402373 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1359420402373 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[0\]~synth " "Node \"SRAM_Data\[0\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[1\]~synth " "Node \"SRAM_Data\[1\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[2\]~synth " "Node \"SRAM_Data\[2\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[3\]~synth " "Node \"SRAM_Data\[3\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[4\]~synth " "Node \"SRAM_Data\[4\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[5\]~synth " "Node \"SRAM_Data\[5\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[6\]~synth " "Node \"SRAM_Data\[6\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[7\]~synth " "Node \"SRAM_Data\[7\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[8\]~synth " "Node \"SRAM_Data\[8\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[9\]~synth " "Node \"SRAM_Data\[9\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[10\]~synth " "Node \"SRAM_Data\[10\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[11\]~synth " "Node \"SRAM_Data\[11\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[12\]~synth " "Node \"SRAM_Data\[12\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[13\]~synth " "Node \"SRAM_Data\[13\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[14\]~synth " "Node \"SRAM_Data\[14\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Data\[15\]~synth " "Node \"SRAM_Data\[15\]~synth\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1359420493750 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1359420493750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RS232_TXD GND " "Pin \"RS232_TXD\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|RS232_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[1\] GND " "Pin \"LED_Red\[1\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[2\] GND " "Pin \"LED_Red\[2\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[3\] GND " "Pin \"LED_Red\[3\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[4\] GND " "Pin \"LED_Red\[4\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[5\] GND " "Pin \"LED_Red\[5\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[6\] GND " "Pin \"LED_Red\[6\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[7\] GND " "Pin \"LED_Red\[7\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[8\] GND " "Pin \"LED_Red\[8\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[9\] GND " "Pin \"LED_Red\[9\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Green\[5\] VCC " "Pin \"LED_Green\[5\]\" is stuck at VCC" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Green\[6\] VCC " "Pin \"LED_Green\[6\]\" is stuck at VCC" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Green\[7\] VCC " "Pin \"LED_Green\[7\]\" is stuck at VCC" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|LED_Green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRDAT GND " "Pin \"AUD_DACLRDAT\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|AUD_DACLRDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[0\] GND " "Pin \"SDRAM_Addr\[0\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[1\] GND " "Pin \"SDRAM_Addr\[1\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[2\] GND " "Pin \"SDRAM_Addr\[2\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[3\] GND " "Pin \"SDRAM_Addr\[3\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[4\] GND " "Pin \"SDRAM_Addr\[4\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[5\] GND " "Pin \"SDRAM_Addr\[5\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[6\] GND " "Pin \"SDRAM_Addr\[6\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[7\] GND " "Pin \"SDRAM_Addr\[7\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[8\] GND " "Pin \"SDRAM_Addr\[8\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[9\] GND " "Pin \"SDRAM_Addr\[9\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[10\] GND " "Pin \"SDRAM_Addr\[10\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Addr\[11\] GND " "Pin \"SDRAM_Addr\[11\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Bank\[0\] GND " "Pin \"SDRAM_Bank\[0\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_Bank\[1\] GND " "Pin \"SDRAM_Bank\[1\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_Bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_LDQM GND " "Pin \"SDRAM_LDQM\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_UDQM GND " "Pin \"SDRAM_UDQM\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_WE GND " "Pin \"SDRAM_WE\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS GND " "Pin \"SDRAM_CS\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_RAS GND " "Pin \"SDRAM_RAS\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_RAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CAS GND " "Pin \"SDRAM_CAS\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_CAS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE GND " "Pin \"SDRAM_CKE\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CLK GND " "Pin \"SDRAM_CLK\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SDRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_Addr\[16\] GND " "Pin \"SRAM_Addr\[16\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SRAM_Addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_Addr\[17\] GND " "Pin \"SRAM_Addr\[17\]\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SRAM_Addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CS GND " "Pin \"SRAM_CS\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SRAM_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE GND " "Pin \"SRAM_OE\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SRAM_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB GND " "Pin \"SRAM_UB\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SRAM_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB GND " "Pin \"SRAM_LB\" is stuck at GND" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420493760 "|MDOnAChip|SRAM_LB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1359420493760 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1359420506608 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1359420506980 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1359420506980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359420507162 "|MDOnAChip|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1359420507162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359420509322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359420509322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RS232_RXD " "No output dependent on input pin \"RS232_RXD\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|RS232_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[3\] " "No output dependent on input pin \"SW_Toggle\[3\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[4\] " "No output dependent on input pin \"SW_Toggle\[4\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[5\] " "No output dependent on input pin \"SW_Toggle\[5\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[6\] " "No output dependent on input pin \"SW_Toggle\[6\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[7\] " "No output dependent on input pin \"SW_Toggle\[7\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[8\] " "No output dependent on input pin \"SW_Toggle\[8\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Toggle\[9\] " "No output dependent on input pin \"SW_Toggle\[9\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Toggle[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Push\[1\] " "No output dependent on input pin \"SW_Push\[1\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Push[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_Push\[2\] " "No output dependent on input pin \"SW_Push\[2\]\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|SW_Push[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRDAT " "No output dependent on input pin \"AUD_ADCLRDAT\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|AUD_ADCLRDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_27 " "No output dependent on input pin \"CLK_27\"" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359420510234 "|MDOnAChip|CLK_27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359420510234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3889 " "Implemented 3889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359420510234 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359420510234 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1359420510234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3624 " "Implemented 3624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1359420510234 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1359420510234 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1359420510234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359420510234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 358 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 358 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359420510526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 18:48:30 2013 " "Processing ended: Mon Jan 28 18:48:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359420510526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359420510526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359420510526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359420510526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359420513697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359420513698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 18:48:31 2013 " "Processing started: Mon Jan 28 18:48:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359420513698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359420513698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MDOnAChip -c MDOnAChip " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MDOnAChip -c MDOnAChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359420513699 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1359420515817 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MDOnAChip EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MDOnAChip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1359420515907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359420516001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359420516001 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MainSystemPLL:MainPLL\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"MainSystemPLL:MainPLL\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1618 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1359420516076 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1619 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1359420516076 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1618 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1359420516076 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component\|_clk0 29 13 0 0 " "Implementing clock multiplication of 29, clock division of 13, and phase shift of 0 degrees (0 ps) for MDPLL:MegaDriveClkPLL\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1610 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1359420516080 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1610 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1359420516080 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1359420516501 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1359420516531 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359420517355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359420517355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359420517355 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1359420517355 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7510 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359420517385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7511 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359420517385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7512 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359420517385 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1359420517385 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1359420517405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "TimeQuest Timing Analyzer is analyzing 50 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1359420518681 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bei1 " "Entity dcfifo_bei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420518691 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420518691 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1359420518691 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420518691 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420518691 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1359420518691 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1359420518691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1359420518761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1359420518761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1359420518761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1359420518761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1359420518791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1359420518801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is not an object ID " "Ignored set_false_path: Argument <from> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1359420518801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1359420518801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MDOnAChip.sdc " "Synopsys Design Constraints File file not found: 'MDOnAChip.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1359420518851 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW_Push\[0\] " "Node: SW_Push\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420518883 "|MDOnAChip|SW_Push[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24 " "Node: CLK_24 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420518883 "|MDOnAChip|CLK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[18\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420518883 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SRAMController:SRAMMultiplexer\|OS_State\[0\] " "Node: SRAMController:SRAMMultiplexer\|OS_State\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420518883 "|MDOnAChip|SRAMController:SRAMMultiplexer|OS_State[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420518883 "|MDOnAChip|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|state\[0\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420518883 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MegaDriveClkPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: MegaDriveClkPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420518976 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MainPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MainPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420518976 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MainPLL\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MainPLL\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420518976 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420518976 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1359420518978 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1359420518978 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1359420518978 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1359420518978 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1359420518978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLK_50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 75 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MainSystemPLL:MainPLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1618 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node MainSystemPLL:MainPLL\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MainSystemPLL:MainPLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1618 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node MDPLL:MegaDriveClkPLL\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDPLL:MegaDriveClkPLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1610 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_CLK  " "Automatically promoted node CPU_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_Red\[0\] " "Destination node LED_Red\[0\]" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED_Red[0] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Red\[0\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Red[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359420519497 ""}  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 84 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1741 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7173 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAMController:SRAMMultiplexer\|OS_State\[0\]  " "Automatically promoted node SRAMController:SRAMMultiplexer\|OS_State\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_DTACK~0 " "Destination node CPU_DTACK~0" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 89 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_DTACK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 2511 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAMController:SRAMMultiplexer\|OS_State\[0\]~0 " "Destination node SRAMController:SRAMMultiplexer\|OS_State\[0\]~0" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAMController:SRAMMultiplexer|OS_State[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 4800 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAMController:SRAMMultiplexer\|Mux37~0 " "Destination node SRAMController:SRAMMultiplexer\|Mux37~0" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 93 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAMController:SRAMMultiplexer|Mux37~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 5401 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359420519497 ""}  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 55 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAMController:SRAMMultiplexer|OS_State[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 1662 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Data_in\[7\]~0  " "Automatically promoted node CPU_Data_in\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Data_in[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 2688 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAMController:SRAMMultiplexer\|Mux37~0  " "Automatically promoted node SRAMController:SRAMMultiplexer\|Mux37~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""}  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 93 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAMController:SRAMMultiplexer|Mux37~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 5401 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7496 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359420519497 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7289 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7393 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7394 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7497 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359420519507 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7197 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7421 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 2203 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 3038 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 3039 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359420519507 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7232 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7430 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 3040 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 3048 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 4917 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359420519507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359420519507 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 7229 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node MD_TestPrgROM:TMSSROM\|altsyncram:altsyncram_component\|altsyncram_e2d1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359420519507 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD_TestPrgROM:TMSSROM|altsyncram:altsyncram_component|altsyncram_e2d1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 3039 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359420519507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1359420520731 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1359420520741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1359420520741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1359420520761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1359420520771 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1359420520781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1359420520781 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1359420520801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1359420520946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1359420520960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1359420520960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359420521285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1359420524059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359420526387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1359420526738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1359420529061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359420529061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1359420531006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1359420536402 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1359420536402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359420538349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1359420538349 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1359420538349 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1359420538349 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359420538601 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "146 " "Found 146 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_I2C_SCK 0 " "Pin \"AUD_I2C_SCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_I2C_SDA 0 " "Pin \"AUD_I2C_SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[0\] 0 " "Pin \"SDRAM_Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[1\] 0 " "Pin \"SDRAM_Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[2\] 0 " "Pin \"SDRAM_Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[3\] 0 " "Pin \"SDRAM_Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[4\] 0 " "Pin \"SDRAM_Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[5\] 0 " "Pin \"SDRAM_Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[6\] 0 " "Pin \"SDRAM_Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[7\] 0 " "Pin \"SDRAM_Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[8\] 0 " "Pin \"SDRAM_Data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[9\] 0 " "Pin \"SDRAM_Data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[10\] 0 " "Pin \"SDRAM_Data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[11\] 0 " "Pin \"SDRAM_Data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[12\] 0 " "Pin \"SDRAM_Data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[13\] 0 " "Pin \"SDRAM_Data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[14\] 0 " "Pin \"SDRAM_Data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Data\[15\] 0 " "Pin \"SDRAM_Data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[0\] 0 " "Pin \"SRAM_Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[1\] 0 " "Pin \"SRAM_Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[2\] 0 " "Pin \"SRAM_Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[3\] 0 " "Pin \"SRAM_Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[4\] 0 " "Pin \"SRAM_Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[5\] 0 " "Pin \"SRAM_Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[6\] 0 " "Pin \"SRAM_Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[7\] 0 " "Pin \"SRAM_Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[8\] 0 " "Pin \"SRAM_Data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[9\] 0 " "Pin \"SRAM_Data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[10\] 0 " "Pin \"SRAM_Data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[11\] 0 " "Pin \"SRAM_Data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[12\] 0 " "Pin \"SRAM_Data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[13\] 0 " "Pin \"SRAM_Data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[14\] 0 " "Pin \"SRAM_Data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Data\[15\] 0 " "Pin \"SRAM_Data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_R\[0\] 0 " "Pin \"VGAOut_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_R\[1\] 0 " "Pin \"VGAOut_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_R\[2\] 0 " "Pin \"VGAOut_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_R\[3\] 0 " "Pin \"VGAOut_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_G\[0\] 0 " "Pin \"VGAOut_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_G\[1\] 0 " "Pin \"VGAOut_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_G\[2\] 0 " "Pin \"VGAOut_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_G\[3\] 0 " "Pin \"VGAOut_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_B\[0\] 0 " "Pin \"VGAOut_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_B\[1\] 0 " "Pin \"VGAOut_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_B\[2\] 0 " "Pin \"VGAOut_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGAOut_B\[3\] 0 " "Pin \"VGAOut_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HSync 0 " "Pin \"VGA_HSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VSync 0 " "Pin \"VGA_VSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS232_TXD 0 " "Pin \"RS232_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[0\] 0 " "Pin \"LED_Red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[1\] 0 " "Pin \"LED_Red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[2\] 0 " "Pin \"LED_Red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[3\] 0 " "Pin \"LED_Red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[4\] 0 " "Pin \"LED_Red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[5\] 0 " "Pin \"LED_Red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[6\] 0 " "Pin \"LED_Red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[7\] 0 " "Pin \"LED_Red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[8\] 0 " "Pin \"LED_Red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Red\[9\] 0 " "Pin \"LED_Red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[0\] 0 " "Pin \"LED_Green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[1\] 0 " "Pin \"LED_Green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[2\] 0 " "Pin \"LED_Green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[3\] 0 " "Pin \"LED_Green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[4\] 0 " "Pin \"LED_Green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[5\] 0 " "Pin \"LED_Green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[6\] 0 " "Pin \"LED_Green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_Green\[7\] 0 " "Pin \"LED_Green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRDAT 0 " "Pin \"AUD_DACLRDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[0\] 0 " "Pin \"SDRAM_Addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[1\] 0 " "Pin \"SDRAM_Addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[2\] 0 " "Pin \"SDRAM_Addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[3\] 0 " "Pin \"SDRAM_Addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[4\] 0 " "Pin \"SDRAM_Addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[5\] 0 " "Pin \"SDRAM_Addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[6\] 0 " "Pin \"SDRAM_Addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[7\] 0 " "Pin \"SDRAM_Addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[8\] 0 " "Pin \"SDRAM_Addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[9\] 0 " "Pin \"SDRAM_Addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[10\] 0 " "Pin \"SDRAM_Addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Addr\[11\] 0 " "Pin \"SDRAM_Addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Bank\[0\] 0 " "Pin \"SDRAM_Bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_Bank\[1\] 0 " "Pin \"SDRAM_Bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_LDQM 0 " "Pin \"SDRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_UDQM 0 " "Pin \"SDRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_WE 0 " "Pin \"SDRAM_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CS 0 " "Pin \"SDRAM_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_RAS 0 " "Pin \"SDRAM_RAS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CAS 0 " "Pin \"SDRAM_CAS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CKE 0 " "Pin \"SDRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDRAM_CLK 0 " "Pin \"SDRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[0\] 0 " "Pin \"SRAM_Addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[1\] 0 " "Pin \"SRAM_Addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[2\] 0 " "Pin \"SRAM_Addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[3\] 0 " "Pin \"SRAM_Addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[4\] 0 " "Pin \"SRAM_Addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[5\] 0 " "Pin \"SRAM_Addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[6\] 0 " "Pin \"SRAM_Addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[7\] 0 " "Pin \"SRAM_Addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[8\] 0 " "Pin \"SRAM_Addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[9\] 0 " "Pin \"SRAM_Addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[10\] 0 " "Pin \"SRAM_Addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[11\] 0 " "Pin \"SRAM_Addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[12\] 0 " "Pin \"SRAM_Addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[13\] 0 " "Pin \"SRAM_Addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[14\] 0 " "Pin \"SRAM_Addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[15\] 0 " "Pin \"SRAM_Addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[16\] 0 " "Pin \"SRAM_Addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_Addr\[17\] 0 " "Pin \"SRAM_Addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CS 0 " "Pin \"SRAM_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE 0 " "Pin \"SRAM_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB 0 " "Pin \"SRAM_UB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB 0 " "Pin \"SRAM_LB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE 0 " "Pin \"SRAM_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[0\] 0 " "Pin \"HEX_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[1\] 0 " "Pin \"HEX_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[2\] 0 " "Pin \"HEX_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[3\] 0 " "Pin \"HEX_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[4\] 0 " "Pin \"HEX_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[5\] 0 " "Pin \"HEX_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_0\[6\] 0 " "Pin \"HEX_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[0\] 0 " "Pin \"HEX_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[1\] 0 " "Pin \"HEX_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[2\] 0 " "Pin \"HEX_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[3\] 0 " "Pin \"HEX_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[4\] 0 " "Pin \"HEX_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[5\] 0 " "Pin \"HEX_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_1\[6\] 0 " "Pin \"HEX_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[0\] 0 " "Pin \"HEX_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[1\] 0 " "Pin \"HEX_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[2\] 0 " "Pin \"HEX_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[3\] 0 " "Pin \"HEX_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[4\] 0 " "Pin \"HEX_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[5\] 0 " "Pin \"HEX_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_2\[6\] 0 " "Pin \"HEX_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[0\] 0 " "Pin \"HEX_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[1\] 0 " "Pin \"HEX_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[2\] 0 " "Pin \"HEX_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[3\] 0 " "Pin \"HEX_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[4\] 0 " "Pin \"HEX_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[5\] 0 " "Pin \"HEX_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX_3\[6\] 0 " "Pin \"HEX_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1359420538923 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1359420538923 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1359420540839 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359420541443 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1359420543617 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359420544469 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1359420544592 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SCK a permanently disabled " "Pin AUD_I2C_SCK has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_I2C_SCK } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCK" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_I2C_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SDA a permanently disabled " "Pin AUD_I2C_SDA has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_I2C_SDA } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDA" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_I2C_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[0\] a permanently disabled " "Pin SDRAM_Data\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[0] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[0\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[1\] a permanently disabled " "Pin SDRAM_Data\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[1] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[1\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[2\] a permanently disabled " "Pin SDRAM_Data\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[2] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[2\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[3\] a permanently disabled " "Pin SDRAM_Data\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[3] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[3\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[4\] a permanently disabled " "Pin SDRAM_Data\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[4] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[4\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[5\] a permanently disabled " "Pin SDRAM_Data\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[5] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[5\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[6\] a permanently disabled " "Pin SDRAM_Data\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[6] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[6\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[7\] a permanently disabled " "Pin SDRAM_Data\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[7] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[7\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[8\] a permanently disabled " "Pin SDRAM_Data\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[8] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[8\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[9\] a permanently disabled " "Pin SDRAM_Data\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[9] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[9\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[10\] a permanently disabled " "Pin SDRAM_Data\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[10] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[10\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[11\] a permanently disabled " "Pin SDRAM_Data\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[11] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[11\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[12\] a permanently disabled " "Pin SDRAM_Data\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[12] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[12\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[13\] a permanently disabled " "Pin SDRAM_Data\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[13] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[13\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[14\] a permanently disabled " "Pin SDRAM_Data\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[14] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[14\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_Data\[15\] a permanently disabled " "Pin SDRAM_Data\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SDRAM_Data[15] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDRAM_Data\[15\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 43 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[0\] a permanently enabled " "Pin SRAM_Data\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[0] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[0\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[1\] a permanently enabled " "Pin SRAM_Data\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[1] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[1\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[2\] a permanently enabled " "Pin SRAM_Data\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[2] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[2\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[3\] a permanently enabled " "Pin SRAM_Data\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[3] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[3\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[4\] a permanently enabled " "Pin SRAM_Data\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[4] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[4\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[5\] a permanently enabled " "Pin SRAM_Data\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[5] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[5\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[6\] a permanently enabled " "Pin SRAM_Data\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[6] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[6\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[7\] a permanently enabled " "Pin SRAM_Data\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[7] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[7\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[8\] a permanently enabled " "Pin SRAM_Data\[8\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[8] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[8\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[9\] a permanently enabled " "Pin SRAM_Data\[9\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[9] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[9\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[10\] a permanently enabled " "Pin SRAM_Data\[10\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[10] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[10\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[11\] a permanently enabled " "Pin SRAM_Data\[11\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[11] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[11\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[12\] a permanently enabled " "Pin SRAM_Data\[12\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[12] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[12\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[13\] a permanently enabled " "Pin SRAM_Data\[13\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[13] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[13\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[14\] a permanently enabled " "Pin SRAM_Data\[14\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[14] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[14\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_Data\[15\] a permanently enabled " "Pin SRAM_Data\[15\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_Data[15] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_Data\[15\]" } } } } { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 58 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGAStuff/MDOnAChip/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1359420544823 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1359420544823 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1359420544833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGAStuff/MDOnAChip/output_files/MDOnAChip.fit.smsg " "Generated suppressed messages file C:/FPGAStuff/MDOnAChip/output_files/MDOnAChip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1359420545797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359420547944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 18:49:07 2013 " "Processing ended: Mon Jan 28 18:49:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359420547944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359420547944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359420547944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359420547944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359420551421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359420551422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 18:49:09 2013 " "Processing started: Mon Jan 28 18:49:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359420551422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359420551422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MDOnAChip -c MDOnAChip " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MDOnAChip -c MDOnAChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359420551423 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1359420555346 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1359420555436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359420556654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 18:49:16 2013 " "Processing ended: Mon Jan 28 18:49:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359420556654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359420556654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359420556654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359420556654 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1359420557428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359420560133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359420560136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 18:49:18 2013 " "Processing started: Mon Jan 28 18:49:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359420560136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359420560136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MDOnAChip -c MDOnAChip " "Command: quartus_sta MDOnAChip -c MDOnAChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359420560137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1359420560338 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1359420562146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359420562243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359420562243 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "TimeQuest Timing Analyzer is analyzing 50 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1359420563110 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bei1 " "Entity dcfifo_bei1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420563221 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420563221 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1359420563221 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420563221 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1359420563221 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1359420563221 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1359420563221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1028): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1359420563242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp\|dffpipe_uu8:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1359420563252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1359420563252 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1359420563252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1359420563252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1028): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1359420563252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp\|dffpipe_tu8:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1359420563252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1359420563262 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1359420563262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1359420563262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MDOnAChip.sdc " "Synopsys Design Constraints File file not found: 'MDOnAChip.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1359420563262 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW_Push\[0\] " "Node: SW_Push\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|SW_Push[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24 " "Node: CLK_24 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|CLK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[16\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[18\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SRAMController:SRAMMultiplexer\|OS_State\[0\] " "Node: SRAMController:SRAMMultiplexer\|OS_State\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|SRAMController:SRAMMultiplexer|OS_State[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|state\[0\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563292 "|MDOnAChip|CLK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MegaDriveClkPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: MegaDriveClkPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563335 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MainPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MainPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563335 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MainPLL\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MainPLL\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563335 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563335 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1359420563340 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1359420563377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359420563421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359420563421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "   97.531         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359420563421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359420563421 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1359420563494 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1359420563494 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW_Push\[0\] " "Node: SW_Push\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|SW_Push[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_24 " "Node: CLK_24 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|CLK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[16\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[16\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[18\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|TG68_PC\[18\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|TG68_PC[18]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SRAMController:SRAMMultiplexer\|OS_State\[0\] " "Node: SRAMController:SRAMMultiplexer\|OS_State\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|SRAMController:SRAMMultiplexer|OS_State[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TG68:CPU\|TG68_fast:TG68_fast_inst\|state\[0\] " "Node: TG68:CPU\|TG68_fast:TG68_fast_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1359420563810 "|MDOnAChip|CLK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: MegaDriveClkPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666 " "Node: MegaDriveClkPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 41.666" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MainPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MainPLL\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563830 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: MainPLL\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: MainPLL\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563830 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1359420563830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359420563860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359420563870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359420563870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359420563870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359420563870 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1359420563900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1359420564022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1359420564032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359420564353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 18:49:24 2013 " "Processing ended: Mon Jan 28 18:49:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359420564353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359420564353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359420564353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359420564353 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 414 s " "Quartus II Full Compilation was successful. 0 errors, 414 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359420565178 ""}
