# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Vivado_receiver.srcs/sources_1/imports/FPGA board receiver/synchronisation.vhd" \
"../../../../Vivado_receiver.srcs/sim_1/new/Testbench_synchronisation.vhd" \

# Do not sort compile order
nosort
