 <!DOCTYPE html>
<html>
<head>
<title>Performance Monitoring event lists for Intel processors</title>
</head>
<body>
<h1>Intel&reg; Microarchitecture Code Named Ivy Bridge Events</h1>
<p><a href=index/ivybridge.html>ivybridge.html</a><br><a href=IVB>IVB</a></p>

<h1>Intel&reg; Microarchitecture Code Named Cascade Lake-X Events</h1>
<p><a href=index/cascadelake_server.html>cascadelake_server.html</a><br><a href=CLX>CLX</a></p>

<h1>Intel&reg; Microarchitecture Code Named Ivy Bridge EP Events</h1>
<p><a href=index/ivytown.html>ivytown.html</a><br><a href=IVT>IVT</a></p>

<h1>Intel&reg; Microarchitecture Code Named Ice Lake Events</h1>
<p><a href=index/icelake.html>icelake.html</a><br><a href=ICL>ICL</a></p>

<h1>Intel&reg; Microarchitecture Code Named Goldmont Events</h1>
<p><a href=index/goldmont.html>goldmont.html</a><br><a href=GLM>GLM</a></p>

<h1>Intel&reg; Microarchitecture Code Named Silvermont Events</h1>
<p><a href=index/silvermont.html>silvermont.html</a><br><a href=SLM>SLM</a></p>

<h1>Intel&reg; Microarchitecture Code Named Goldmont Plus Events</h1>
<p><a href=index/goldmontplus.html>goldmontplus.html</a><br><a href=GLP>GLP</a></p>

<h1>Intel&reg; Microarchitecture Code Named Broadwell Events</h1>
<p><a href=index/broadwell.html>broadwell.html</a><br><a href=BDW>BDW</a></p>

<h1>Intel&reg; Microarchitecture Code Named Haswell Events</h1>
<p><a href=index/haswell.html>haswell.html</a><br><a href=HSW>HSW</a></p>

<h1>Intel&reg; Microarchitecture Code Named Broadwell-EP Events</h1>
<p><a href=index/broadwell_server.html>broadwell_server.html</a><br><a href=BDW-DE>BDW-DE</a></p>

<h1>Intel&reg; Microarchitecture Code Named Broadwell-EP Events</h1>
<p><a href=index/broadwell_server.html>broadwell_server.html</a><br><a href=BDX>BDX</a></p>

<h1>Intel&reg; Microarchitecture Code Named Bonnel Events</h1>
<p><a href=index/atom.html>atom.html</a><br><a href=BNL>BNL</a></p>

<h1>Intel&reg; Microarchitecture Code Named Haswell X Events</h1>
<p><a href=index/haswell_server.html>haswell_server.html</a><br><a href=HSX>HSX</a></p>

<h1>Intel&reg; Microarchitecture Code Named Sandy Bridge EP Events</h1>
<p><a href=index/snbep.html>snbep.html</a><br><a href=JKT>JKT</a></p>

<h1>Intel&reg; Xeon Phi&#8482 Processor</h1>
<p><a href=index/knl.html>knl.html</a><br><a href=KNL>KNL</a></p>

<h1>Intel&reg; Xeon Phi&#8482 Processor</h1>
<p><a href=index/knl.html>knl.html</a><br><a href=KNM>KNM</a></p>

<h1>Intel&reg; Microarchitecture Code Named Nehalem EP Events</h1>
<p><a href=index/corei7.html>corei7.html</a><br><a href=NHM-EP>NHM-EP</a></p>

<h1>Intel&reg; Microarchitecture Code Named Nehalem EX Events</h1>
<p><a href=index/corei7b.html>corei7b.html</a><br><a href=NHM-EX>NHM-EX</a></p>

<h1>Intel&reg; Microarchitecture Code Named Westmere EP-DP Events</h1>
<p><a href=index/corei7wdp.html>corei7wdp.html</a><br><a href=WSM-EP-DP>WSM-EP-DP</a></p>

<h1>Intel&reg; Microarchitecture code named Westmere EP-SP Events</h1>
<p><a href=index/corei7wsp.html>corei7wsp.html</a><br><a href=WSM-EP-SP>WSM-EP-SP</a></p>

<h1>Intel&reg; Microarchitecture code named Westmere EX Events</h1>
<p><a href=index/wsmex.html>wsmex.html</a><br><a href=WSM-EX>WSM-EX</a></p>

<h1>Intel&reg; Microarchitecture Code Named Skylake Events</h1>
<p><a href=index/skylake.html>skylake.html</a><br><a href=SKL>SKL</a></p>

<h1>Intel&reg; Microarchitecture Code Named Skylake-X Events</h1>
<p><a href=index/skylake_server.html>skylake_server.html</a><br><a href=SKX>SKX</a></p>

<h1>Intel&reg; Microarchitecture Code Named Sandy Bridge Events</h1>
<p><a href=index/snb.html>snb.html</a><br><a href=SNB>SNB</a></p>

</body>
</html>
