
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7840
WARNING: [Synth 8-2611] redeclaration of ansi port NA is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port minus is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:77]
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/clockDiv.v:27]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/segDecode.v:27]
WARNING: [Synth 8-2611] redeclaration of ansi port ready is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/uart.v:10]
WARNING: [Synth 8-2611] redeclaration of ansi port RsTx is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/uart.v:11]
WARNING: [Synth 8-2611] redeclaration of ansi port outputData is not allowed [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/uart.v:12]
WARNING: [Synth 8-6901] identifier 'reset' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-6901] identifier 'reset' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:60]
WARNING: [Synth 8-6901] identifier 'num13' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:69]
WARNING: [Synth 8-6901] identifier 'num12' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:70]
WARNING: [Synth 8-6901] identifier 'num11' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:71]
WARNING: [Synth 8-6901] identifier 'num10' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:72]
WARNING: [Synth 8-6901] identifier 'num23' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:76]
WARNING: [Synth 8-6901] identifier 'num22' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:77]
WARNING: [Synth 8-6901] identifier 'num21' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:78]
WARNING: [Synth 8-6901] identifier 'num20' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:79]
WARNING: [Synth 8-6901] identifier 'mode' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:105]
WARNING: [Synth 8-6901] identifier 'ledON' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:105]
WARNING: [Synth 8-6901] identifier 'mode' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:106]
WARNING: [Synth 8-6901] identifier 'ledON' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:106]
WARNING: [Synth 8-6901] identifier 'mode' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:107]
WARNING: [Synth 8-6901] identifier 'ledON' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:107]
WARNING: [Synth 8-6901] identifier 'mode' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:108]
WARNING: [Synth 8-6901] identifier 'ledON' is used before its declaration [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:108]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:1]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:33]
WARNING: [Synth 8-567] referenced signal 'num13' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num12' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num11' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num10' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num23' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num22' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num21' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'num20' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
WARNING: [Synth 8-567] referenced signal 'ans' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:58]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-3876] $readmem data file 'rom.data' is read successfully [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:78]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/segDecode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (4#1) [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/segDecode.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/quadSevenSeg.v:70]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/quadSevenSeg.v:70]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/quadSevenSeg.v:70]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/quadSevenSeg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (5#1) [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/Lab03_Real/Lab03_Real.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (6#1) [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.234 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1028.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/constrs_1/new/Basys3-Master.xdc]
Finished Parsing XDC File [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/constrs_1/new/Basys3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/constrs_1/new/Basys3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1046.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1046.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.090 ; gain = 17.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.090 ; gain = 17.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1046.090 ; gain = 17.855
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'minus_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'NA_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/alu.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'num0_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'num3_reg' [C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.srcs/sources_1/new/system.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.090 ; gain = 17.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 11    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 52    
	  17 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp0, operation Mode is: A*B.
DSP Report: operator tmp0 is absorbed into DSP tmp0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1046.090 ; gain = 17.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|alu         | p_0_out    | 16384x16      | LUT            | 
|alu         | p_0_out    | 16384x16      | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1064.867 ; gain = 36.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1091.129 ; gain = 62.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1109.973 ; gain = 81.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   106|
|3     |DSP48E1 |     1|
|4     |LUT1    |    50|
|5     |LUT2    |   144|
|6     |LUT3    |   245|
|7     |LUT4    |   102|
|8     |LUT5    |    76|
|9     |LUT6    |   444|
|10    |MUXF7   |    62|
|11    |MUXF8   |    29|
|12    |FDRE    |   131|
|13    |FDSE    |     1|
|14    |LD      |     5|
|15    |LDC     |    17|
|16    |IBUF    |     3|
|17    |OBUF    |    18|
|18    |OBUFT   |    11|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1115.801 ; gain = 87.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1115.801 ; gain = 69.711
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1115.801 ; gain = 87.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1127.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1127.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 4 instances
  LD => LDCE (inverted pins: G): 1 instance 
  LDC => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 1127.930 ; gain = 99.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/Metis Sotangkur/Desktop/HW SYN Lab/fianl_project/fianl_project.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  8 08:32:22 2020...
