Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : BomberBunnies

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/rolsi701/BomberBunnies/BomberBunnies-synthdir/xst/synth/../../../BomberBunnies.vhd" into library work
Parsing entity <BomberBunnies>.
Parsing architecture <Behavioral> of entity <bomberbunnies>.
Parsing VHDL file "/edu/rolsi701/BomberBunnies/BomberBunnies-synthdir/xst/synth/../../../VGA_MOTOR.vhd" into library work
Parsing entity <VGA_MOTOR>.
Parsing architecture <behavioral> of entity <vga_motor>.
Parsing VHDL file "/edu/rolsi701/BomberBunnies/BomberBunnies-synthdir/xst/synth/../../../MAP_MEMORY.vhd" into library work
Parsing entity <MAP_MEMORY>.
Parsing architecture <behavioral> of entity <map_memory>.
Parsing VHDL file "/edu/rolsi701/BomberBunnies/BomberBunnies-synthdir/xst/synth/../../../SPRITE_MEMORY.vhd" into library work
Parsing entity <SPRITE_MEMORY>.
Parsing architecture <behavioral> of entity <sprite_memory>.
Parsing VHDL file "/edu/rolsi701/BomberBunnies/BomberBunnies-synthdir/xst/synth/../../../TILE_MEMORY.vhd" into library work
Parsing entity <TILE_MEMORY>.
Parsing architecture <behavioral> of entity <tile_memory>.
Parsing VHDL file "/edu/rolsi701/BomberBunnies/BomberBunnies-synthdir/xst/synth/../../../TILE_PIXEL.vhd" into library work
Parsing entity <TILE_PIXEL>.
Parsing architecture <behavioral> of entity <tile_pixel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BomberBunnies> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_MOTOR> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BomberBunnies>.
    Related source file is "/edu/rolsi701/BomberBunnies/BomberBunnies.vhd".
INFO:Xst:3010 - "/edu/rolsi701/BomberBunnies/BomberBunnies.vhd" line 121: Output port <xPixel> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/rolsi701/BomberBunnies/BomberBunnies.vhd" line 121: Output port <yPixel> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BomberBunnies> synthesized.

Synthesizing Unit <VGA_MOTOR>.
    Related source file is "/edu/rolsi701/BomberBunnies/VGA_MOTOR.vhd".
    Found 10-bit register for signal <xPixel>.
    Found 10-bit register for signal <yPixel>.
    Found 2-bit register for signal <clkDiv>.
    Found 2-bit adder for signal <clkDiv[1]_GND_5_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <xPixel[9]_GND_5_o_add_5_OUT> created at line 1241.
    Found 10-bit adder for signal <yPixel[9]_GND_5_o_add_14_OUT> created at line 1241.
    Found 10-bit comparator lessequal for signal <n0010> created at line 76
    Found 10-bit comparator greater for signal <xPixel[9]_PWR_5_o_LessThan_12_o> created at line 76
    Found 10-bit comparator lessequal for signal <n0021> created at line 98
    Found 10-bit comparator greater for signal <yPixel[9]_GND_5_o_LessThan_22_o> created at line 98
    Found 10-bit comparator lessequal for signal <n0026> created at line 101
    Found 10-bit comparator lessequal for signal <n0028> created at line 101
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_MOTOR> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.13 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 2-bit adder                                           : 1
# Registers                                            : 3
 10-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_MOTOR>.
The following registers are absorbed into counter <xPixel>: 1 register on signal <xPixel>.
The following registers are absorbed into counter <clkDiv>: 1 register on signal <clkDiv>.
The following registers are absorbed into counter <yPixel>: 1 register on signal <yPixel>.
Unit <VGA_MOTOR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <BomberBunnies> ...

Optimizing unit <VGA_MOTOR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block BomberBunnies, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 103
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 2
#      LUT4                        : 21
#      LUT5                        : 15
#      LUT6                        : 4
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 22
#      FD                          : 20
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  18224     0%  
 Number of Slice LUTs:                   63  out of   9112     0%  
    Number used as Logic:                63  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     63
   Number with an unused Flip Flop:      41  out of     63    65%  
   Number with an unused LUT:             0  out of     63     0%  
   Number of fully used LUT-FF pairs:    22  out of     63    34%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.025ns (Maximum Frequency: 248.447MHz)
   Minimum input arrival time before clock: 3.636ns
   Maximum output required time after clock: 5.998ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.025ns (frequency: 248.447MHz)
  Total number of paths / destination ports: 622 / 22
-------------------------------------------------------------------------
Delay:               4.025ns (Levels of Logic = 3)
  Source:            U1/xPixel_3 (FF)
  Destination:       U1/xPixel_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/xPixel_3 to U1/xPixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  U1/xPixel_3 (U1/xPixel_3)
     LUT5:I0->O           12   0.203   1.013  U1/Mcount_yPixel_val12 (U1/Mcount_yPixel_val12)
     LUT5:I3->O           10   0.203   0.857  U1/Mcount_xPixel_val1 (U1/Mcount_xPixel_val)
     LUT5:I4->O            1   0.205   0.000  U1/xPixel_0_rstpot (U1/xPixel_0_rstpot)
     FD:D                      0.102          U1/xPixel_0
    ----------------------------------------
    Total                      4.025ns (1.160ns logic, 2.865ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.636ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       U1/yPixel_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to U1/yPixel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  rst_IBUF (rst_IBUF)
     LUT6:I0->O           10   0.203   0.857  U1/Mcount_yPixel_val4 (U1/Mcount_yPixel_val)
     LUT4:I3->O            1   0.205   0.000  U1/yPixel_0_rstpot (U1/yPixel_0_rstpot)
     FD:D                      0.102          U1/yPixel_0
    ----------------------------------------
    Total                      3.636ns (1.732ns logic, 1.905ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 39 / 5
-------------------------------------------------------------------------
Offset:              5.998ns (Levels of Logic = 3)
  Source:            U1/yPixel_5 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: U1/yPixel_5 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.962  U1/yPixel_5 (U1/yPixel_5)
     LUT4:I0->O            2   0.203   0.961  U1/_n009511 (U1/N3)
     LUT5:I0->O            3   0.203   0.650  U1/_n00952 (vgaGreen_1_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      5.998ns (3.424ns logic, 2.573ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.025|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 3.60 secs
 
--> 


Total memory usage is 459752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

