// Seed: 2400714232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    output uwire id_0,
    input  wor   id_1,
    input  tri   _id_2,
    output tri0  id_3,
    input  tri   id_4
    , id_6
);
  parameter [-1 'b0 -  1 : 1] id_7 = 1 > -1'b0;
  assign id_6 = id_2;
  assign id_3 = -1'd0 + id_4 + -1 - id_7;
  wire [id_2 : {  1 'b0 ,  id_2  }] id_8;
  wire id_9;
  parameter id_10 = id_7;
  wire id_11, id_12, id_13;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_6,
      id_11
  );
endmodule
