#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Feb 25 16:36:31 2020
# Process ID: 235171
# Current directory: /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper.vdi
# Journal file: /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.dcp' for cell 'system_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.dcp' for cell 'system_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.496 ; gain = 479.445 ; free physical = 171 ; free virtual = 7526
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1762.496 ; gain = 765.648 ; free physical = 220 ; free virtual = 7533
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1794.512 ; gain = 32.016 ; free physical = 216 ; free virtual = 7530
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e6110f28

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23494cd2d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1802.512 ; gain = 0.000 ; free physical = 220 ; free virtual = 7532

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 324 cells.
Phase 2 Constant propagation | Checksum: 14dabf9c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1802.512 ; gain = 0.000 ; free physical = 220 ; free virtual = 7532

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1069 unconnected nets.
INFO: [Opt 31-11] Eliminated 721 unconnected cells.
Phase 3 Sweep | Checksum: 167dde39e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1802.512 ; gain = 0.000 ; free physical = 219 ; free virtual = 7529

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1573a81da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.512 ; gain = 0.000 ; free physical = 220 ; free virtual = 7529

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1802.512 ; gain = 0.000 ; free physical = 221 ; free virtual = 7530
Ending Logic Optimization Task | Checksum: 1573a81da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.512 ; gain = 0.000 ; free physical = 221 ; free virtual = 7530

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1573a81da

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 158 ; free virtual = 7450
Ending Power Optimization Task | Checksum: 1573a81da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.668 ; gain = 203.156 ; free physical = 158 ; free virtual = 7451
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.668 ; gain = 243.172 ; free physical = 158 ; free virtual = 7451
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 157 ; free virtual = 7451
INFO: [Common 17-1381] The checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7469
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7469

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 146cc31b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 191 ; free virtual = 7474

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: fb159a11

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7474

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: fb159a11

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7474
Phase 1 Placer Initialization | Checksum: fb159a11

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7474

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 9ccb67f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 191 ; free virtual = 7472

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9ccb67f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 191 ; free virtual = 7472

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 108dc633b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 191 ; free virtual = 7473

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f3248101

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 191 ; free virtual = 7473

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14de5a420

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 191 ; free virtual = 7473

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 142427d6c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 194 ; free virtual = 7472

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ba7db7c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7471

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 185646b79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7471

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 185646b79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7471
Phase 3 Detail Placement | Checksum: 185646b79

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7471

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.207. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c83a8473

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472
Phase 4.1 Post Commit Optimization | Checksum: 1c83a8473

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c83a8473

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c83a8473

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20244d90d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20244d90d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472
Ending Placer Task | Checksum: 1991941d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 192 ; free virtual = 7472
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 190 ; free virtual = 7470
INFO: [Common 17-1381] The checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 199 ; free virtual = 7475
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 200 ; free virtual = 7476
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7477
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c2d39ece ConstDB: 0 ShapeSum: d645a303 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18ff23288

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 198 ; free virtual = 7431

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18ff23288

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 197 ; free virtual = 7431

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18ff23288

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 198 ; free virtual = 7427

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18ff23288

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 198 ; free virtual = 7427
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 6ad66ab4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 202 ; free virtual = 7421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.256  | TNS=0.000  | WHS=-0.172 | THS=-35.047|

Phase 2 Router Initialization | Checksum: 86b17f5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 202 ; free virtual = 7421

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 136f4e700

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 23f098353

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.895  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2892a3c76

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 21311da64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.895  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21f82b83a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421
Phase 4 Rip-up And Reroute | Checksum: 21f82b83a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21f82b83a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21f82b83a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 201 ; free virtual = 7421
Phase 5 Delay and Skew Optimization | Checksum: 21f82b83a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 200 ; free virtual = 7422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25f58a93f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 196 ; free virtual = 7423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.974  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19666266a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 196 ; free virtual = 7423
Phase 6 Post Hold Fix | Checksum: 19666266a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 196 ; free virtual = 7423

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.742486 %
  Global Horizontal Routing Utilization  = 1.0121 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18df3591a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 196 ; free virtual = 7423

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18df3591a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 195 ; free virtual = 7422

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f67d99a0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 195 ; free virtual = 7422

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.974  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f67d99a0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 195 ; free virtual = 7422
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 195 ; free virtual = 7421

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 195 ; free virtual = 7421
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2005.668 ; gain = 0.000 ; free physical = 209 ; free virtual = 7433
INFO: [Common 17-1381] The checkpoint '/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 16:38:07 2020...
#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Feb 25 16:40:24 2020
# Process ID: 236790
# Current directory: /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/system_wrapper.vdi
# Journal file: /home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 965.816 ; gain = 0.000 ; free physical = 339 ; free virtual = 7569
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/.Xil/Vivado-236790-frizik/dcp/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.953 ; gain = 480.445 ; free physical = 183 ; free virtual = 7027
INFO: [Timing 38-2] Deriving generated clocks [/home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/.Xil/Vivado-236790-frizik/dcp/system_wrapper_early.xdc]
Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/.Xil/Vivado-236790-frizik/dcp/system_wrapper.xdc]
Finished Parsing XDC File [/home/frizik/MOPEVM/fpga/Blink/Blink.runs/impl_1/.Xil/Vivado-236790-frizik/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1731.953 ; gain = 4.000 ; free physical = 181 ; free virtual = 7028
Restored from archive | CPU: 0.150000 secs | Memory: 2.812080 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1731.953 ; gain = 4.000 ; free physical = 181 ; free virtual = 7028
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  LUT6_2 => LUT6_2 (LUT6, LUT5): 79 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1731.953 ; gain = 766.137 ; free physical = 184 ; free virtual = 7026
Command: write_bitstream -force -no_partial_bitfile system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/frizik/MOPEVM/fpga/Blink/Blink.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2139.125 ; gain = 407.172 ; free physical = 153 ; free virtual = 6715
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 16:41:11 2020...
