
JMP_SYSTEM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004de0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08004eec  08004eec  00014eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052b4  080052b4  000200c8  2**0
                  CONTENTS
  4 .ARM          00000000  080052b4  080052b4  000200c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052b4  080052b4  000200c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052b4  080052b4  000152b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052b8  080052b8  000152b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  080052bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  200000c8  08005384  000200c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08005384  0002029c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cd68  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a9  00000000  00000000  0002ce59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee0  00000000  00000000  0002f308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00019867  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000fdb9  00000000  00000000  00049a4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008cb45  00000000  00000000  00059808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000e634d  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000dc0  00000000  00000000  000e63a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004474  00000000  00000000  000e7160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ed4 	.word	0x08004ed4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	08004ed4 	.word	0x08004ed4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <startUserInterface>:
#include "LiquidCrystal.h"

static LiquidCrystal lcdDisplay;

unsigned char startUserInterface(unsigned char* appName,unsigned char* companyName,unsigned char* appVersion)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
	begin(&lcdDisplay,16,4,LCD_5x10DOTS);
 8000168:	2304      	movs	r3, #4
 800016a:	2204      	movs	r2, #4
 800016c:	2110      	movs	r1, #16
 800016e:	4811      	ldr	r0, [pc, #68]	; (80001b4 <startUserInterface+0x58>)
 8000170:	f000 fbf0 	bl	8000954 <begin>
	setCursor(&lcdDisplay, 0, 0);
 8000174:	2200      	movs	r2, #0
 8000176:	2100      	movs	r1, #0
 8000178:	480e      	ldr	r0, [pc, #56]	; (80001b4 <startUserInterface+0x58>)
 800017a:	f000 fe59 	bl	8000e30 <setCursor>
	print(&lcdDisplay,appName);
 800017e:	68f9      	ldr	r1, [r7, #12]
 8000180:	480c      	ldr	r0, [pc, #48]	; (80001b4 <startUserInterface+0x58>)
 8000182:	f000 fce1 	bl	8000b48 <print>
	setCursor(&lcdDisplay, 0, 1);
 8000186:	2201      	movs	r2, #1
 8000188:	2100      	movs	r1, #0
 800018a:	480a      	ldr	r0, [pc, #40]	; (80001b4 <startUserInterface+0x58>)
 800018c:	f000 fe50 	bl	8000e30 <setCursor>
	print(&lcdDisplay,companyName);
 8000190:	68b9      	ldr	r1, [r7, #8]
 8000192:	4808      	ldr	r0, [pc, #32]	; (80001b4 <startUserInterface+0x58>)
 8000194:	f000 fcd8 	bl	8000b48 <print>
	setCursor(&lcdDisplay, 0, 3);
 8000198:	2203      	movs	r2, #3
 800019a:	2100      	movs	r1, #0
 800019c:	4805      	ldr	r0, [pc, #20]	; (80001b4 <startUserInterface+0x58>)
 800019e:	f000 fe47 	bl	8000e30 <setCursor>
	print(&lcdDisplay,appVersion);
 80001a2:	6879      	ldr	r1, [r7, #4]
 80001a4:	4803      	ldr	r0, [pc, #12]	; (80001b4 <startUserInterface+0x58>)
 80001a6:	f000 fccf 	bl	8000b48 <print>
	return 1;
 80001aa:	2301      	movs	r3, #1
//	return &(lcdDisplay);
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3710      	adds	r7, #16
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	200000e4 	.word	0x200000e4

080001b8 <updateUserInterface>:


unsigned char updateUserInterface(unsigned char col, unsigned char linha, unsigned char *userMessage, unsigned char* status)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b084      	sub	sp, #16
 80001bc:	af00      	add	r7, sp, #0
 80001be:	60ba      	str	r2, [r7, #8]
 80001c0:	607b      	str	r3, [r7, #4]
 80001c2:	4603      	mov	r3, r0
 80001c4:	73fb      	strb	r3, [r7, #15]
 80001c6:	460b      	mov	r3, r1
 80001c8:	73bb      	strb	r3, [r7, #14]
	if(*status == IDDLE)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d10f      	bne.n	80001f2 <updateUserInterface+0x3a>
	{
		*status = TRUE;
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	2201      	movs	r2, #1
 80001d6:	701a      	strb	r2, [r3, #0]
		clear(&lcdDisplay);
 80001d8:	4808      	ldr	r0, [pc, #32]	; (80001fc <updateUserInterface+0x44>)
 80001da:	f000 fcd7 	bl	8000b8c <clear>
		setCursor(&lcdDisplay, col, linha);
 80001de:	7bba      	ldrb	r2, [r7, #14]
 80001e0:	7bfb      	ldrb	r3, [r7, #15]
 80001e2:	4619      	mov	r1, r3
 80001e4:	4805      	ldr	r0, [pc, #20]	; (80001fc <updateUserInterface+0x44>)
 80001e6:	f000 fe23 	bl	8000e30 <setCursor>
		print(&lcdDisplay,userMessage);
 80001ea:	68b9      	ldr	r1, [r7, #8]
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <updateUserInterface+0x44>)
 80001ee:	f000 fcab 	bl	8000b48 <print>
	}

}
 80001f2:	bf00      	nop
 80001f4:	4618      	mov	r0, r3
 80001f6:	3710      	adds	r7, #16
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	200000e4 	.word	0x200000e4

08000200 <IOStatus>:
{
	clear(&lcdDisplay);
}

unsigned char IOStatus(unsigned char* displayStatus, unsigned char* buttonStatus)
{
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
	*displayStatus = IDDLE;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	2200      	movs	r2, #0
 800020e:	701a      	strb	r2, [r3, #0]
	*buttonStatus = IDDLE;
 8000210:	683b      	ldr	r3, [r7, #0]
 8000212:	2200      	movs	r2, #0
 8000214:	701a      	strb	r2, [r3, #0]
}
 8000216:	bf00      	nop
 8000218:	4618      	mov	r0, r3
 800021a:	370c      	adds	r7, #12
 800021c:	46bd      	mov	sp, r7
 800021e:	bc80      	pop	{r7}
 8000220:	4770      	bx	lr
	...

08000224 <initStateMachine>:
    };

//toda maquina de estado deve ter um loop - > LEMBRAR LABVIEW

unsigned char initStateMachine(struct Menu* subMenu)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b088      	sub	sp, #32
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
    struct Menu* subMenuIniciar = subMenu;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	61bb      	str	r3, [r7, #24]
    static unsigned char key = IDDLE;
    static unsigned char displayUpdateStatus = IDDLE;
    //Teste results
    struct results result ={0,0,0,0};
 8000230:	f107 0308 	add.w	r3, r7, #8
 8000234:	2200      	movs	r2, #0
 8000236:	601a      	str	r2, [r3, #0]
 8000238:	605a      	str	r2, [r3, #4]
 800023a:	609a      	str	r2, [r3, #8]
 800023c:	60da      	str	r2, [r3, #12]
    unsigned char i = 0;
 800023e:	2300      	movs	r3, #0
 8000240:	77fb      	strb	r3, [r7, #31]
    unsigned char idx=0;
 8000242:	2300      	movs	r3, #0
 8000244:	77bb      	strb	r3, [r7, #30]
    static unsigned char arraySample[9];
    static unsigned long int arrayReadingTime[9];
    static unsigned int arrayVooTime[9];
    static unsigned char arrayAltDistance[9];
    //
    while(key != MENU)
 8000246:	bf00      	nop
 8000248:	e36f      	b.n	800092a <initStateMachine+0x706>
    {
    	HAL_Delay(500);
 800024a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800024e:	f001 fd15 	bl	8001c7c <HAL_Delay>
        switch(subMenuIniciar->menuState)
 8000252:	69bb      	ldr	r3, [r7, #24]
 8000254:	78db      	ldrb	r3, [r3, #3]
 8000256:	2b0c      	cmp	r3, #12
 8000258:	f200 8367 	bhi.w	800092a <initStateMachine+0x706>
 800025c:	a201      	add	r2, pc, #4	; (adr r2, 8000264 <initStateMachine+0x40>)
 800025e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000262:	bf00      	nop
 8000264:	08000299 	.word	0x08000299
 8000268:	080002a9 	.word	0x080002a9
 800026c:	0800031f 	.word	0x0800031f
 8000270:	080003cd 	.word	0x080003cd
 8000274:	08000451 	.word	0x08000451
 8000278:	080004d5 	.word	0x080004d5
 800027c:	0800057d 	.word	0x0800057d
 8000280:	080005cb 	.word	0x080005cb
 8000284:	08000657 	.word	0x08000657
 8000288:	080006a5 	.word	0x080006a5
 800028c:	08000713 	.word	0x08000713
 8000290:	080007d7 	.word	0x080007d7
 8000294:	08000893 	.word	0x08000893
        {
            case IDDLE:
                subMenuIniciar->menuState = getNextSub(COMM_OFF);
 8000298:	2001      	movs	r0, #1
 800029a:	f000 fdf9 	bl	8000e90 <getNextSub>
 800029e:	4603      	mov	r3, r0
 80002a0:	461a      	mov	r2, r3
 80002a2:	69bb      	ldr	r3, [r7, #24]
 80002a4:	70da      	strb	r2, [r3, #3]
            break;
 80002a6:	e340      	b.n	800092a <initStateMachine+0x706>
            case COMM_OFF:
            	key = getKeyPressed();
 80002a8:	f000 fe7e 	bl	8000fa8 <getKeyPressed>
 80002ac:	4603      	mov	r3, r0
 80002ae:	461a      	mov	r2, r3
 80002b0:	4ba9      	ldr	r3, [pc, #676]	; (8000558 <initStateMachine+0x334>)
 80002b2:	701a      	strb	r2, [r3, #0]
            	updateUserInterface(3,2,noTransmissionMsg,&displayUpdateStatus);
 80002b4:	4ba9      	ldr	r3, [pc, #676]	; (800055c <initStateMachine+0x338>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	4ba9      	ldr	r3, [pc, #676]	; (8000560 <initStateMachine+0x33c>)
 80002ba:	2102      	movs	r1, #2
 80002bc:	2003      	movs	r0, #3
 80002be:	f7ff ff7b 	bl	80001b8 <updateUserInterface>
                if(key == AVANCAR)
 80002c2:	4ba5      	ldr	r3, [pc, #660]	; (8000558 <initStateMachine+0x334>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	2b41      	cmp	r3, #65	; 0x41
 80002c8:	d107      	bne.n	80002da <initStateMachine+0xb6>
                {
                    subMenuIniciar->menuState = getNextSub(COMM_ON);
 80002ca:	2002      	movs	r0, #2
 80002cc:	f000 fde0 	bl	8000e90 <getNextSub>
 80002d0:	4603      	mov	r3, r0
 80002d2:	461a      	mov	r2, r3
 80002d4:	69bb      	ldr	r3, [r7, #24]
 80002d6:	70da      	strb	r2, [r3, #3]
 80002d8:	e327      	b.n	800092a <initStateMachine+0x706>
                }
                else if(key == CONFIRMAR)
 80002da:	4b9f      	ldr	r3, [pc, #636]	; (8000558 <initStateMachine+0x334>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b43      	cmp	r3, #67	; 0x43
 80002e0:	f040 8323 	bne.w	800092a <initStateMachine+0x706>
                {
                    //funcao para desabilitar comunicacao
                	IOStatus(&key,&displayUpdateStatus);
 80002e4:	499e      	ldr	r1, [pc, #632]	; (8000560 <initStateMachine+0x33c>)
 80002e6:	489c      	ldr	r0, [pc, #624]	; (8000558 <initStateMachine+0x334>)
 80002e8:	f7ff ff8a 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuInsert.userCommConfig = COMM_OFF;
 80002ec:	69bb      	ldr	r3, [r7, #24]
 80002ee:	2201      	movs	r2, #1
 80002f0:	741a      	strb	r2, [r3, #16]
                    setInsertSub(&subMenuIniciar->menuInsert);
 80002f2:	69bb      	ldr	r3, [r7, #24]
 80002f4:	3304      	adds	r3, #4
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fdf0 	bl	8000edc <setInsertSub>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80002fc:	69bb      	ldr	r3, [r7, #24]
 80002fe:	3303      	adds	r3, #3
 8000300:	4618      	mov	r0, r3
 8000302:	f000 fdd7 	bl	8000eb4 <setSelectSub>
 8000306:	4603      	mov	r3, r0
 8000308:	461a      	mov	r2, r3
 800030a:	69bb      	ldr	r3, [r7, #24]
 800030c:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 800030e:	2003      	movs	r0, #3
 8000310:	f000 fdbe 	bl	8000e90 <getNextSub>
 8000314:	4603      	mov	r3, r0
 8000316:	461a      	mov	r2, r3
 8000318:	69bb      	ldr	r3, [r7, #24]
 800031a:	70da      	strb	r2, [r3, #3]
                }
            break;
 800031c:	e305      	b.n	800092a <initStateMachine+0x706>

            case COMM_ON:
            	IOStatus(&key,&displayUpdateStatus);
 800031e:	4990      	ldr	r1, [pc, #576]	; (8000560 <initStateMachine+0x33c>)
 8000320:	488d      	ldr	r0, [pc, #564]	; (8000558 <initStateMachine+0x334>)
 8000322:	f7ff ff6d 	bl	8000200 <IOStatus>
            	if(key == IDDLE) HAL_GPIO_TogglePin(GPIOC, LED_Pin);
 8000326:	4b8c      	ldr	r3, [pc, #560]	; (8000558 <initStateMachine+0x334>)
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d104      	bne.n	8000338 <initStateMachine+0x114>
 800032e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000332:	488c      	ldr	r0, [pc, #560]	; (8000564 <initStateMachine+0x340>)
 8000334:	f002 f980 	bl	8002638 <HAL_GPIO_TogglePin>
            	key = getKeyPressed();
 8000338:	f000 fe36 	bl	8000fa8 <getKeyPressed>
 800033c:	4603      	mov	r3, r0
 800033e:	461a      	mov	r2, r3
 8000340:	4b85      	ldr	r3, [pc, #532]	; (8000558 <initStateMachine+0x334>)
 8000342:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,yesTransmissionMsg,&displayUpdateStatus);
 8000344:	4b88      	ldr	r3, [pc, #544]	; (8000568 <initStateMachine+0x344>)
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	4b85      	ldr	r3, [pc, #532]	; (8000560 <initStateMachine+0x33c>)
 800034a:	2102      	movs	r1, #2
 800034c:	2003      	movs	r0, #3
 800034e:	f7ff ff33 	bl	80001b8 <updateUserInterface>
                if(key == AVANCAR)
 8000352:	4b81      	ldr	r3, [pc, #516]	; (8000558 <initStateMachine+0x334>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b41      	cmp	r3, #65	; 0x41
 8000358:	d10b      	bne.n	8000372 <initStateMachine+0x14e>
				{
                	IOStatus(&key,&displayUpdateStatus);
 800035a:	4981      	ldr	r1, [pc, #516]	; (8000560 <initStateMachine+0x33c>)
 800035c:	487e      	ldr	r0, [pc, #504]	; (8000558 <initStateMachine+0x334>)
 800035e:	f7ff ff4f 	bl	8000200 <IOStatus>
					subMenuIniciar->menuState = getNextSub(COMM_OFF);
 8000362:	2001      	movs	r0, #1
 8000364:	f000 fd94 	bl	8000e90 <getNextSub>
 8000368:	4603      	mov	r3, r0
 800036a:	461a      	mov	r2, r3
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	70da      	strb	r2, [r3, #3]
 8000370:	e2db      	b.n	800092a <initStateMachine+0x706>
				}
                else if(key == CONFIRMAR)
 8000372:	4b79      	ldr	r3, [pc, #484]	; (8000558 <initStateMachine+0x334>)
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	2b43      	cmp	r3, #67	; 0x43
 8000378:	f040 82d7 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 800037c:	4978      	ldr	r1, [pc, #480]	; (8000560 <initStateMachine+0x33c>)
 800037e:	4876      	ldr	r0, [pc, #472]	; (8000558 <initStateMachine+0x334>)
 8000380:	f7ff ff3e 	bl	8000200 <IOStatus>
                    //funcao para habilitar comunicacao
                	updateUserInterface(3,2,waitTransmissionMsg,&displayUpdateStatus);
 8000384:	4b79      	ldr	r3, [pc, #484]	; (800056c <initStateMachine+0x348>)
 8000386:	681a      	ldr	r2, [r3, #0]
 8000388:	4b75      	ldr	r3, [pc, #468]	; (8000560 <initStateMachine+0x33c>)
 800038a:	2102      	movs	r1, #2
 800038c:	2003      	movs	r0, #3
 800038e:	f7ff ff13 	bl	80001b8 <updateUserInterface>
                	HAL_Delay(1000);
 8000392:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000396:	f001 fc71 	bl	8001c7c <HAL_Delay>
                    subMenuIniciar->menuInsert.userCommConfig = COMM_ON;
 800039a:	69bb      	ldr	r3, [r7, #24]
 800039c:	2202      	movs	r2, #2
 800039e:	741a      	strb	r2, [r3, #16]
                    setInsertSub(&subMenuIniciar->menuInsert);
 80003a0:	69bb      	ldr	r3, [r7, #24]
 80003a2:	3304      	adds	r3, #4
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 fd99 	bl	8000edc <setInsertSub>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80003aa:	69bb      	ldr	r3, [r7, #24]
 80003ac:	3303      	adds	r3, #3
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 fd80 	bl	8000eb4 <setSelectSub>
 80003b4:	4603      	mov	r3, r0
 80003b6:	461a      	mov	r2, r3
 80003b8:	69bb      	ldr	r3, [r7, #24]
 80003ba:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 80003bc:	2003      	movs	r0, #3
 80003be:	f000 fd67 	bl	8000e90 <getNextSub>
 80003c2:	4603      	mov	r3, r0
 80003c4:	461a      	mov	r2, r3
 80003c6:	69bb      	ldr	r3, [r7, #24]
 80003c8:	70da      	strb	r2, [r3, #3]
                }
                break;
 80003ca:	e2ae      	b.n	800092a <initStateMachine+0x706>

            case TEMPO_READ:
            	key = getKeyPressed();
 80003cc:	f000 fdec 	bl	8000fa8 <getKeyPressed>
 80003d0:	4603      	mov	r3, r0
 80003d2:	461a      	mov	r2, r3
 80003d4:	4b60      	ldr	r3, [pc, #384]	; (8000558 <initStateMachine+0x334>)
 80003d6:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,timeUserMsg,&displayUpdateStatus);
 80003d8:	4b65      	ldr	r3, [pc, #404]	; (8000570 <initStateMachine+0x34c>)
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	4b60      	ldr	r3, [pc, #384]	; (8000560 <initStateMachine+0x33c>)
 80003de:	2102      	movs	r1, #2
 80003e0:	2003      	movs	r0, #3
 80003e2:	f7ff fee9 	bl	80001b8 <updateUserInterface>
                if(key == INSERIR)
 80003e6:	4b5c      	ldr	r3, [pc, #368]	; (8000558 <initStateMachine+0x334>)
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	2b49      	cmp	r3, #73	; 0x49
 80003ec:	d111      	bne.n	8000412 <initStateMachine+0x1ee>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80003ee:	495c      	ldr	r1, [pc, #368]	; (8000560 <initStateMachine+0x33c>)
 80003f0:	4859      	ldr	r0, [pc, #356]	; (8000558 <initStateMachine+0x334>)
 80003f2:	f7ff ff05 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuInsert.userTime++;
 80003f6:	69bb      	ldr	r3, [r7, #24]
 80003f8:	791b      	ldrb	r3, [r3, #4]
 80003fa:	3301      	adds	r3, #1
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	69bb      	ldr	r3, [r7, #24]
 8000400:	711a      	strb	r2, [r3, #4]
                    subMenuIniciar->menuState = getNextSub(TEMPO_READ);
 8000402:	2003      	movs	r0, #3
 8000404:	f000 fd44 	bl	8000e90 <getNextSub>
 8000408:	4603      	mov	r3, r0
 800040a:	461a      	mov	r2, r3
 800040c:	69bb      	ldr	r3, [r7, #24]
 800040e:	70da      	strb	r2, [r3, #3]
 8000410:	e28b      	b.n	800092a <initStateMachine+0x706>
                }
                else if(key == CONFIRMAR)
 8000412:	4b51      	ldr	r3, [pc, #324]	; (8000558 <initStateMachine+0x334>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	2b43      	cmp	r3, #67	; 0x43
 8000418:	f040 8287 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 800041c:	4950      	ldr	r1, [pc, #320]	; (8000560 <initStateMachine+0x33c>)
 800041e:	484e      	ldr	r0, [pc, #312]	; (8000558 <initStateMachine+0x334>)
 8000420:	f7ff feee 	bl	8000200 <IOStatus>
                    setInsertSub(&subMenuIniciar->menuInsert);
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	3304      	adds	r3, #4
 8000428:	4618      	mov	r0, r3
 800042a:	f000 fd57 	bl	8000edc <setInsertSub>
                    //Configurar TIMER
                    subMenuIniciar->menuState = getNextSub(MASSA_READ);
 800042e:	2004      	movs	r0, #4
 8000430:	f000 fd2e 	bl	8000e90 <getNextSub>
 8000434:	4603      	mov	r3, r0
 8000436:	461a      	mov	r2, r3
 8000438:	69bb      	ldr	r3, [r7, #24]
 800043a:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 800043c:	69bb      	ldr	r3, [r7, #24]
 800043e:	3303      	adds	r3, #3
 8000440:	4618      	mov	r0, r3
 8000442:	f000 fd37 	bl	8000eb4 <setSelectSub>
 8000446:	4603      	mov	r3, r0
 8000448:	461a      	mov	r2, r3
 800044a:	69bb      	ldr	r3, [r7, #24]
 800044c:	705a      	strb	r2, [r3, #1]
                }
                break;
 800044e:	e26c      	b.n	800092a <initStateMachine+0x706>

            case MASSA_READ:
            	key = getKeyPressed();
 8000450:	f000 fdaa 	bl	8000fa8 <getKeyPressed>
 8000454:	4603      	mov	r3, r0
 8000456:	461a      	mov	r2, r3
 8000458:	4b3f      	ldr	r3, [pc, #252]	; (8000558 <initStateMachine+0x334>)
 800045a:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,massUserMsg,&displayUpdateStatus);
 800045c:	4b45      	ldr	r3, [pc, #276]	; (8000574 <initStateMachine+0x350>)
 800045e:	681a      	ldr	r2, [r3, #0]
 8000460:	4b3f      	ldr	r3, [pc, #252]	; (8000560 <initStateMachine+0x33c>)
 8000462:	2102      	movs	r1, #2
 8000464:	2003      	movs	r0, #3
 8000466:	f7ff fea7 	bl	80001b8 <updateUserInterface>
                if(key == INSERIR)
 800046a:	4b3b      	ldr	r3, [pc, #236]	; (8000558 <initStateMachine+0x334>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	2b49      	cmp	r3, #73	; 0x49
 8000470:	d111      	bne.n	8000496 <initStateMachine+0x272>
                {
                	IOStatus(&key,&displayUpdateStatus);
 8000472:	493b      	ldr	r1, [pc, #236]	; (8000560 <initStateMachine+0x33c>)
 8000474:	4838      	ldr	r0, [pc, #224]	; (8000558 <initStateMachine+0x334>)
 8000476:	f7ff fec3 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuInsert.userMass++;
 800047a:	69bb      	ldr	r3, [r7, #24]
 800047c:	795b      	ldrb	r3, [r3, #5]
 800047e:	3301      	adds	r3, #1
 8000480:	b2da      	uxtb	r2, r3
 8000482:	69bb      	ldr	r3, [r7, #24]
 8000484:	715a      	strb	r2, [r3, #5]
                    subMenuIniciar->menuState = getNextSub(MASSA_READ);
 8000486:	2004      	movs	r0, #4
 8000488:	f000 fd02 	bl	8000e90 <getNextSub>
 800048c:	4603      	mov	r3, r0
 800048e:	461a      	mov	r2, r3
 8000490:	69bb      	ldr	r3, [r7, #24]
 8000492:	70da      	strb	r2, [r3, #3]
 8000494:	e249      	b.n	800092a <initStateMachine+0x706>
                }
                else if(key == CONFIRMAR)
 8000496:	4b30      	ldr	r3, [pc, #192]	; (8000558 <initStateMachine+0x334>)
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2b43      	cmp	r3, #67	; 0x43
 800049c:	f040 8245 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80004a0:	492f      	ldr	r1, [pc, #188]	; (8000560 <initStateMachine+0x33c>)
 80004a2:	482d      	ldr	r0, [pc, #180]	; (8000558 <initStateMachine+0x334>)
 80004a4:	f7ff feac 	bl	8000200 <IOStatus>
                    setInsertSub(&subMenuIniciar->menuInsert);
 80004a8:	69bb      	ldr	r3, [r7, #24]
 80004aa:	3304      	adds	r3, #4
 80004ac:	4618      	mov	r0, r3
 80004ae:	f000 fd15 	bl	8000edc <setInsertSub>
                    subMenuIniciar->menuState = getNextSub(SOBREC_READ);
 80004b2:	2005      	movs	r0, #5
 80004b4:	f000 fcec 	bl	8000e90 <getNextSub>
 80004b8:	4603      	mov	r3, r0
 80004ba:	461a      	mov	r2, r3
 80004bc:	69bb      	ldr	r3, [r7, #24]
 80004be:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80004c0:	69bb      	ldr	r3, [r7, #24]
 80004c2:	3303      	adds	r3, #3
 80004c4:	4618      	mov	r0, r3
 80004c6:	f000 fcf5 	bl	8000eb4 <setSelectSub>
 80004ca:	4603      	mov	r3, r0
 80004cc:	461a      	mov	r2, r3
 80004ce:	69bb      	ldr	r3, [r7, #24]
 80004d0:	705a      	strb	r2, [r3, #1]
                }
                break;
 80004d2:	e22a      	b.n	800092a <initStateMachine+0x706>

            case SOBREC_READ:
            	key = getKeyPressed();
 80004d4:	f000 fd68 	bl	8000fa8 <getKeyPressed>
 80004d8:	4603      	mov	r3, r0
 80004da:	461a      	mov	r2, r3
 80004dc:	4b1e      	ldr	r3, [pc, #120]	; (8000558 <initStateMachine+0x334>)
 80004de:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,overmassUserMsg,&displayUpdateStatus);
 80004e0:	4b25      	ldr	r3, [pc, #148]	; (8000578 <initStateMachine+0x354>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b1e      	ldr	r3, [pc, #120]	; (8000560 <initStateMachine+0x33c>)
 80004e6:	2102      	movs	r1, #2
 80004e8:	2003      	movs	r0, #3
 80004ea:	f7ff fe65 	bl	80001b8 <updateUserInterface>
                if(key == INSERIR)
 80004ee:	4b1a      	ldr	r3, [pc, #104]	; (8000558 <initStateMachine+0x334>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	2b49      	cmp	r3, #73	; 0x49
 80004f4:	d111      	bne.n	800051a <initStateMachine+0x2f6>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80004f6:	491a      	ldr	r1, [pc, #104]	; (8000560 <initStateMachine+0x33c>)
 80004f8:	4817      	ldr	r0, [pc, #92]	; (8000558 <initStateMachine+0x334>)
 80004fa:	f7ff fe81 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuInsert.userOverMass++;
 80004fe:	69bb      	ldr	r3, [r7, #24]
 8000500:	799b      	ldrb	r3, [r3, #6]
 8000502:	3301      	adds	r3, #1
 8000504:	b2da      	uxtb	r2, r3
 8000506:	69bb      	ldr	r3, [r7, #24]
 8000508:	719a      	strb	r2, [r3, #6]
                    subMenuIniciar->menuState = getNextSub(SOBREC_READ);
 800050a:	2005      	movs	r0, #5
 800050c:	f000 fcc0 	bl	8000e90 <getNextSub>
 8000510:	4603      	mov	r3, r0
 8000512:	461a      	mov	r2, r3
 8000514:	69bb      	ldr	r3, [r7, #24]
 8000516:	70da      	strb	r2, [r3, #3]
 8000518:	e207      	b.n	800092a <initStateMachine+0x706>
                }
                else if(key == CONFIRMAR)
 800051a:	4b0f      	ldr	r3, [pc, #60]	; (8000558 <initStateMachine+0x334>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2b43      	cmp	r3, #67	; 0x43
 8000520:	f040 8203 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 8000524:	490e      	ldr	r1, [pc, #56]	; (8000560 <initStateMachine+0x33c>)
 8000526:	480c      	ldr	r0, [pc, #48]	; (8000558 <initStateMachine+0x334>)
 8000528:	f7ff fe6a 	bl	8000200 <IOStatus>
                    setInsertSub(&subMenuIniciar->menuInsert);
 800052c:	69bb      	ldr	r3, [r7, #24]
 800052e:	3304      	adds	r3, #4
 8000530:	4618      	mov	r0, r3
 8000532:	f000 fcd3 	bl	8000edc <setInsertSub>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000536:	69bb      	ldr	r3, [r7, #24]
 8000538:	3303      	adds	r3, #3
 800053a:	4618      	mov	r0, r3
 800053c:	f000 fcba 	bl	8000eb4 <setSelectSub>
 8000540:	4603      	mov	r3, r0
 8000542:	461a      	mov	r2, r3
 8000544:	69bb      	ldr	r3, [r7, #24]
 8000546:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(START);
 8000548:	2006      	movs	r0, #6
 800054a:	f000 fca1 	bl	8000e90 <getNextSub>
 800054e:	4603      	mov	r3, r0
 8000550:	461a      	mov	r2, r3
 8000552:	69bb      	ldr	r3, [r7, #24]
 8000554:	70da      	strb	r2, [r3, #3]
                }
                break;
 8000556:	e1e8      	b.n	800092a <initStateMachine+0x706>
 8000558:	200000ec 	.word	0x200000ec
 800055c:	20000010 	.word	0x20000010
 8000560:	200000ed 	.word	0x200000ed
 8000564:	40011000 	.word	0x40011000
 8000568:	20000014 	.word	0x20000014
 800056c:	20000018 	.word	0x20000018
 8000570:	2000001c 	.word	0x2000001c
 8000574:	20000020 	.word	0x20000020
 8000578:	20000024 	.word	0x20000024

            case START:
            	key = getKeyPressed();
 800057c:	f000 fd14 	bl	8000fa8 <getKeyPressed>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	4ba2      	ldr	r3, [pc, #648]	; (8000810 <initStateMachine+0x5ec>)
 8000586:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,startreadUserMsg,&displayUpdateStatus);
 8000588:	4ba2      	ldr	r3, [pc, #648]	; (8000814 <initStateMachine+0x5f0>)
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	4ba2      	ldr	r3, [pc, #648]	; (8000818 <initStateMachine+0x5f4>)
 800058e:	2102      	movs	r1, #2
 8000590:	2003      	movs	r0, #3
 8000592:	f7ff fe11 	bl	80001b8 <updateUserInterface>
                if(key == CONFIRMAR)
 8000596:	4b9e      	ldr	r3, [pc, #632]	; (8000810 <initStateMachine+0x5ec>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b43      	cmp	r3, #67	; 0x43
 800059c:	f040 81c5 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80005a0:	499d      	ldr	r1, [pc, #628]	; (8000818 <initStateMachine+0x5f4>)
 80005a2:	489b      	ldr	r0, [pc, #620]	; (8000810 <initStateMachine+0x5ec>)
 80005a4:	f7ff fe2c 	bl	8000200 <IOStatus>
                    //INICIA LEITURA (LIGA ENCODER, PONTE, O QUE FOR
                    subMenuIniciar->menuState = getNextSub(READING);
 80005a8:	2007      	movs	r0, #7
 80005aa:	f000 fc71 	bl	8000e90 <getNextSub>
 80005ae:	4603      	mov	r3, r0
 80005b0:	461a      	mov	r2, r3
 80005b2:	69bb      	ldr	r3, [r7, #24]
 80005b4:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80005b6:	69bb      	ldr	r3, [r7, #24]
 80005b8:	3303      	adds	r3, #3
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fc7a 	bl	8000eb4 <setSelectSub>
 80005c0:	4603      	mov	r3, r0
 80005c2:	461a      	mov	r2, r3
 80005c4:	69bb      	ldr	r3, [r7, #24]
 80005c6:	705a      	strb	r2, [r3, #1]
                }
            break;
 80005c8:	e1af      	b.n	800092a <initStateMachine+0x706>

            case READING:
            	key = getKeyPressed();
 80005ca:	f000 fced 	bl	8000fa8 <getKeyPressed>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b8f      	ldr	r3, [pc, #572]	; (8000810 <initStateMachine+0x5ec>)
 80005d4:	701a      	strb	r2, [r3, #0]
            	//APRESENTAR OS DADOS LIDOS AQUI
                 //DISPLAY
            	updateUserInterface(3,2,testMsg,&displayUpdateStatus);
 80005d6:	4b91      	ldr	r3, [pc, #580]	; (800081c <initStateMachine+0x5f8>)
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	4b8f      	ldr	r3, [pc, #572]	; (8000818 <initStateMachine+0x5f4>)
 80005dc:	2102      	movs	r1, #2
 80005de:	2003      	movs	r0, #3
 80005e0:	f7ff fdea 	bl	80001b8 <updateUserInterface>
                if(key == PARAR)
 80005e4:	4b8a      	ldr	r3, [pc, #552]	; (8000810 <initStateMachine+0x5ec>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b50      	cmp	r3, #80	; 0x50
 80005ea:	d10b      	bne.n	8000604 <initStateMachine+0x3e0>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80005ec:	498a      	ldr	r1, [pc, #552]	; (8000818 <initStateMachine+0x5f4>)
 80005ee:	4888      	ldr	r0, [pc, #544]	; (8000810 <initStateMachine+0x5ec>)
 80005f0:	f7ff fe06 	bl	8000200 <IOStatus>
                	subMenuIniciar->menuState = getNextSub(STOP);
 80005f4:	2008      	movs	r0, #8
 80005f6:	f000 fc4b 	bl	8000e90 <getNextSub>
 80005fa:	4603      	mov	r3, r0
 80005fc:	461a      	mov	r2, r3
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	70da      	strb	r2, [r3, #3]
 8000602:	e192      	b.n	800092a <initStateMachine+0x706>
                }

                //Teste results
                else if(key==AMOSTRA)
 8000604:	4b82      	ldr	r3, [pc, #520]	; (8000810 <initStateMachine+0x5ec>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b3b      	cmp	r3, #59	; 0x3b
 800060a:	f040 818e 	bne.w	800092a <initStateMachine+0x706>
                {
                    result.sample++;
 800060e:	7a3b      	ldrb	r3, [r7, #8]
 8000610:	3301      	adds	r3, #1
 8000612:	b2db      	uxtb	r3, r3
 8000614:	723b      	strb	r3, [r7, #8]
                    result.ucAltDistance+=5;
 8000616:	7d3b      	ldrb	r3, [r7, #20]
 8000618:	3305      	adds	r3, #5
 800061a:	b2db      	uxtb	r3, r3
 800061c:	753b      	strb	r3, [r7, #20]
                    result.uiVooTime +=10;
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	330a      	adds	r3, #10
 8000622:	613b      	str	r3, [r7, #16]
                    result.ulReadingTime += 100;
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3364      	adds	r3, #100	; 0x64
 8000628:	60fb      	str	r3, [r7, #12]
                    arraySample[idx] = result.sample;
 800062a:	7fbb      	ldrb	r3, [r7, #30]
 800062c:	7a39      	ldrb	r1, [r7, #8]
 800062e:	4a7c      	ldr	r2, [pc, #496]	; (8000820 <initStateMachine+0x5fc>)
 8000630:	54d1      	strb	r1, [r2, r3]
                    arrayAltDistance[idx] = result.ucAltDistance;
 8000632:	7fbb      	ldrb	r3, [r7, #30]
 8000634:	7d39      	ldrb	r1, [r7, #20]
 8000636:	4a7b      	ldr	r2, [pc, #492]	; (8000824 <initStateMachine+0x600>)
 8000638:	54d1      	strb	r1, [r2, r3]
                    arrayVooTime[idx] = result.uiVooTime;
 800063a:	7fbb      	ldrb	r3, [r7, #30]
 800063c:	693a      	ldr	r2, [r7, #16]
 800063e:	497a      	ldr	r1, [pc, #488]	; (8000828 <initStateMachine+0x604>)
 8000640:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    arrayReadingTime[idx] = result.ulReadingTime;
 8000644:	7fbb      	ldrb	r3, [r7, #30]
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	4978      	ldr	r1, [pc, #480]	; (800082c <initStateMachine+0x608>)
 800064a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    idx++;
 800064e:	7fbb      	ldrb	r3, [r7, #30]
 8000650:	3301      	adds	r3, #1
 8000652:	77bb      	strb	r3, [r7, #30]
                }
                //
            break;
 8000654:	e169      	b.n	800092a <initStateMachine+0x706>

            case STOP:
            	key = getKeyPressed();
 8000656:	f000 fca7 	bl	8000fa8 <getKeyPressed>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	4b6c      	ldr	r3, [pc, #432]	; (8000810 <initStateMachine+0x5ec>)
 8000660:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,stopreadUserMsg,&displayUpdateStatus);
 8000662:	4b73      	ldr	r3, [pc, #460]	; (8000830 <initStateMachine+0x60c>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4b6c      	ldr	r3, [pc, #432]	; (8000818 <initStateMachine+0x5f4>)
 8000668:	2102      	movs	r1, #2
 800066a:	2003      	movs	r0, #3
 800066c:	f7ff fda4 	bl	80001b8 <updateUserInterface>
                if(key == CONFIRMAR)
 8000670:	4b67      	ldr	r3, [pc, #412]	; (8000810 <initStateMachine+0x5ec>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2b43      	cmp	r3, #67	; 0x43
 8000676:	f040 8158 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 800067a:	4967      	ldr	r1, [pc, #412]	; (8000818 <initStateMachine+0x5f4>)
 800067c:	4864      	ldr	r0, [pc, #400]	; (8000810 <initStateMachine+0x5ec>)
 800067e:	f7ff fdbf 	bl	8000200 <IOStatus>
                    //PARA LEITURA, DESLIGA TIMER, ENCODER, O QUE FOR
                    subMenuIniciar->menuState = getNextSub(DISP_RESULTS);
 8000682:	2009      	movs	r0, #9
 8000684:	f000 fc04 	bl	8000e90 <getNextSub>
 8000688:	4603      	mov	r3, r0
 800068a:	461a      	mov	r2, r3
 800068c:	69bb      	ldr	r3, [r7, #24]
 800068e:	70da      	strb	r2, [r3, #3]
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 8000690:	69bb      	ldr	r3, [r7, #24]
 8000692:	3303      	adds	r3, #3
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fc0d 	bl	8000eb4 <setSelectSub>
 800069a:	4603      	mov	r3, r0
 800069c:	461a      	mov	r2, r3
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	705a      	strb	r2, [r3, #1]
                }
                break;
 80006a2:	e142      	b.n	800092a <initStateMachine+0x706>

            case DISP_RESULTS:
            	key = getKeyPressed();
 80006a4:	f000 fc80 	bl	8000fa8 <getKeyPressed>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b58      	ldr	r3, [pc, #352]	; (8000810 <initStateMachine+0x5ec>)
 80006ae:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,resultsUserMsg,&displayUpdateStatus);
 80006b0:	4b60      	ldr	r3, [pc, #384]	; (8000834 <initStateMachine+0x610>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4b58      	ldr	r3, [pc, #352]	; (8000818 <initStateMachine+0x5f4>)
 80006b6:	2102      	movs	r1, #2
 80006b8:	2003      	movs	r0, #3
 80006ba:	f7ff fd7d 	bl	80001b8 <updateUserInterface>

                if(key == PARAR)
 80006be:	4b54      	ldr	r3, [pc, #336]	; (8000810 <initStateMachine+0x5ec>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b50      	cmp	r3, #80	; 0x50
 80006c4:	d10b      	bne.n	80006de <initStateMachine+0x4ba>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80006c6:	4954      	ldr	r1, [pc, #336]	; (8000818 <initStateMachine+0x5f4>)
 80006c8:	4851      	ldr	r0, [pc, #324]	; (8000810 <initStateMachine+0x5ec>)
 80006ca:	f7ff fd99 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuState = getNextSub(SAVE_DATA);
 80006ce:	200b      	movs	r0, #11
 80006d0:	f000 fbde 	bl	8000e90 <getNextSub>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	69bb      	ldr	r3, [r7, #24]
 80006da:	70da      	strb	r2, [r3, #3]
 80006dc:	e125      	b.n	800092a <initStateMachine+0x706>
                }
                else if(key == CONFIRMAR)
 80006de:	4b4c      	ldr	r3, [pc, #304]	; (8000810 <initStateMachine+0x5ec>)
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	2b43      	cmp	r3, #67	; 0x43
 80006e4:	f040 8121 	bne.w	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80006e8:	494b      	ldr	r1, [pc, #300]	; (8000818 <initStateMachine+0x5f4>)
 80006ea:	4849      	ldr	r0, [pc, #292]	; (8000810 <initStateMachine+0x5ec>)
 80006ec:	f7ff fd88 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	3303      	adds	r3, #3
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 fbdd 	bl	8000eb4 <setSelectSub>
 80006fa:	4603      	mov	r3, r0
 80006fc:	461a      	mov	r2, r3
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	705a      	strb	r2, [r3, #1]
                    subMenuIniciar->menuState = getNextSub(RESULTS);
 8000702:	200a      	movs	r0, #10
 8000704:	f000 fbc4 	bl	8000e90 <getNextSub>
 8000708:	4603      	mov	r3, r0
 800070a:	461a      	mov	r2, r3
 800070c:	69bb      	ldr	r3, [r7, #24]
 800070e:	70da      	strb	r2, [r3, #3]
                }
            break;
 8000710:	e10b      	b.n	800092a <initStateMachine+0x706>

            case RESULTS:
				updateUserInterface(3,2,testMsg,&displayUpdateStatus);
 8000712:	4b42      	ldr	r3, [pc, #264]	; (800081c <initStateMachine+0x5f8>)
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	4b40      	ldr	r3, [pc, #256]	; (8000818 <initStateMachine+0x5f4>)
 8000718:	2102      	movs	r1, #2
 800071a:	2003      	movs	r0, #3
 800071c:	f7ff fd4c 	bl	80001b8 <updateUserInterface>
                //Teste results
                if(i<idx)
 8000720:	7ffa      	ldrb	r2, [r7, #31]
 8000722:	7fbb      	ldrb	r3, [r7, #30]
 8000724:	429a      	cmp	r2, r3
 8000726:	d21d      	bcs.n	8000764 <initStateMachine+0x540>
                {
                  printf("RESULTADO %d\n",arraySample[i]);
 8000728:	7ffb      	ldrb	r3, [r7, #31]
 800072a:	4a3d      	ldr	r2, [pc, #244]	; (8000820 <initStateMachine+0x5fc>)
 800072c:	5cd3      	ldrb	r3, [r2, r3]
 800072e:	4619      	mov	r1, r3
 8000730:	4841      	ldr	r0, [pc, #260]	; (8000838 <initStateMachine+0x614>)
 8000732:	f003 fc3b 	bl	8003fac <iprintf>
                printf("Altura = %d\n",arrayAltDistance[i]);
 8000736:	7ffb      	ldrb	r3, [r7, #31]
 8000738:	4a3a      	ldr	r2, [pc, #232]	; (8000824 <initStateMachine+0x600>)
 800073a:	5cd3      	ldrb	r3, [r2, r3]
 800073c:	4619      	mov	r1, r3
 800073e:	483f      	ldr	r0, [pc, #252]	; (800083c <initStateMachine+0x618>)
 8000740:	f003 fc34 	bl	8003fac <iprintf>
                printf("Tempo de voo = %d\n",arrayVooTime[i]);
 8000744:	7ffb      	ldrb	r3, [r7, #31]
 8000746:	4a38      	ldr	r2, [pc, #224]	; (8000828 <initStateMachine+0x604>)
 8000748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800074c:	4619      	mov	r1, r3
 800074e:	483c      	ldr	r0, [pc, #240]	; (8000840 <initStateMachine+0x61c>)
 8000750:	f003 fc2c 	bl	8003fac <iprintf>
                printf("Tempo de leitura = %d\n",arrayReadingTime[i]);
 8000754:	7ffb      	ldrb	r3, [r7, #31]
 8000756:	4a35      	ldr	r2, [pc, #212]	; (800082c <initStateMachine+0x608>)
 8000758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800075c:	4619      	mov	r1, r3
 800075e:	4839      	ldr	r0, [pc, #228]	; (8000844 <initStateMachine+0x620>)
 8000760:	f003 fc24 	bl	8003fac <iprintf>
                }
                //

                subMenuIniciar->menuDisplay = getDisplaySub(&subMenuIniciar->menuDisplay);
 8000764:	69bb      	ldr	r3, [r7, #24]
 8000766:	3302      	adds	r3, #2
 8000768:	4618      	mov	r0, r3
 800076a:	f000 fc0f 	bl	8000f8c <getDisplaySub>
 800076e:	4603      	mov	r3, r0
 8000770:	461a      	mov	r2, r3
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	709a      	strb	r2, [r3, #2]
            	key = getKeyPressed();
 8000776:	f000 fc17 	bl	8000fa8 <getKeyPressed>
 800077a:	4603      	mov	r3, r0
 800077c:	461a      	mov	r2, r3
 800077e:	4b24      	ldr	r3, [pc, #144]	; (8000810 <initStateMachine+0x5ec>)
 8000780:	701a      	strb	r2, [r3, #0]
                if(key == AVANCAR)
 8000782:	4b23      	ldr	r3, [pc, #140]	; (8000810 <initStateMachine+0x5ec>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b41      	cmp	r3, #65	; 0x41
 8000788:	d114      	bne.n	80007b4 <initStateMachine+0x590>
                {
                	IOStatus(&key,&displayUpdateStatus);
 800078a:	4923      	ldr	r1, [pc, #140]	; (8000818 <initStateMachine+0x5f4>)
 800078c:	4820      	ldr	r0, [pc, #128]	; (8000810 <initStateMachine+0x5ec>)
 800078e:	f7ff fd37 	bl	8000200 <IOStatus>
                    //Teste results
                    i++;
 8000792:	7ffb      	ldrb	r3, [r7, #31]
 8000794:	3301      	adds	r3, #1
 8000796:	77fb      	strb	r3, [r7, #31]
                    if(i==idx)
 8000798:	7ffa      	ldrb	r2, [r7, #31]
 800079a:	7fbb      	ldrb	r3, [r7, #30]
 800079c:	429a      	cmp	r2, r3
 800079e:	d101      	bne.n	80007a4 <initStateMachine+0x580>
                    {
                        i=0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	77fb      	strb	r3, [r7, #31]
                    }
                    //
                    subMenuIniciar->menuState = getNextSub(RESULTS);
 80007a4:	200a      	movs	r0, #10
 80007a6:	f000 fb73 	bl	8000e90 <getNextSub>
 80007aa:	4603      	mov	r3, r0
 80007ac:	461a      	mov	r2, r3
 80007ae:	69bb      	ldr	r3, [r7, #24]
 80007b0:	70da      	strb	r2, [r3, #3]
 80007b2:	e0ba      	b.n	800092a <initStateMachine+0x706>
                }
                else if(key == PARAR)
 80007b4:	4b16      	ldr	r3, [pc, #88]	; (8000810 <initStateMachine+0x5ec>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b50      	cmp	r3, #80	; 0x50
 80007ba:	f040 80b6 	bne.w	800092a <initStateMachine+0x706>
				{
                	IOStatus(&key,&displayUpdateStatus);
 80007be:	4916      	ldr	r1, [pc, #88]	; (8000818 <initStateMachine+0x5f4>)
 80007c0:	4813      	ldr	r0, [pc, #76]	; (8000810 <initStateMachine+0x5ec>)
 80007c2:	f7ff fd1d 	bl	8000200 <IOStatus>
					subMenuIniciar->menuState = getNextSub(SAVE_DATA);
 80007c6:	200b      	movs	r0, #11
 80007c8:	f000 fb62 	bl	8000e90 <getNextSub>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	70da      	strb	r2, [r3, #3]
				}
            break;
 80007d4:	e0a9      	b.n	800092a <initStateMachine+0x706>

            case SAVE_DATA:
            	key = getKeyPressed();
 80007d6:	f000 fbe7 	bl	8000fa8 <getKeyPressed>
 80007da:	4603      	mov	r3, r0
 80007dc:	461a      	mov	r2, r3
 80007de:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <initStateMachine+0x5ec>)
 80007e0:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,saveUserMsg,&displayUpdateStatus);
 80007e2:	4b19      	ldr	r3, [pc, #100]	; (8000848 <initStateMachine+0x624>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <initStateMachine+0x5f4>)
 80007e8:	2102      	movs	r1, #2
 80007ea:	2003      	movs	r0, #3
 80007ec:	f7ff fce4 	bl	80001b8 <updateUserInterface>
                if(key == AVANCAR)
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <initStateMachine+0x5ec>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b41      	cmp	r3, #65	; 0x41
 80007f6:	d129      	bne.n	800084c <initStateMachine+0x628>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80007f8:	4907      	ldr	r1, [pc, #28]	; (8000818 <initStateMachine+0x5f4>)
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <initStateMachine+0x5ec>)
 80007fc:	f7ff fd00 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuState = getNextSub(CANCEL_SAVE);
 8000800:	200c      	movs	r0, #12
 8000802:	f000 fb45 	bl	8000e90 <getNextSub>
 8000806:	4603      	mov	r3, r0
 8000808:	461a      	mov	r2, r3
 800080a:	69bb      	ldr	r3, [r7, #24]
 800080c:	70da      	strb	r2, [r3, #3]
 800080e:	e08c      	b.n	800092a <initStateMachine+0x706>
 8000810:	200000ec 	.word	0x200000ec
 8000814:	20000028 	.word	0x20000028
 8000818:	200000ed 	.word	0x200000ed
 800081c:	20000054 	.word	0x20000054
 8000820:	200000f0 	.word	0x200000f0
 8000824:	200000fc 	.word	0x200000fc
 8000828:	20000108 	.word	0x20000108
 800082c:	2000012c 	.word	0x2000012c
 8000830:	2000002c 	.word	0x2000002c
 8000834:	20000030 	.word	0x20000030
 8000838:	08005154 	.word	0x08005154
 800083c:	08005164 	.word	0x08005164
 8000840:	08005174 	.word	0x08005174
 8000844:	08005188 	.word	0x08005188
 8000848:	20000034 	.word	0x20000034
                }
                else if(key == CONFIRMAR)
 800084c:	4b3c      	ldr	r3, [pc, #240]	; (8000940 <initStateMachine+0x71c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b43      	cmp	r3, #67	; 0x43
 8000852:	d16a      	bne.n	800092a <initStateMachine+0x706>
                {
                	IOStatus(&key,&displayUpdateStatus);
 8000854:	493b      	ldr	r1, [pc, #236]	; (8000944 <initStateMachine+0x720>)
 8000856:	483a      	ldr	r0, [pc, #232]	; (8000940 <initStateMachine+0x71c>)
 8000858:	f7ff fcd2 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	3303      	adds	r3, #3
 8000860:	4618      	mov	r0, r3
 8000862:	f000 fb27 	bl	8000eb4 <setSelectSub>
 8000866:	4603      	mov	r3, r0
 8000868:	461a      	mov	r2, r3
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	705a      	strb	r2, [r3, #1]
                    updateUserInterface(3,2,savedUserMsg,&displayUpdateStatus);
 800086e:	4b36      	ldr	r3, [pc, #216]	; (8000948 <initStateMachine+0x724>)
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	4b34      	ldr	r3, [pc, #208]	; (8000944 <initStateMachine+0x720>)
 8000874:	2102      	movs	r1, #2
 8000876:	2003      	movs	r0, #3
 8000878:	f7ff fc9e 	bl	80001b8 <updateUserInterface>
                    subMenuIniciar->menuState = getNextSub(COMM_OFF);
 800087c:	2001      	movs	r0, #1
 800087e:	f000 fb07 	bl	8000e90 <getNextSub>
 8000882:	4603      	mov	r3, r0
 8000884:	461a      	mov	r2, r3
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	70da      	strb	r2, [r3, #3]
                    key = MENU; // ta errado mas coloquei aqui pra teste
 800088a:	4b2d      	ldr	r3, [pc, #180]	; (8000940 <initStateMachine+0x71c>)
 800088c:	224d      	movs	r2, #77	; 0x4d
 800088e:	701a      	strb	r2, [r3, #0]
                }
            break;
 8000890:	e04b      	b.n	800092a <initStateMachine+0x706>

            case CANCEL_SAVE:
            	key = getKeyPressed();
 8000892:	f000 fb89 	bl	8000fa8 <getKeyPressed>
 8000896:	4603      	mov	r3, r0
 8000898:	461a      	mov	r2, r3
 800089a:	4b29      	ldr	r3, [pc, #164]	; (8000940 <initStateMachine+0x71c>)
 800089c:	701a      	strb	r2, [r3, #0]
				updateUserInterface(3,2,cancelUserMsg,&displayUpdateStatus);
 800089e:	4b2b      	ldr	r3, [pc, #172]	; (800094c <initStateMachine+0x728>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	4b28      	ldr	r3, [pc, #160]	; (8000944 <initStateMachine+0x720>)
 80008a4:	2102      	movs	r1, #2
 80008a6:	2003      	movs	r0, #3
 80008a8:	f7ff fc86 	bl	80001b8 <updateUserInterface>
                if(key == AVANCAR)
 80008ac:	4b24      	ldr	r3, [pc, #144]	; (8000940 <initStateMachine+0x71c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2b41      	cmp	r3, #65	; 0x41
 80008b2:	d10b      	bne.n	80008cc <initStateMachine+0x6a8>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80008b4:	4923      	ldr	r1, [pc, #140]	; (8000944 <initStateMachine+0x720>)
 80008b6:	4822      	ldr	r0, [pc, #136]	; (8000940 <initStateMachine+0x71c>)
 80008b8:	f7ff fca2 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuState = getNextSub(SAVE_DATA);
 80008bc:	200b      	movs	r0, #11
 80008be:	f000 fae7 	bl	8000e90 <getNextSub>
 80008c2:	4603      	mov	r3, r0
 80008c4:	461a      	mov	r2, r3
 80008c6:	69bb      	ldr	r3, [r7, #24]
 80008c8:	70da      	strb	r2, [r3, #3]
 80008ca:	e02d      	b.n	8000928 <initStateMachine+0x704>
                }
                else if(key == CONFIRMAR)
 80008cc:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <initStateMachine+0x71c>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b43      	cmp	r3, #67	; 0x43
 80008d2:	d129      	bne.n	8000928 <initStateMachine+0x704>
                {
                	IOStatus(&key,&displayUpdateStatus);
 80008d4:	491b      	ldr	r1, [pc, #108]	; (8000944 <initStateMachine+0x720>)
 80008d6:	481a      	ldr	r0, [pc, #104]	; (8000940 <initStateMachine+0x71c>)
 80008d8:	f7ff fc92 	bl	8000200 <IOStatus>
                    subMenuIniciar->menuSelect = setSelectSub(&subMenuIniciar->menuState);
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	3303      	adds	r3, #3
 80008e0:	4618      	mov	r0, r3
 80008e2:	f000 fae7 	bl	8000eb4 <setSelectSub>
 80008e6:	4603      	mov	r3, r0
 80008e8:	461a      	mov	r2, r3
 80008ea:	69bb      	ldr	r3, [r7, #24]
 80008ec:	705a      	strb	r2, [r3, #1]
                    updateUserInterface(3,2,canceledUserMsg,&displayUpdateStatus);
 80008ee:	4b18      	ldr	r3, [pc, #96]	; (8000950 <initStateMachine+0x72c>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <initStateMachine+0x720>)
 80008f4:	2102      	movs	r1, #2
 80008f6:	2003      	movs	r0, #3
 80008f8:	f7ff fc5e 	bl	80001b8 <updateUserInterface>
                    ////Teste results
                    result.sample=0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	723b      	strb	r3, [r7, #8]
                    result.ucAltDistance=0;
 8000900:	2300      	movs	r3, #0
 8000902:	753b      	strb	r3, [r7, #20]
                    result.uiVooTime =0;
 8000904:	2300      	movs	r3, #0
 8000906:	613b      	str	r3, [r7, #16]
                    result.ulReadingTime = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
                    idx = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	77bb      	strb	r3, [r7, #30]
                    i=0;
 8000910:	2300      	movs	r3, #0
 8000912:	77fb      	strb	r3, [r7, #31]
                    //
                    subMenuIniciar->menuState = getNextSub(COMM_OFF);
 8000914:	2001      	movs	r0, #1
 8000916:	f000 fabb 	bl	8000e90 <getNextSub>
 800091a:	4603      	mov	r3, r0
 800091c:	461a      	mov	r2, r3
 800091e:	69bb      	ldr	r3, [r7, #24]
 8000920:	70da      	strb	r2, [r3, #3]
                    key = MENU; // ta errado mas coloquei aqui pra teste
 8000922:	4b07      	ldr	r3, [pc, #28]	; (8000940 <initStateMachine+0x71c>)
 8000924:	224d      	movs	r2, #77	; 0x4d
 8000926:	701a      	strb	r2, [r3, #0]
                }
            break;
 8000928:	bf00      	nop
    while(key != MENU)
 800092a:	4b05      	ldr	r3, [pc, #20]	; (8000940 <initStateMachine+0x71c>)
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	2b4d      	cmp	r3, #77	; 0x4d
 8000930:	f47f ac8b 	bne.w	800024a <initStateMachine+0x26>
        }
    }
}
 8000934:	bf00      	nop
 8000936:	4618      	mov	r0, r3
 8000938:	3720      	adds	r7, #32
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200000ec 	.word	0x200000ec
 8000944:	200000ed 	.word	0x200000ed
 8000948:	20000038 	.word	0x20000038
 800094c:	2000003c 	.word	0x2000003c
 8000950:	20000040 	.word	0x20000040

08000954 <begin>:
/* @param4    : Tamanho da matriz de caractere do display (LCD_5x10DOTS ou LCD_5x8DOTS) 														  */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void begin(LiquidCrystal *lcd, uint8_t cols, uint8_t lines, uint8_t dotsize) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af02      	add	r7, sp, #8
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	4608      	mov	r0, r1
 800095e:	4611      	mov	r1, r2
 8000960:	461a      	mov	r2, r3
 8000962:	4603      	mov	r3, r0
 8000964:	70fb      	strb	r3, [r7, #3]
 8000966:	460b      	mov	r3, r1
 8000968:	70bb      	strb	r3, [r7, #2]
 800096a:	4613      	mov	r3, r2
 800096c:	707b      	strb	r3, [r7, #1]

	LiquidCrystal zero = {0};
 800096e:	f107 0308 	add.w	r3, r7, #8
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
	*lcd = zero;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	461a      	mov	r2, r3
 800097c:	f107 0308 	add.w	r3, r7, #8
 8000980:	cb03      	ldmia	r3!, {r0, r1}
 8000982:	6010      	str	r0, [r2, #0]
 8000984:	6051      	str	r1, [r2, #4]

	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 8000986:	2200      	movs	r2, #0
 8000988:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800098c:	486c      	ldr	r0, [pc, #432]	; (8000b40 <begin+0x1ec>)
 800098e:	f001 fe3b 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000998:	4869      	ldr	r0, [pc, #420]	; (8000b40 <begin+0x1ec>)
 800099a:	f001 fe35 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009a4:	4866      	ldr	r0, [pc, #408]	; (8000b40 <begin+0x1ec>)
 80009a6:	f001 fe2f 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009b0:	4863      	ldr	r0, [pc, #396]	; (8000b40 <begin+0x1ec>)
 80009b2:	f001 fe29 	bl	8002608 <HAL_GPIO_WritePin>

  	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2108      	movs	r1, #8
 80009ba:	4861      	ldr	r0, [pc, #388]	; (8000b40 <begin+0x1ec>)
 80009bc:	f001 fe24 	bl	8002608 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c6:	485f      	ldr	r0, [pc, #380]	; (8000b44 <begin+0x1f0>)
 80009c8:	f001 fe1e 	bl	8002608 <HAL_GPIO_WritePin>

	#if defined(LCD_8BITMODE)
	HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin,GPIO_PIN_RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d2:	485c      	ldr	r0, [pc, #368]	; (8000b44 <begin+0x1f0>)
 80009d4:	f001 fe18 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin,GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009de:	4859      	ldr	r0, [pc, #356]	; (8000b44 <begin+0x1f0>)
 80009e0:	f001 fe12 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin,GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ea:	4856      	ldr	r0, [pc, #344]	; (8000b44 <begin+0x1f0>)
 80009ec:	f001 fe0c 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin,GPIO_PIN_RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009f6:	4853      	ldr	r0, [pc, #332]	; (8000b44 <begin+0x1f0>)
 80009f8:	f001 fe06 	bl	8002608 <HAL_GPIO_WritePin>
	#endif

	#if defined(LCD_RW_GPIO_Port) && defined(LCD_RW_Pin)
	HAL_GPIO_WritePin(LCD_RW_GPIO_Port,LCD_RW_Pin,GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a02:	4850      	ldr	r0, [pc, #320]	; (8000b44 <begin+0x1f0>)
 8000a04:	f001 fe00 	bl	8002608 <HAL_GPIO_WritePin>
	#endif

	if (lines > 1) {
 8000a08:	78bb      	ldrb	r3, [r7, #2]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d906      	bls.n	8000a1c <begin+0xc8>
		lcd->_displayfunction |= LCD_2LINE;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	f043 0308 	orr.w	r3, r3, #8
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	701a      	strb	r2, [r3, #0]
	}
	lcd->_numlines = lines;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	78ba      	ldrb	r2, [r7, #2]
 8000a20:	70da      	strb	r2, [r3, #3]

	setRowOffsets(lcd,0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000a22:	78fa      	ldrb	r2, [r7, #3]
 8000a24:	78fb      	ldrb	r3, [r7, #3]
 8000a26:	3340      	adds	r3, #64	; 0x40
 8000a28:	9300      	str	r3, [sp, #0]
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	2240      	movs	r2, #64	; 0x40
 8000a2e:	2100      	movs	r1, #0
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f000 f9e1 	bl	8000df8 <setRowOffsets>

	// for some 1 line displays you can select a 10 pixel high font
	if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000a36:	787b      	ldrb	r3, [r7, #1]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d009      	beq.n	8000a50 <begin+0xfc>
 8000a3c:	78bb      	ldrb	r3, [r7, #2]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d106      	bne.n	8000a50 <begin+0xfc>
		lcd->_displayfunction |= LCD_5x10DOTS;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	f043 0304 	orr.w	r3, r3, #4
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	701a      	strb	r2, [r3, #0]
  	}

    // Veja Pg 45/46 para especificaes de inicializao!
    // De acordo com o datasheet, precisamos de pelo menos 40ms aps a alimentao atingir 2.7V
    // Vamos aguardar 50ms para ter uma pequena margem
    HAL_Delay(50);
 8000a50:	2032      	movs	r0, #50	; 0x32
 8000a52:	f001 f913 	bl	8001c7c <HAL_Delay>

  	// Colocamos RS e RW em low para comear os comandos
  	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2108      	movs	r1, #8
 8000a5a:	4839      	ldr	r0, [pc, #228]	; (8000b40 <begin+0x1ec>)
 8000a5c:	f001 fdd4 	bl	8002608 <HAL_GPIO_WritePin>
  	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a66:	4837      	ldr	r0, [pc, #220]	; (8000b44 <begin+0x1f0>)
 8000a68:	f001 fdce 	bl	8002608 <HAL_GPIO_WritePin>

	#if defined(LCD_RW_GPIO_Port) && defined(LCD_RW_Pin)
  	HAL_GPIO_WritePin(LCD_RW_GPIO_Port, LCD_RW_Pin, GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a72:	4834      	ldr	r0, [pc, #208]	; (8000b44 <begin+0x1f0>)
 8000a74:	f001 fdc8 	bl	8002608 <HAL_GPIO_WritePin>
	#endif

  	// Coloca o LCD em 4bit ou 8bit mode
  	if ((lcd->_displayfunction | LCD_4BITMODE)) {
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d015      	beq.n	8000aac <begin+0x158>
		// Sequncia a seguir conforme Hitachi HD44780 datasheet
		// Figura 24, pg 46

		// Comea com modo 8bit, ento tenta configurar para  modo 4bit.
		write4bits(0x03);
 8000a80:	2003      	movs	r0, #3
 8000a82:	f000 f903 	bl	8000c8c <write4bits>
		HAL_Delay(5); 		// wait min 4.1ms
 8000a86:	2005      	movs	r0, #5
 8000a88:	f001 f8f8 	bl	8001c7c <HAL_Delay>

		// Segundo envio
		write4bits(0x03);
 8000a8c:	2003      	movs	r0, #3
 8000a8e:	f000 f8fd 	bl	8000c8c <write4bits>
		HAL_Delay(5); // wait min 4.1ms
 8000a92:	2005      	movs	r0, #5
 8000a94:	f001 f8f2 	bl	8001c7c <HAL_Delay>

		// Terceiro envio
		write4bits(0x03);
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f000 f8f7 	bl	8000c8c <write4bits>
		HAL_Delay(5);
 8000a9e:	2005      	movs	r0, #5
 8000aa0:	f001 f8ec 	bl	8001c7c <HAL_Delay>

		// Configura para interface 4bit
		write4bits(0x02);
 8000aa4:	2002      	movs	r0, #2
 8000aa6:	f000 f8f1 	bl	8000c8c <write4bits>
 8000aaa:	e023      	b.n	8000af4 <begin+0x1a0>

		// Sequncia a seguir conforme Hitachi HD44780 datasheet
		// Figura 23, pg 45 

		// Envia sequncia de comando
		command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	f043 0320 	orr.w	r3, r3, #32
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f000 f98d 	bl	8000dd8 <command>
		HAL_Delay(6);  // wait more than 4.1 ms
 8000abe:	2006      	movs	r0, #6
 8000ac0:	f001 f8dc 	bl	8001c7c <HAL_Delay>

		// Segundo envio
		command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	f043 0320 	orr.w	r3, r3, #32
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	4619      	mov	r1, r3
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f000 f981 	bl	8000dd8 <command>
		HAL_Delay(1);
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	f001 f8d0 	bl	8001c7c <HAL_Delay>

		// Terceiro envio
		command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	f043 0320 	orr.w	r3, r3, #32
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f000 f975 	bl	8000dd8 <command>
		HAL_Delay(1);
 8000aee:	2001      	movs	r0, #1
 8000af0:	f001 f8c4 	bl	8001c7c <HAL_Delay>
    }
	#endif

    // Configura quantidade de linhas, tamanho da fonte, etc
    command(lcd,LCD_FUNCTIONSET | lcd->_displayfunction);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	f043 0320 	orr.w	r3, r3, #32
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	4619      	mov	r1, r3
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f000 f969 	bl	8000dd8 <command>
    HAL_Delay(1);
 8000b06:	2001      	movs	r0, #1
 8000b08:	f001 f8b8 	bl	8001c7c <HAL_Delay>

    // Liga display com cursor piscante por padro
    lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2204      	movs	r2, #4
 8000b10:	705a      	strb	r2, [r3, #1]
    display(lcd);
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	f000 f849 	bl	8000baa <display>

    // Limpa display
    clear(lcd);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f000 f837 	bl	8000b8c <clear>

    // Configura direo do texto padro
    lcd->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2202      	movs	r2, #2
 8000b22:	709a      	strb	r2, [r3, #2]

    // Configura entry mode
    command(lcd,LCD_ENTRYMODESET | lcd->_displaymode);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	789b      	ldrb	r3, [r3, #2]
 8000b28:	f043 0304 	orr.w	r3, r3, #4
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	4619      	mov	r1, r3
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f000 f951 	bl	8000dd8 <command>
}
 8000b36:	bf00      	nop
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40010c00 	.word	0x40010c00
 8000b44:	40010800 	.word	0x40010800

08000b48 <print>:
/* @param2    : Ponteiro para string contendo o texto                                                                                             */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void print(LiquidCrystal *lcd, int8_t *value){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]

	size_t Lengh = strlen(value);
 8000b52:	6838      	ldr	r0, [r7, #0]
 8000b54:	f7ff fafa 	bl	800014c <strlen>
 8000b58:	60b8      	str	r0, [r7, #8]

	for (uint8_t i = 0; i < Lengh; i++){
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	73fb      	strb	r3, [r7, #15]
 8000b5e:	e00c      	b.n	8000b7a <print+0x32>
		write(lcd ,*(value+i));
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	683a      	ldr	r2, [r7, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	f993 3000 	ldrsb.w	r3, [r3]
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f000 f833 	bl	8000bda <write>
	for (uint8_t i = 0; i < Lengh; i++){
 8000b74:	7bfb      	ldrb	r3, [r7, #15]
 8000b76:	3301      	adds	r3, #1
 8000b78:	73fb      	strb	r3, [r7, #15]
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
 8000b7c:	68ba      	ldr	r2, [r7, #8]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d8ee      	bhi.n	8000b60 <print+0x18>
	}
}
 8000b82:	bf00      	nop
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <clear>:
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void clear(LiquidCrystal *lcd)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
    command(lcd,LCD_CLEARDISPLAY);  // limpa display e seta cursor para posio 0,0
 8000b94:	2101      	movs	r1, #1
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f000 f91e 	bl	8000dd8 <command>
    HAL_Delay(2);  				    // aguarda execuo por parte do display
 8000b9c:	2002      	movs	r0, #2
 8000b9e:	f001 f86d 	bl	8001c7c <HAL_Delay>
}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <display>:
/* @param1    : Ponteiro para display que ser manipulado pela funo                                                                             */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void display(LiquidCrystal *lcd) {
 8000baa:	b580      	push	{r7, lr}
 8000bac:	b082      	sub	sp, #8
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
    lcd->_displaycontrol |= LCD_DISPLAYON;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	785b      	ldrb	r3, [r3, #1]
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	705a      	strb	r2, [r3, #1]
    command(lcd,LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	785b      	ldrb	r3, [r3, #1]
 8000bc4:	f043 0308 	orr.w	r3, r3, #8
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	4619      	mov	r1, r3
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f000 f903 	bl	8000dd8 <command>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <write>:
/* @param2    : Valor do caractere que dever ser escrito			                                                                              */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void write(LiquidCrystal *lcd, uint8_t value) {
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b082      	sub	sp, #8
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
 8000be2:	460b      	mov	r3, r1
 8000be4:	70fb      	strb	r3, [r7, #3]
	send(lcd,value, 1);
 8000be6:	78fb      	ldrb	r3, [r7, #3]
 8000be8:	2201      	movs	r2, #1
 8000bea:	4619      	mov	r1, r3
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f000 f805 	bl	8000bfc <send>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <send>:
/* @param3    : Tipo de informao que est sendo escrito (dado ou comando)                                                      			      */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void send(LiquidCrystal *lcd, uint8_t value, uint8_t mode) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	70fb      	strb	r3, [r7, #3]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	70bb      	strb	r3, [r7, #2]

	HAL_GPIO_WritePin(LCD_RS_GPIO_Port,LCD_RS_Pin,mode);
 8000c0c:	78bb      	ldrb	r3, [r7, #2]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	2108      	movs	r1, #8
 8000c12:	4811      	ldr	r0, [pc, #68]	; (8000c58 <send+0x5c>)
 8000c14:	f001 fcf8 	bl	8002608 <HAL_GPIO_WritePin>

	#if defined(LCD_RW_GPIO_Port) && defined(LCD_RW_Pin)
	HAL_GPIO_WritePin(LCD_RW_GPIO_Port,LCD_RW_Pin,GPIO_PIN_RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c1e:	480f      	ldr	r0, [pc, #60]	; (8000c5c <send+0x60>)
 8000c20:	f001 fcf2 	bl	8002608 <HAL_GPIO_WritePin>
	#endif

	#if defined(LCD_8BITMODE)
	  if (lcd->_displayfunction & LCD_8BITMODE) {
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	f003 0310 	and.w	r3, r3, #16
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d004      	beq.n	8000c3a <send+0x3e>
	    write8bits(value);
 8000c30:	78fb      	ldrb	r3, [r7, #3]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 f866 	bl	8000d04 <write8bits>
	    write4bits(value);
	#if defined(LCD_8BITMODE)
	  }
	#endif

}
 8000c38:	e009      	b.n	8000c4e <send+0x52>
	    write4bits(value>>4);
 8000c3a:	78fb      	ldrb	r3, [r7, #3]
 8000c3c:	091b      	lsrs	r3, r3, #4
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	4618      	mov	r0, r3
 8000c42:	f000 f823 	bl	8000c8c <write4bits>
	    write4bits(value);
 8000c46:	78fb      	ldrb	r3, [r7, #3]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 f81f 	bl	8000c8c <write4bits>
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40010c00 	.word	0x40010c00
 8000c5c:	40010800 	.word	0x40010800

08000c60 <pulseEnable>:
/* @param1    : void												                                                                              */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void pulseEnable(void) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_SET);
 8000c64:	2201      	movs	r2, #1
 8000c66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c6a:	4807      	ldr	r0, [pc, #28]	; (8000c88 <pulseEnable+0x28>)
 8000c6c:	f001 fccc 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000c70:	2001      	movs	r0, #1
 8000c72:	f001 f803 	bl	8001c7c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c7c:	4802      	ldr	r0, [pc, #8]	; (8000c88 <pulseEnable+0x28>)
 8000c7e:	f001 fcc3 	bl	8002608 <HAL_GPIO_WritePin>
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40010800 	.word	0x40010800

08000c8c <write4bits>:
/* @param1    : Dado a ser enviado												                                                                  */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void write4bits(uint8_t value) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin,(value >> 0) & 0x01);
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4816      	ldr	r0, [pc, #88]	; (8000d00 <write4bits+0x74>)
 8000ca6:	f001 fcaf 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin,(value >> 1) & 0x01);
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	085b      	lsrs	r3, r3, #1
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	f003 0301 	and.w	r3, r3, #1
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cbc:	4810      	ldr	r0, [pc, #64]	; (8000d00 <write4bits+0x74>)
 8000cbe:	f001 fca3 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin,(value >> 2) & 0x01);
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	089b      	lsrs	r3, r3, #2
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	461a      	mov	r2, r3
 8000cd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cd4:	480a      	ldr	r0, [pc, #40]	; (8000d00 <write4bits+0x74>)
 8000cd6:	f001 fc97 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin,(value >> 3) & 0x01);
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	08db      	lsrs	r3, r3, #3
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	f003 0301 	and.w	r3, r3, #1
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cec:	4804      	ldr	r0, [pc, #16]	; (8000d00 <write4bits+0x74>)
 8000cee:	f001 fc8b 	bl	8002608 <HAL_GPIO_WritePin>

	pulseEnable();
 8000cf2:	f7ff ffb5 	bl	8000c60 <pulseEnable>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40010c00 	.word	0x40010c00

08000d04 <write8bits>:
/* @param1    : Dado a ser enviado												                                                                  */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void write8bits(uint8_t value){
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin,(value >> 0) & 0x01);
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	f003 0301 	and.w	r3, r3, #1
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d1c:	482c      	ldr	r0, [pc, #176]	; (8000dd0 <write8bits+0xcc>)
 8000d1e:	f001 fc73 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin,(value >> 1) & 0x01);
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	085b      	lsrs	r3, r3, #1
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	f003 0301 	and.w	r3, r3, #1
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	461a      	mov	r2, r3
 8000d30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d34:	4826      	ldr	r0, [pc, #152]	; (8000dd0 <write8bits+0xcc>)
 8000d36:	f001 fc67 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin,(value >> 2) & 0x01);
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	089b      	lsrs	r3, r3, #2
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	461a      	mov	r2, r3
 8000d48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d4c:	4820      	ldr	r0, [pc, #128]	; (8000dd0 <write8bits+0xcc>)
 8000d4e:	f001 fc5b 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin,(value >> 3) & 0x01);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	08db      	lsrs	r3, r3, #3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	461a      	mov	r2, r3
 8000d60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d64:	481a      	ldr	r0, [pc, #104]	; (8000dd0 <write8bits+0xcc>)
 8000d66:	f001 fc4f 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin,(value >> 4) & 0x01);
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	091b      	lsrs	r3, r3, #4
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	461a      	mov	r2, r3
 8000d78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d7c:	4815      	ldr	r0, [pc, #84]	; (8000dd4 <write8bits+0xd0>)
 8000d7e:	f001 fc43 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin,(value >> 5) & 0x01);
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	095b      	lsrs	r3, r3, #5
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	461a      	mov	r2, r3
 8000d90:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d94:	480f      	ldr	r0, [pc, #60]	; (8000dd4 <write8bits+0xd0>)
 8000d96:	f001 fc37 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin,(value >> 6) & 0x01);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	099b      	lsrs	r3, r3, #6
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	461a      	mov	r2, r3
 8000da8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dac:	4809      	ldr	r0, [pc, #36]	; (8000dd4 <write8bits+0xd0>)
 8000dae:	f001 fc2b 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin,(value >> 7) & 0x01);
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	09db      	lsrs	r3, r3, #7
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	461a      	mov	r2, r3
 8000dba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <write8bits+0xd0>)
 8000dc0:	f001 fc22 	bl	8002608 <HAL_GPIO_WritePin>

	pulseEnable();
 8000dc4:	f7ff ff4c 	bl	8000c60 <pulseEnable>

}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40010800 	.word	0x40010800
 8000dd4:	40010c00 	.word	0x40010c00

08000dd8 <command>:
/* @param2    : Valor do comando a ser enviado												                                                      */
/*                                                                                                												  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void command(LiquidCrystal *lcd, uint8_t value) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	70fb      	strb	r3, [r7, #3]
  send(lcd, value, 0);
 8000de4:	78fb      	ldrb	r3, [r7, #3]
 8000de6:	2200      	movs	r2, #0
 8000de8:	4619      	mov	r1, r3
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff ff06 	bl	8000bfc <send>
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <setRowOffsets>:
/*                               												                                                                  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void setRowOffsets(LiquidCrystal *lcd, int row0, int row1, int row2, int row3)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	603b      	str	r3, [r7, #0]
	lcd->_row_offsets[0] = row0;
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	711a      	strb	r2, [r3, #4]
	lcd->_row_offsets[1] = row1;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	715a      	strb	r2, [r3, #5]
	lcd->_row_offsets[2] = row2;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	719a      	strb	r2, [r3, #6]
	lcd->_row_offsets[3] = row3;
 8000e1e:	69bb      	ldr	r3, [r7, #24]
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	71da      	strb	r2, [r3, #7]
}
 8000e26:	bf00      	nop
 8000e28:	3714      	adds	r7, #20
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <setCursor>:
/*                               												                                                                  */
/* @ret val   : void 																															  */
/*                                                                                                                                                */
/**************************************************************************************************************************************************/
void setCursor(LiquidCrystal *lcd, uint8_t col, uint8_t row)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	70fb      	strb	r3, [r7, #3]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	70bb      	strb	r3, [r7, #2]
	const size_t max_lines = sizeof(lcd->_row_offsets) / sizeof(*(lcd->_row_offsets));
 8000e40:	2304      	movs	r3, #4
 8000e42:	60fb      	str	r3, [r7, #12]
	if ( row >= max_lines ) {
 8000e44:	78bb      	ldrb	r3, [r7, #2]
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d803      	bhi.n	8000e54 <setCursor+0x24>
		row = max_lines - 1;    	 // Contamos linhas iniciando do 0
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	3b01      	subs	r3, #1
 8000e52:	70bb      	strb	r3, [r7, #2]
	}
	if ( row >= lcd->_numlines ) {
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	78db      	ldrb	r3, [r3, #3]
 8000e58:	78ba      	ldrb	r2, [r7, #2]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d303      	bcc.n	8000e66 <setCursor+0x36>
		row = lcd->_numlines - 1;    // contamos linhas iniciando em 0
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	78db      	ldrb	r3, [r3, #3]
 8000e62:	3b01      	subs	r3, #1
 8000e64:	70bb      	strb	r3, [r7, #2]
	}
	command(lcd,LCD_SETDDRAMADDR | (col + lcd->_row_offsets[row]));
 8000e66:	78bb      	ldrb	r3, [r7, #2]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	791a      	ldrb	r2, [r3, #4]
 8000e6e:	78fb      	ldrb	r3, [r7, #3]
 8000e70:	4413      	add	r3, r2
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	b25b      	sxtb	r3, r3
 8000e76:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e7a:	b25b      	sxtb	r3, r3
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	4619      	mov	r1, r3
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f7ff ffa9 	bl	8000dd8 <command>
}
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <getNextSub>:

struct Menu menuSub ={IDDLE,IDDLE,IDDLE,IDDLE};


unsigned char getNextSub(unsigned char nextState)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
    menuSub.menuNext = nextState;
 8000e9a:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <getNextSub+0x20>)
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	7013      	strb	r3, [r2, #0]
//    printf("menuSub.menuNext = %d\n",menuSub.menuNext);
    return menuSub.menuNext;
 8000ea0:	4b03      	ldr	r3, [pc, #12]	; (8000eb0 <getNextSub+0x20>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bc80      	pop	{r7}
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000150 	.word	0x20000150

08000eb4 <setSelectSub>:

unsigned char setSelectSub(unsigned char *selectedState)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
//    printf("endereco menuSub = %d\n",&menuSub);
    unsigned char state = *selectedState;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	73fb      	strb	r3, [r7, #15]
    menuSub.menuSelect = state;
 8000ec2:	4a05      	ldr	r2, [pc, #20]	; (8000ed8 <setSelectSub+0x24>)
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	7053      	strb	r3, [r2, #1]
    return menuSub.menuSelect;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <setSelectSub+0x24>)
 8000eca:	785b      	ldrb	r3, [r3, #1]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000150 	.word	0x20000150

08000edc <setInsertSub>:

unsigned char setInsertSub(struct dataInsert* dataToInsert)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
    //AQUI DEVO COLOCAR UMA FUNCAO PARA CHAMAR UM .C RELACIONADO A DADOS, PARA FAZER A CPIA DAS INFORMAES
    //POR ENQUANTO VOU FAZER CONFORME ABAIXO:
    menuSub.menuInsert.userTime = dataToInsert->userTime;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	781a      	ldrb	r2, [r3, #0]
 8000ee8:	4b25      	ldr	r3, [pc, #148]	; (8000f80 <setInsertSub+0xa4>)
 8000eea:	711a      	strb	r2, [r3, #4]
    menuSub.menuInsert.userMass = dataToInsert->userMass;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	785a      	ldrb	r2, [r3, #1]
 8000ef0:	4b23      	ldr	r3, [pc, #140]	; (8000f80 <setInsertSub+0xa4>)
 8000ef2:	715a      	strb	r2, [r3, #5]
    menuSub.menuInsert.userOverMass = dataToInsert->userOverMass;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	789a      	ldrb	r2, [r3, #2]
 8000ef8:	4b21      	ldr	r3, [pc, #132]	; (8000f80 <setInsertSub+0xa4>)
 8000efa:	719a      	strb	r2, [r3, #6]
    menuSub.menuInsert.userConsultTest = dataToInsert->userConsultTest;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	78da      	ldrb	r2, [r3, #3]
 8000f00:	4b1f      	ldr	r3, [pc, #124]	; (8000f80 <setInsertSub+0xa4>)
 8000f02:	71da      	strb	r2, [r3, #7]
    menuSub.menuInsert.userAlturaMin = dataToInsert->userAlturaMin;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	791a      	ldrb	r2, [r3, #4]
 8000f08:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <setInsertSub+0xa4>)
 8000f0a:	721a      	strb	r2, [r3, #8]
    menuSub.menuInsert.userAlturaMax = dataToInsert->userAlturaMax;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	795a      	ldrb	r2, [r3, #5]
 8000f10:	4b1b      	ldr	r3, [pc, #108]	; (8000f80 <setInsertSub+0xa4>)
 8000f12:	725a      	strb	r2, [r3, #9]
    menuSub.menuInsert.userNumSaltos = dataToInsert->userNumSaltos;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	799a      	ldrb	r2, [r3, #6]
 8000f18:	4b19      	ldr	r3, [pc, #100]	; (8000f80 <setInsertSub+0xa4>)
 8000f1a:	729a      	strb	r2, [r3, #10]
    menuSub.menuInsert.userIntervalSaltos = dataToInsert->userIntervalSaltos;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	79da      	ldrb	r2, [r3, #7]
 8000f20:	4b17      	ldr	r3, [pc, #92]	; (8000f80 <setInsertSub+0xa4>)
 8000f22:	72da      	strb	r2, [r3, #11]
    menuSub.menuInsert.userCMJ = dataToInsert->userCMJ;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	7a1a      	ldrb	r2, [r3, #8]
 8000f28:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <setInsertSub+0xa4>)
 8000f2a:	731a      	strb	r2, [r3, #12]
    menuSub.menuInsert.userAlturaDJ = dataToInsert->userAlturaDJ;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7a5a      	ldrb	r2, [r3, #9]
 8000f30:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <setInsertSub+0xa4>)
 8000f32:	735a      	strb	r2, [r3, #13]
    menuSub.menuInsert.userNumSeries = dataToInsert->userNumSeries;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7a9a      	ldrb	r2, [r3, #10]
 8000f38:	4b11      	ldr	r3, [pc, #68]	; (8000f80 <setInsertSub+0xa4>)
 8000f3a:	739a      	strb	r2, [r3, #14]
    menuSub.menuInsert.userIntervalSeries = dataToInsert->userIntervalSeries;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	7ada      	ldrb	r2, [r3, #11]
 8000f40:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <setInsertSub+0xa4>)
 8000f42:	73da      	strb	r2, [r3, #15]
    menuSub.menuInsert.userCommConfig = dataToInsert->userCommConfig;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	7b1a      	ldrb	r2, [r3, #12]
 8000f48:	4b0d      	ldr	r3, [pc, #52]	; (8000f80 <setInsertSub+0xa4>)
 8000f4a:	741a      	strb	r2, [r3, #16]
    menuSub.menuInsert.userSelectTapete = dataToInsert->userSelectTapete;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	7b5a      	ldrb	r2, [r3, #13]
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <setInsertSub+0xa4>)
 8000f52:	745a      	strb	r2, [r3, #17]
    menuSub.menuInsert.userSelectSensorChannel = dataToInsert->userSelectSensorChannel;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7b9a      	ldrb	r2, [r3, #14]
 8000f58:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <setInsertSub+0xa4>)
 8000f5a:	749a      	strb	r2, [r3, #18]

    printf("menuSub.menuInsert.userCommConfig = %d\n",menuSub.menuInsert.userCommConfig);
 8000f5c:	4b08      	ldr	r3, [pc, #32]	; (8000f80 <setInsertSub+0xa4>)
 8000f5e:	7c1b      	ldrb	r3, [r3, #16]
 8000f60:	4619      	mov	r1, r3
 8000f62:	4808      	ldr	r0, [pc, #32]	; (8000f84 <setInsertSub+0xa8>)
 8000f64:	f003 f822 	bl	8003fac <iprintf>
    printf("menuSub.menuInsert.userSelectTapete = %d\n",menuSub.menuInsert.userSelectTapete);
 8000f68:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <setInsertSub+0xa4>)
 8000f6a:	7c5b      	ldrb	r3, [r3, #17]
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4806      	ldr	r0, [pc, #24]	; (8000f88 <setInsertSub+0xac>)
 8000f70:	f003 f81c 	bl	8003fac <iprintf>
}
 8000f74:	bf00      	nop
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000150 	.word	0x20000150
 8000f84:	080051a0 	.word	0x080051a0
 8000f88:	080051c8 	.word	0x080051c8

08000f8c <getDisplaySub>:
//    }
//    return data;
}

unsigned char getDisplaySub(unsigned char *data)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
    unsigned char state = *data;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	73fb      	strb	r3, [r7, #15]
    //chama a funo display
}
 8000f9a:	bf00      	nop
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
	...

08000fa8 <getKeyPressed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
unsigned char getKeyPressed()
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
	return key;
 8000fac:	4b02      	ldr	r3, [pc, #8]	; (8000fb8 <getKeyPressed+0x10>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr
 8000fb8:	2000027c 	.word	0x2000027c

08000fbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08c      	sub	sp, #48	; 0x30
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc2:	f000 fdf9 	bl	8001bb8 <HAL_Init>
	  unsigned char menuDisplay;
	  unsigned char menuState;
	  struct dataInsert menuInsert;
  };

  struct Menu menuTesteMain = {IDDLE,IDDLE,IDDLE,IDDLE};
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
 8000fd4:	821a      	strh	r2, [r3, #16]
  struct Menu menuTesteSub = {IDDLE,IDDLE,IDDLE,IDDLE};
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	605a      	str	r2, [r3, #4]
 8000fe0:	609a      	str	r2, [r3, #8]
 8000fe2:	60da      	str	r2, [r3, #12]
 8000fe4:	821a      	strh	r2, [r3, #16]
  unsigned char* mainMenuArray;
  unsigned char* subMenuArray;
  unsigned char displayUpdateStatus = IDDLE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	71fb      	strb	r3, [r7, #7]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fea:	f000 f953 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fee:	f000 fa81 	bl	80014f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ff2:	f000 fa61 	bl	80014b8 <MX_DMA_Init>
  MX_TIM2_Init();
 8000ff6:	f000 f993 	bl	8001320 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ffa:	f000 f9e5 	bl	80013c8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000ffe:	f000 fa31 	bl	8001464 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //PAREI AQUI
  menuTesteMain.menuDisplay = startUserInterface(appNameMsg,companyNameMsg,appVersionMsg);
 8001002:	4b9b      	ldr	r3, [pc, #620]	; (8001270 <main+0x2b4>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a9b      	ldr	r2, [pc, #620]	; (8001274 <main+0x2b8>)
 8001008:	6811      	ldr	r1, [r2, #0]
 800100a:	4a9b      	ldr	r2, [pc, #620]	; (8001278 <main+0x2bc>)
 800100c:	6812      	ldr	r2, [r2, #0]
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff f8a4 	bl	800015c <startUserInterface>
 8001014:	4603      	mov	r3, r0
 8001016:	77bb      	strb	r3, [r7, #30]
  while (1)
  {
	  switch(menuTesteMain.menuState)
 8001018:	7ffb      	ldrb	r3, [r7, #31]
 800101a:	2b05      	cmp	r3, #5
 800101c:	d8fc      	bhi.n	8001018 <main+0x5c>
 800101e:	a201      	add	r2, pc, #4	; (adr r2, 8001024 <main+0x68>)
 8001020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001024:	0800103d 	.word	0x0800103d
 8001028:	0800105d 	.word	0x0800105d
 800102c:	080010c5 	.word	0x080010c5
 8001030:	08001129 	.word	0x08001129
 8001034:	0800118d 	.word	0x0800118d
 8001038:	080011f3 	.word	0x080011f3
	  {
		  case IDDLE:
			  if(key == AVANCAR)
 800103c:	4b8f      	ldr	r3, [pc, #572]	; (800127c <main+0x2c0>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b41      	cmp	r3, #65	; 0x41
 8001042:	f040 8109 	bne.w	8001258 <main+0x29c>
			  {
				  IOStatus(&key,&displayUpdateStatus);
 8001046:	1dfb      	adds	r3, r7, #7
 8001048:	4619      	mov	r1, r3
 800104a:	488c      	ldr	r0, [pc, #560]	; (800127c <main+0x2c0>)
 800104c:	f7ff f8d8 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = getNextMain(START_TEST);
 8001050:	2001      	movs	r0, #1
 8001052:	f000 fb3f 	bl	80016d4 <getNextMain>
 8001056:	4603      	mov	r3, r0
 8001058:	77fb      	strb	r3, [r7, #31]
			  }
//			  else if(key == CONFIRMAR)  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
		  break;
 800105a:	e0fd      	b.n	8001258 <main+0x29c>

		  case START_TEST:
			  updateUserInterface(3,2,startUserMsg,&displayUpdateStatus);
 800105c:	4b88      	ldr	r3, [pc, #544]	; (8001280 <main+0x2c4>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	1dfb      	adds	r3, r7, #7
 8001062:	2102      	movs	r1, #2
 8001064:	2003      	movs	r0, #3
 8001066:	f7ff f8a7 	bl	80001b8 <updateUserInterface>
			  if(key == AVANCAR)
 800106a:	4b84      	ldr	r3, [pc, #528]	; (800127c <main+0x2c0>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b41      	cmp	r3, #65	; 0x41
 8001070:	d10a      	bne.n	8001088 <main+0xcc>
			  {
				  IOStatus(&key,&displayUpdateStatus);
 8001072:	1dfb      	adds	r3, r7, #7
 8001074:	4619      	mov	r1, r3
 8001076:	4881      	ldr	r0, [pc, #516]	; (800127c <main+0x2c0>)
 8001078:	f7ff f8c2 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = getNextMain(CONSULT_DATA);
 800107c:	2002      	movs	r0, #2
 800107e:	f000 fb29 	bl	80016d4 <getNextMain>
 8001082:	4603      	mov	r3, r0
 8001084:	77fb      	strb	r3, [r7, #31]
				  menuTesteMain.menuSelect = menuTesteMain.menuState;
				  initStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
			  }
		  break;
 8001086:	e0e9      	b.n	800125c <main+0x2a0>
			  else if(key == CONFIRMAR)
 8001088:	4b7c      	ldr	r3, [pc, #496]	; (800127c <main+0x2c0>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b43      	cmp	r3, #67	; 0x43
 800108e:	f040 80e5 	bne.w	800125c <main+0x2a0>
				  IOStatus(&key,&displayUpdateStatus);
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	4619      	mov	r1, r3
 8001096:	4879      	ldr	r0, [pc, #484]	; (800127c <main+0x2c0>)
 8001098:	f7ff f8b2 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 800109c:	f107 031c 	add.w	r3, r7, #28
 80010a0:	3303      	adds	r3, #3
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fb28 	bl	80016f8 <setSelectMain>
 80010a8:	4603      	mov	r3, r0
 80010aa:	77fb      	strb	r3, [r7, #31]
				  menuTesteMain.menuSelect = menuTesteMain.menuState;
 80010ac:	7ffb      	ldrb	r3, [r7, #31]
 80010ae:	777b      	strb	r3, [r7, #29]
				  initStateMachine(&menuTesteSub);
 80010b0:	f107 0308 	add.w	r3, r7, #8
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f8b5 	bl	8000224 <initStateMachine>
				  menuTesteSub.menuState = IDDLE;
 80010ba:	2300      	movs	r3, #0
 80010bc:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 80010be:	2300      	movs	r3, #0
 80010c0:	727b      	strb	r3, [r7, #9]
		  break;
 80010c2:	e0cb      	b.n	800125c <main+0x2a0>

		  case CONSULT_DATA:
			  updateUserInterface(3,2,consultUserMsg,&displayUpdateStatus);
 80010c4:	4b6f      	ldr	r3, [pc, #444]	; (8001284 <main+0x2c8>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	2102      	movs	r1, #2
 80010cc:	2003      	movs	r0, #3
 80010ce:	f7ff f873 	bl	80001b8 <updateUserInterface>
			  if(key == AVANCAR)
 80010d2:	4b6a      	ldr	r3, [pc, #424]	; (800127c <main+0x2c0>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b41      	cmp	r3, #65	; 0x41
 80010d8:	d10a      	bne.n	80010f0 <main+0x134>
			  {
				  IOStatus(&key,&displayUpdateStatus);
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	4619      	mov	r1, r3
 80010de:	4867      	ldr	r0, [pc, #412]	; (800127c <main+0x2c0>)
 80010e0:	f7ff f88e 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = getNextMain(CONFIG_SENSOR);
 80010e4:	2003      	movs	r0, #3
 80010e6:	f000 faf5 	bl	80016d4 <getNextMain>
 80010ea:	4603      	mov	r3, r0
 80010ec:	77fb      	strb	r3, [r7, #31]
//				 consultStateMachine(&menuTesteSub);
				 menuTesteMain.menuState = getNextMain(START_TEST);
				 menuTesteSub.menuState = IDDLE;
				 menuTesteSub.menuSelect = IDDLE;
			  }
		  break;
 80010ee:	e0b7      	b.n	8001260 <main+0x2a4>
			  else if(key == CONFIRMAR)
 80010f0:	4b62      	ldr	r3, [pc, #392]	; (800127c <main+0x2c0>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b43      	cmp	r3, #67	; 0x43
 80010f6:	f040 80b3 	bne.w	8001260 <main+0x2a4>
				 IOStatus(&key,&displayUpdateStatus);
 80010fa:	1dfb      	adds	r3, r7, #7
 80010fc:	4619      	mov	r1, r3
 80010fe:	485f      	ldr	r0, [pc, #380]	; (800127c <main+0x2c0>)
 8001100:	f7ff f87e 	bl	8000200 <IOStatus>
				 menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	3303      	adds	r3, #3
 800110a:	4618      	mov	r0, r3
 800110c:	f000 faf4 	bl	80016f8 <setSelectMain>
 8001110:	4603      	mov	r3, r0
 8001112:	77fb      	strb	r3, [r7, #31]
				 menuTesteMain.menuState = getNextMain(START_TEST);
 8001114:	2001      	movs	r0, #1
 8001116:	f000 fadd 	bl	80016d4 <getNextMain>
 800111a:	4603      	mov	r3, r0
 800111c:	77fb      	strb	r3, [r7, #31]
				 menuTesteSub.menuState = IDDLE;
 800111e:	2300      	movs	r3, #0
 8001120:	72fb      	strb	r3, [r7, #11]
				 menuTesteSub.menuSelect = IDDLE;
 8001122:	2300      	movs	r3, #0
 8001124:	727b      	strb	r3, [r7, #9]
		  break;
 8001126:	e09b      	b.n	8001260 <main+0x2a4>

		  case CONFIG_SENSOR:
			  updateUserInterface(3,2,configUserMsg,&displayUpdateStatus);
 8001128:	4b57      	ldr	r3, [pc, #348]	; (8001288 <main+0x2cc>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	1dfb      	adds	r3, r7, #7
 800112e:	2102      	movs	r1, #2
 8001130:	2003      	movs	r0, #3
 8001132:	f7ff f841 	bl	80001b8 <updateUserInterface>
			  if(key == AVANCAR)
 8001136:	4b51      	ldr	r3, [pc, #324]	; (800127c <main+0x2c0>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b41      	cmp	r3, #65	; 0x41
 800113c:	d10a      	bne.n	8001154 <main+0x198>
			  {
				  IOStatus(&key,&displayUpdateStatus);
 800113e:	1dfb      	adds	r3, r7, #7
 8001140:	4619      	mov	r1, r3
 8001142:	484e      	ldr	r0, [pc, #312]	; (800127c <main+0x2c0>)
 8001144:	f7ff f85c 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = getNextMain(EXPORT_DATA);
 8001148:	2004      	movs	r0, #4
 800114a:	f000 fac3 	bl	80016d4 <getNextMain>
 800114e:	4603      	mov	r3, r0
 8001150:	77fb      	strb	r3, [r7, #31]
//				  configStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
				  menuTesteMain.menuState = getNextMain(START_TEST);
			  }
		  break;
 8001152:	e087      	b.n	8001264 <main+0x2a8>
			  else if(key == CONFIRMAR)
 8001154:	4b49      	ldr	r3, [pc, #292]	; (800127c <main+0x2c0>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b43      	cmp	r3, #67	; 0x43
 800115a:	f040 8083 	bne.w	8001264 <main+0x2a8>
				  IOStatus(&key,&displayUpdateStatus);
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	4619      	mov	r1, r3
 8001162:	4846      	ldr	r0, [pc, #280]	; (800127c <main+0x2c0>)
 8001164:	f7ff f84c 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 8001168:	f107 031c 	add.w	r3, r7, #28
 800116c:	3303      	adds	r3, #3
 800116e:	4618      	mov	r0, r3
 8001170:	f000 fac2 	bl	80016f8 <setSelectMain>
 8001174:	4603      	mov	r3, r0
 8001176:	77fb      	strb	r3, [r7, #31]
				  menuTesteSub.menuState = IDDLE;
 8001178:	2300      	movs	r3, #0
 800117a:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 800117c:	2300      	movs	r3, #0
 800117e:	727b      	strb	r3, [r7, #9]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 8001180:	2001      	movs	r0, #1
 8001182:	f000 faa7 	bl	80016d4 <getNextMain>
 8001186:	4603      	mov	r3, r0
 8001188:	77fb      	strb	r3, [r7, #31]
		  break;
 800118a:	e06b      	b.n	8001264 <main+0x2a8>

		  case EXPORT_DATA:
			  updateUserInterface(3,2,exportUserMsg,&displayUpdateStatus);
 800118c:	4b3f      	ldr	r3, [pc, #252]	; (800128c <main+0x2d0>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	1dfb      	adds	r3, r7, #7
 8001192:	2102      	movs	r1, #2
 8001194:	2003      	movs	r0, #3
 8001196:	f7ff f80f 	bl	80001b8 <updateUserInterface>
			  if(key == AVANCAR)
 800119a:	4b38      	ldr	r3, [pc, #224]	; (800127c <main+0x2c0>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b41      	cmp	r3, #65	; 0x41
 80011a0:	d10c      	bne.n	80011bc <main+0x200>
			  {
				  IOStatus(&key,&displayUpdateStatus);
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	4619      	mov	r1, r3
 80011a6:	4835      	ldr	r0, [pc, #212]	; (800127c <main+0x2c0>)
 80011a8:	f7ff f82a 	bl	8000200 <IOStatus>
				  displayUpdateStatus = IDDLE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	71fb      	strb	r3, [r7, #7]
				  menuTesteMain.menuState = getNextMain(ERASE_DATA);
 80011b0:	2005      	movs	r0, #5
 80011b2:	f000 fa8f 	bl	80016d4 <getNextMain>
 80011b6:	4603      	mov	r3, r0
 80011b8:	77fb      	strb	r3, [r7, #31]
//				  exportStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
				  menuTesteMain.menuState = getNextMain(START_TEST);
			  }
		  break;
 80011ba:	e055      	b.n	8001268 <main+0x2ac>
			  else if(key == CONFIRMAR)
 80011bc:	4b2f      	ldr	r3, [pc, #188]	; (800127c <main+0x2c0>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b43      	cmp	r3, #67	; 0x43
 80011c2:	d151      	bne.n	8001268 <main+0x2ac>
				  IOStatus(&key,&displayUpdateStatus);
 80011c4:	1dfb      	adds	r3, r7, #7
 80011c6:	4619      	mov	r1, r3
 80011c8:	482c      	ldr	r0, [pc, #176]	; (800127c <main+0x2c0>)
 80011ca:	f7ff f819 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 80011ce:	f107 031c 	add.w	r3, r7, #28
 80011d2:	3303      	adds	r3, #3
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 fa8f 	bl	80016f8 <setSelectMain>
 80011da:	4603      	mov	r3, r0
 80011dc:	77fb      	strb	r3, [r7, #31]
				  menuTesteSub.menuState = IDDLE;
 80011de:	2300      	movs	r3, #0
 80011e0:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	727b      	strb	r3, [r7, #9]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 80011e6:	2001      	movs	r0, #1
 80011e8:	f000 fa74 	bl	80016d4 <getNextMain>
 80011ec:	4603      	mov	r3, r0
 80011ee:	77fb      	strb	r3, [r7, #31]
		  break;
 80011f0:	e03a      	b.n	8001268 <main+0x2ac>

		  case ERASE_DATA:
			  updateUserInterface(3,2,eraseUserMsg,&displayUpdateStatus);
 80011f2:	4b27      	ldr	r3, [pc, #156]	; (8001290 <main+0x2d4>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	2102      	movs	r1, #2
 80011fa:	2003      	movs	r0, #3
 80011fc:	f7fe ffdc 	bl	80001b8 <updateUserInterface>
			  if(key == AVANCAR)
 8001200:	4b1e      	ldr	r3, [pc, #120]	; (800127c <main+0x2c0>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b41      	cmp	r3, #65	; 0x41
 8001206:	d10c      	bne.n	8001222 <main+0x266>
			  {
				  IOStatus(&key,&displayUpdateStatus);
 8001208:	1dfb      	adds	r3, r7, #7
 800120a:	4619      	mov	r1, r3
 800120c:	481b      	ldr	r0, [pc, #108]	; (800127c <main+0x2c0>)
 800120e:	f7fe fff7 	bl	8000200 <IOStatus>
				  displayUpdateStatus = IDDLE;
 8001212:	2300      	movs	r3, #0
 8001214:	71fb      	strb	r3, [r7, #7]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 8001216:	2001      	movs	r0, #1
 8001218:	f000 fa5c 	bl	80016d4 <getNextMain>
 800121c:	4603      	mov	r3, r0
 800121e:	77fb      	strb	r3, [r7, #31]
//				  eraseStateMachine(&menuTesteSub);
				  menuTesteSub.menuState = IDDLE;
				  menuTesteSub.menuSelect = IDDLE;
				  menuTesteMain.menuState = getNextMain(START_TEST);
			  }
		  break;
 8001220:	e024      	b.n	800126c <main+0x2b0>
			  else if(key == CONFIRMAR)
 8001222:	4b16      	ldr	r3, [pc, #88]	; (800127c <main+0x2c0>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b43      	cmp	r3, #67	; 0x43
 8001228:	d120      	bne.n	800126c <main+0x2b0>
				  IOStatus(&key,&displayUpdateStatus);
 800122a:	1dfb      	adds	r3, r7, #7
 800122c:	4619      	mov	r1, r3
 800122e:	4813      	ldr	r0, [pc, #76]	; (800127c <main+0x2c0>)
 8001230:	f7fe ffe6 	bl	8000200 <IOStatus>
				  menuTesteMain.menuState = setSelectMain(&menuTesteMain.menuState);
 8001234:	f107 031c 	add.w	r3, r7, #28
 8001238:	3303      	adds	r3, #3
 800123a:	4618      	mov	r0, r3
 800123c:	f000 fa5c 	bl	80016f8 <setSelectMain>
 8001240:	4603      	mov	r3, r0
 8001242:	77fb      	strb	r3, [r7, #31]
				  menuTesteSub.menuState = IDDLE;
 8001244:	2300      	movs	r3, #0
 8001246:	72fb      	strb	r3, [r7, #11]
				  menuTesteSub.menuSelect = IDDLE;
 8001248:	2300      	movs	r3, #0
 800124a:	727b      	strb	r3, [r7, #9]
				  menuTesteMain.menuState = getNextMain(START_TEST);
 800124c:	2001      	movs	r0, #1
 800124e:	f000 fa41 	bl	80016d4 <getNextMain>
 8001252:	4603      	mov	r3, r0
 8001254:	77fb      	strb	r3, [r7, #31]
		  break;
 8001256:	e009      	b.n	800126c <main+0x2b0>
		  break;
 8001258:	bf00      	nop
 800125a:	e6dd      	b.n	8001018 <main+0x5c>
		  break;
 800125c:	bf00      	nop
 800125e:	e6db      	b.n	8001018 <main+0x5c>
		  break;
 8001260:	bf00      	nop
 8001262:	e6d9      	b.n	8001018 <main+0x5c>
		  break;
 8001264:	bf00      	nop
 8001266:	e6d7      	b.n	8001018 <main+0x5c>
		  break;
 8001268:	bf00      	nop
 800126a:	e6d5      	b.n	8001018 <main+0x5c>
		  break;
 800126c:	bf00      	nop
	  switch(menuTesteMain.menuState)
 800126e:	e6d3      	b.n	8001018 <main+0x5c>
 8001270:	20000000 	.word	0x20000000
 8001274:	20000004 	.word	0x20000004
 8001278:	20000008 	.word	0x20000008
 800127c:	2000027c 	.word	0x2000027c
 8001280:	2000000c 	.word	0x2000000c
 8001284:	20000044 	.word	0x20000044
 8001288:	20000048 	.word	0x20000048
 800128c:	2000004c 	.word	0x2000004c
 8001290:	20000050 	.word	0x20000050

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b090      	sub	sp, #64	; 0x40
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0318 	add.w	r3, r7, #24
 800129e:	2228      	movs	r2, #40	; 0x28
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 fe7a 	bl	8003f9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012b6:	2301      	movs	r3, #1
 80012b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c4:	2301      	movs	r3, #1
 80012c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c8:	2302      	movs	r3, #2
 80012ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012d2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d8:	f107 0318 	add.w	r3, r7, #24
 80012dc:	4618      	mov	r0, r3
 80012de:	f001 f9dd 	bl	800269c <HAL_RCC_OscConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80012e8:	f000 f9ee 	bl	80016c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ec:	230f      	movs	r3, #15
 80012ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f0:	2302      	movs	r3, #2
 80012f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	2102      	movs	r1, #2
 8001306:	4618      	mov	r0, r3
 8001308:	f001 fc4a 	bl	8002ba0 <HAL_RCC_ClockConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001312:	f000 f9d9 	bl	80016c8 <Error_Handler>
  }
}
 8001316:	bf00      	nop
 8001318:	3740      	adds	r7, #64	; 0x40
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08c      	sub	sp, #48	; 0x30
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	2224      	movs	r2, #36	; 0x24
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f002 fe34 	bl	8003f9c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800133c:	4b21      	ldr	r3, [pc, #132]	; (80013c4 <MX_TIM2_Init+0xa4>)
 800133e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001342:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001344:	4b1f      	ldr	r3, [pc, #124]	; (80013c4 <MX_TIM2_Init+0xa4>)
 8001346:	2200      	movs	r2, #0
 8001348:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134a:	4b1e      	ldr	r3, [pc, #120]	; (80013c4 <MX_TIM2_Init+0xa4>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001350:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <MX_TIM2_Init+0xa4>)
 8001352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001356:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <MX_TIM2_Init+0xa4>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800135e:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <MX_TIM2_Init+0xa4>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001364:	2303      	movs	r3, #3
 8001366:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800136c:	2301      	movs	r3, #1
 800136e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001374:	230f      	movs	r3, #15
 8001376:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800137c:	2301      	movs	r3, #1
 800137e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001384:	230f      	movs	r3, #15
 8001386:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	4619      	mov	r1, r3
 800138e:	480d      	ldr	r0, [pc, #52]	; (80013c4 <MX_TIM2_Init+0xa4>)
 8001390:	f001 fded 	bl	8002f6e <HAL_TIM_Encoder_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800139a:	f000 f995 	bl	80016c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	4619      	mov	r1, r3
 80013aa:	4806      	ldr	r0, [pc, #24]	; (80013c4 <MX_TIM2_Init+0xa4>)
 80013ac:	f002 f960 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80013b6:	f000 f987 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	3730      	adds	r7, #48	; 0x30
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000164 	.word	0x20000164

080013c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <MX_TIM3_Init+0x94>)
 80013e6:	4a1e      	ldr	r2, [pc, #120]	; (8001460 <MX_TIM3_Init+0x98>)
 80013e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	; (800145c <MX_TIM3_Init+0x94>)
 80013ec:	2247      	movs	r2, #71	; 0x47
 80013ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	; (800145c <MX_TIM3_Init+0x94>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80013f6:	4b19      	ldr	r3, [pc, #100]	; (800145c <MX_TIM3_Init+0x94>)
 80013f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <MX_TIM3_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001404:	4b15      	ldr	r3, [pc, #84]	; (800145c <MX_TIM3_Init+0x94>)
 8001406:	2200      	movs	r2, #0
 8001408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800140a:	4814      	ldr	r0, [pc, #80]	; (800145c <MX_TIM3_Init+0x94>)
 800140c:	f001 fd60 	bl	8002ed0 <HAL_TIM_Base_Init>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001416:	f000 f957 	bl	80016c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800141e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001420:	f107 0308 	add.w	r3, r7, #8
 8001424:	4619      	mov	r1, r3
 8001426:	480d      	ldr	r0, [pc, #52]	; (800145c <MX_TIM3_Init+0x94>)
 8001428:	f001 ff4b 	bl	80032c2 <HAL_TIM_ConfigClockSource>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001432:	f000 f949 	bl	80016c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800143e:	463b      	mov	r3, r7
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <MX_TIM3_Init+0x94>)
 8001444:	f002 f914 	bl	8003670 <HAL_TIMEx_MasterConfigSynchronization>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800144e:	f000 f93b 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200001ac 	.word	0x200001ac
 8001460:	40000400 	.word	0x40000400

08001464 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <MX_USART2_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_USART2_UART_Init+0x4c>)
 800149c:	f002 f958 	bl	8003750 <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f000 f90f 	bl	80016c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200001f4 	.word	0x200001f4
 80014b4:	40004400 	.word	0x40004400

080014b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014be:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_DMA_Init+0x38>)
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	4a0b      	ldr	r2, [pc, #44]	; (80014f0 <MX_DMA_Init+0x38>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6153      	str	r3, [r2, #20]
 80014ca:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_DMA_Init+0x38>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80014d6:	2200      	movs	r2, #0
 80014d8:	2100      	movs	r1, #0
 80014da:	2010      	movs	r0, #16
 80014dc:	f000 fcc9 	bl	8001e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80014e0:	2010      	movs	r0, #16
 80014e2:	f000 fce2 	bl	8001eaa <HAL_NVIC_EnableIRQ>

}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000

080014f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001508:	4b47      	ldr	r3, [pc, #284]	; (8001628 <MX_GPIO_Init+0x134>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	4a46      	ldr	r2, [pc, #280]	; (8001628 <MX_GPIO_Init+0x134>)
 800150e:	f043 0310 	orr.w	r3, r3, #16
 8001512:	6193      	str	r3, [r2, #24]
 8001514:	4b44      	ldr	r3, [pc, #272]	; (8001628 <MX_GPIO_Init+0x134>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	f003 0310 	and.w	r3, r3, #16
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001520:	4b41      	ldr	r3, [pc, #260]	; (8001628 <MX_GPIO_Init+0x134>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	4a40      	ldr	r2, [pc, #256]	; (8001628 <MX_GPIO_Init+0x134>)
 8001526:	f043 0320 	orr.w	r3, r3, #32
 800152a:	6193      	str	r3, [r2, #24]
 800152c:	4b3e      	ldr	r3, [pc, #248]	; (8001628 <MX_GPIO_Init+0x134>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	f003 0320 	and.w	r3, r3, #32
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001538:	4b3b      	ldr	r3, [pc, #236]	; (8001628 <MX_GPIO_Init+0x134>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	4a3a      	ldr	r2, [pc, #232]	; (8001628 <MX_GPIO_Init+0x134>)
 800153e:	f043 0304 	orr.w	r3, r3, #4
 8001542:	6193      	str	r3, [r2, #24]
 8001544:	4b38      	ldr	r3, [pc, #224]	; (8001628 <MX_GPIO_Init+0x134>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001550:	4b35      	ldr	r3, [pc, #212]	; (8001628 <MX_GPIO_Init+0x134>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	4a34      	ldr	r2, [pc, #208]	; (8001628 <MX_GPIO_Init+0x134>)
 8001556:	f043 0308 	orr.w	r3, r3, #8
 800155a:	6193      	str	r3, [r2, #24]
 800155c:	4b32      	ldr	r3, [pc, #200]	; (8001628 <MX_GPIO_Init+0x134>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	603b      	str	r3, [r7, #0]
 8001566:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800156e:	482f      	ldr	r0, [pc, #188]	; (800162c <MX_GPIO_Init+0x138>)
 8001570:	f001 f84a 	bl	8002608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin
 8001574:	2200      	movs	r2, #0
 8001576:	f24f 2108 	movw	r1, #61960	; 0xf208
 800157a:	482d      	ldr	r0, [pc, #180]	; (8001630 <MX_GPIO_Init+0x13c>)
 800157c:	f001 f844 	bl	8002608 <HAL_GPIO_WritePin>
                          |LCD_RS_Pin|RELAY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_D3_Pin|LCD_D2_Pin|LCD_D1_Pin|LCD_D0_Pin
 8001580:	2200      	movs	r2, #0
 8001582:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 8001586:	482b      	ldr	r0, [pc, #172]	; (8001634 <MX_GPIO_Init+0x140>)
 8001588:	f001 f83e 	bl	8002608 <HAL_GPIO_WritePin>
                          |LCD_EN_Pin|LCD_RW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800158c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001590:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001592:	2301      	movs	r3, #1
 8001594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159a:	2302      	movs	r3, #2
 800159c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800159e:	f107 0310 	add.w	r3, r7, #16
 80015a2:	4619      	mov	r1, r3
 80015a4:	4821      	ldr	r0, [pc, #132]	; (800162c <MX_GPIO_Init+0x138>)
 80015a6:	f000 feab 	bl	8002300 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D7_Pin LCD_D6_Pin LCD_D5_Pin LCD_D4_Pin
                           LCD_RS_Pin RELAY_Pin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin
 80015aa:	f24f 2308 	movw	r3, #61960	; 0xf208
 80015ae:	613b      	str	r3, [r7, #16]
                          |LCD_RS_Pin|RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b0:	2301      	movs	r3, #1
 80015b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b8:	2302      	movs	r3, #2
 80015ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	4619      	mov	r1, r3
 80015c2:	481b      	ldr	r0, [pc, #108]	; (8001630 <MX_GPIO_Init+0x13c>)
 80015c4:	f000 fe9c 	bl	8002300 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D3_Pin LCD_D2_Pin LCD_D1_Pin LCD_D0_Pin
                           LCD_EN_Pin LCD_RW_Pin */
  GPIO_InitStruct.Pin = LCD_D3_Pin|LCD_D2_Pin|LCD_D1_Pin|LCD_D0_Pin
 80015c8:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
 80015cc:	613b      	str	r3, [r7, #16]
                          |LCD_EN_Pin|LCD_RW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2302      	movs	r3, #2
 80015d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015da:	f107 0310 	add.w	r3, r7, #16
 80015de:	4619      	mov	r1, r3
 80015e0:	4814      	ldr	r0, [pc, #80]	; (8001634 <MX_GPIO_Init+0x140>)
 80015e2:	f000 fe8d 	bl	8002300 <HAL_GPIO_Init>

  /*Configure GPIO pins : BT_MENU_Pin BT_AVANCA_Pin BT_SELECT_Pin BT_STOP_Pin
                           BT_INSERT_Pin */
  GPIO_InitStruct.Pin = BT_MENU_Pin|BT_AVANCA_Pin|BT_SELECT_Pin|BT_STOP_Pin
 80015e6:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 80015ea:	613b      	str	r3, [r7, #16]
                          |BT_INSERT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <MX_GPIO_Init+0x144>)
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f4:	f107 0310 	add.w	r3, r7, #16
 80015f8:	4619      	mov	r1, r3
 80015fa:	480d      	ldr	r0, [pc, #52]	; (8001630 <MX_GPIO_Init+0x13c>)
 80015fc:	f000 fe80 	bl	8002300 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001600:	2200      	movs	r2, #0
 8001602:	2100      	movs	r1, #0
 8001604:	200a      	movs	r0, #10
 8001606:	f000 fc34 	bl	8001e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800160a:	200a      	movs	r0, #10
 800160c:	f000 fc4d 	bl	8001eaa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001610:	2200      	movs	r2, #0
 8001612:	2100      	movs	r1, #0
 8001614:	2017      	movs	r0, #23
 8001616:	f000 fc2c 	bl	8001e72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800161a:	2017      	movs	r0, #23
 800161c:	f000 fc45 	bl	8001eaa <HAL_NVIC_EnableIRQ>

}
 8001620:	bf00      	nop
 8001622:	3720      	adds	r7, #32
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000
 800162c:	40011000 	.word	0x40011000
 8001630:	40010c00 	.word	0x40010c00
 8001634:	40010800 	.word	0x40010800
 8001638:	10210000 	.word	0x10210000

0800163c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]

}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr

0800164e <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]

}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001670:	d012      	beq.n	8001698 <HAL_GPIO_EXTI_Callback+0x38>
 8001672:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001676:	dc1f      	bgt.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
 8001678:	2b80      	cmp	r3, #128	; 0x80
 800167a:	d019      	beq.n	80016b0 <HAL_GPIO_EXTI_Callback+0x50>
 800167c:	2b80      	cmp	r3, #128	; 0x80
 800167e:	dc1b      	bgt.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
 8001680:	2b40      	cmp	r3, #64	; 0x40
 8001682:	d011      	beq.n	80016a8 <HAL_GPIO_EXTI_Callback+0x48>
 8001684:	2b40      	cmp	r3, #64	; 0x40
 8001686:	dc17      	bgt.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
 8001688:	2b10      	cmp	r3, #16
 800168a:	d009      	beq.n	80016a0 <HAL_GPIO_EXTI_Callback+0x40>
 800168c:	2b20      	cmp	r3, #32
 800168e:	d113      	bne.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
	{
		case BT_AVANCA_Pin:
			key = AVANCAR;
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x64>)
 8001692:	2241      	movs	r2, #65	; 0x41
 8001694:	701a      	strb	r2, [r3, #0]
		break;
 8001696:	e00f      	b.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
		case BT_INSERT_Pin:
			key = INSERIR;
 8001698:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x64>)
 800169a:	2249      	movs	r2, #73	; 0x49
 800169c:	701a      	strb	r2, [r3, #0]
		break;
 800169e:	e00b      	b.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
		case BT_MENU_Pin:
			key = MENU;
 80016a0:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x64>)
 80016a2:	224d      	movs	r2, #77	; 0x4d
 80016a4:	701a      	strb	r2, [r3, #0]
		break;
 80016a6:	e007      	b.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
		case BT_SELECT_Pin:
			key = CONFIRMAR;
 80016a8:	4b06      	ldr	r3, [pc, #24]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x64>)
 80016aa:	2243      	movs	r2, #67	; 0x43
 80016ac:	701a      	strb	r2, [r3, #0]
		break;
 80016ae:	e003      	b.n	80016b8 <HAL_GPIO_EXTI_Callback+0x58>
		case BT_STOP_Pin:
			key = PARAR;
 80016b0:	4b04      	ldr	r3, [pc, #16]	; (80016c4 <HAL_GPIO_EXTI_Callback+0x64>)
 80016b2:	2250      	movs	r2, #80	; 0x50
 80016b4:	701a      	strb	r2, [r3, #0]
		break;
 80016b6:	bf00      	nop
	}

}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	2000027c 	.word	0x2000027c

080016c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016cc:	b672      	cpsid	i
}
 80016ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <Error_Handler+0x8>
	...

080016d4 <getNextMain>:

struct Menu menuMain ={IDDLE,IDDLE,IDDLE,IDDLE};


unsigned char getNextMain(unsigned char nextState)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]

    menuMain.menuNext = nextState;
 80016de:	4a05      	ldr	r2, [pc, #20]	; (80016f4 <getNextMain+0x20>)
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	7013      	strb	r3, [r2, #0]
//    printf("menuMain.menuNext = %d\n",menuMain.menuNext);
    return menuMain.menuNext;
 80016e4:	4b03      	ldr	r3, [pc, #12]	; (80016f4 <getNextMain+0x20>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc80      	pop	{r7}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	20000280 	.word	0x20000280

080016f8 <setSelectMain>:

unsigned char setSelectMain(unsigned char *selectedState)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
//    printf("endereco menuMain = %d\n",&menuMain);
    unsigned char state = *selectedState;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	73fb      	strb	r3, [r7, #15]
    menuMain.menuSelect = state;
 8001706:	4a05      	ldr	r2, [pc, #20]	; (800171c <setSelectMain+0x24>)
 8001708:	7bfb      	ldrb	r3, [r7, #15]
 800170a:	7053      	strb	r3, [r2, #1]
//    printf("menuMain.menuSelect = %d\n",menuMain.menuSelect);
    return menuMain.menuSelect;
 800170c:	4b03      	ldr	r3, [pc, #12]	; (800171c <setSelectMain+0x24>)
 800170e:	785b      	ldrb	r3, [r3, #1]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	20000280 	.word	0x20000280

08001720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001726:	4b15      	ldr	r3, [pc, #84]	; (800177c <HAL_MspInit+0x5c>)
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	4a14      	ldr	r2, [pc, #80]	; (800177c <HAL_MspInit+0x5c>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6193      	str	r3, [r2, #24]
 8001732:	4b12      	ldr	r3, [pc, #72]	; (800177c <HAL_MspInit+0x5c>)
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173e:	4b0f      	ldr	r3, [pc, #60]	; (800177c <HAL_MspInit+0x5c>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	4a0e      	ldr	r2, [pc, #56]	; (800177c <HAL_MspInit+0x5c>)
 8001744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001748:	61d3      	str	r3, [r2, #28]
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <HAL_MspInit+0x5c>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <HAL_MspInit+0x60>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	4a04      	ldr	r2, [pc, #16]	; (8001780 <HAL_MspInit+0x60>)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr
 800177c:	40021000 	.word	0x40021000
 8001780:	40010000 	.word	0x40010000

08001784 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b088      	sub	sp, #32
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017a2:	d12b      	bne.n	80017fc <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <HAL_TIM_Encoder_MspInit+0x80>)
 80017a6:	69db      	ldr	r3, [r3, #28]
 80017a8:	4a16      	ldr	r2, [pc, #88]	; (8001804 <HAL_TIM_Encoder_MspInit+0x80>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	61d3      	str	r3, [r2, #28]
 80017b0:	4b14      	ldr	r3, [pc, #80]	; (8001804 <HAL_TIM_Encoder_MspInit+0x80>)
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_TIM_Encoder_MspInit+0x80>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	4a10      	ldr	r2, [pc, #64]	; (8001804 <HAL_TIM_Encoder_MspInit+0x80>)
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	6193      	str	r3, [r2, #24]
 80017c8:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <HAL_TIM_Encoder_MspInit+0x80>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017d4:	2303      	movs	r3, #3
 80017d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	2300      	movs	r3, #0
 80017de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e0:	f107 0310 	add.w	r3, r7, #16
 80017e4:	4619      	mov	r1, r3
 80017e6:	4808      	ldr	r0, [pc, #32]	; (8001808 <HAL_TIM_Encoder_MspInit+0x84>)
 80017e8:	f000 fd8a 	bl	8002300 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017ec:	2200      	movs	r2, #0
 80017ee:	2100      	movs	r1, #0
 80017f0:	201c      	movs	r0, #28
 80017f2:	f000 fb3e 	bl	8001e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017f6:	201c      	movs	r0, #28
 80017f8:	f000 fb57 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017fc:	bf00      	nop
 80017fe:	3720      	adds	r7, #32
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40021000 	.word	0x40021000
 8001808:	40010800 	.word	0x40010800

0800180c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0d      	ldr	r2, [pc, #52]	; (8001850 <HAL_TIM_Base_MspInit+0x44>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d113      	bne.n	8001846 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800181e:	4b0d      	ldr	r3, [pc, #52]	; (8001854 <HAL_TIM_Base_MspInit+0x48>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a0c      	ldr	r2, [pc, #48]	; (8001854 <HAL_TIM_Base_MspInit+0x48>)
 8001824:	f043 0302 	orr.w	r3, r3, #2
 8001828:	61d3      	str	r3, [r2, #28]
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <HAL_TIM_Base_MspInit+0x48>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2100      	movs	r1, #0
 800183a:	201d      	movs	r0, #29
 800183c:	f000 fb19 	bl	8001e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001840:	201d      	movs	r0, #29
 8001842:	f000 fb32 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40000400 	.word	0x40000400
 8001854:	40021000 	.word	0x40021000

08001858 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a32      	ldr	r2, [pc, #200]	; (800193c <HAL_UART_MspInit+0xe4>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d15d      	bne.n	8001934 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001878:	4b31      	ldr	r3, [pc, #196]	; (8001940 <HAL_UART_MspInit+0xe8>)
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	4a30      	ldr	r2, [pc, #192]	; (8001940 <HAL_UART_MspInit+0xe8>)
 800187e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001882:	61d3      	str	r3, [r2, #28]
 8001884:	4b2e      	ldr	r3, [pc, #184]	; (8001940 <HAL_UART_MspInit+0xe8>)
 8001886:	69db      	ldr	r3, [r3, #28]
 8001888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001890:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <HAL_UART_MspInit+0xe8>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	4a2a      	ldr	r2, [pc, #168]	; (8001940 <HAL_UART_MspInit+0xe8>)
 8001896:	f043 0304 	orr.w	r3, r3, #4
 800189a:	6193      	str	r3, [r2, #24]
 800189c:	4b28      	ldr	r3, [pc, #160]	; (8001940 <HAL_UART_MspInit+0xe8>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018a8:	2304      	movs	r3, #4
 80018aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ac:	2302      	movs	r3, #2
 80018ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b0:	2303      	movs	r3, #3
 80018b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b4:	f107 0310 	add.w	r3, r7, #16
 80018b8:	4619      	mov	r1, r3
 80018ba:	4822      	ldr	r0, [pc, #136]	; (8001944 <HAL_UART_MspInit+0xec>)
 80018bc:	f000 fd20 	bl	8002300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018c0:	2308      	movs	r3, #8
 80018c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	4619      	mov	r1, r3
 80018d2:	481c      	ldr	r0, [pc, #112]	; (8001944 <HAL_UART_MspInit+0xec>)
 80018d4:	f000 fd14 	bl	8002300 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80018d8:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018da:	4a1c      	ldr	r2, [pc, #112]	; (800194c <HAL_UART_MspInit+0xf4>)
 80018dc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018de:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018ea:	4b17      	ldr	r3, [pc, #92]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018f0:	4b15      	ldr	r3, [pc, #84]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018f6:	4b14      	ldr	r3, [pc, #80]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80018fc:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_UART_MspInit+0xf0>)
 80018fe:	2200      	movs	r2, #0
 8001900:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001902:	4b11      	ldr	r3, [pc, #68]	; (8001948 <HAL_UART_MspInit+0xf0>)
 8001904:	2200      	movs	r2, #0
 8001906:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001908:	480f      	ldr	r0, [pc, #60]	; (8001948 <HAL_UART_MspInit+0xf0>)
 800190a:	f000 fae9 	bl	8001ee0 <HAL_DMA_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8001914:	f7ff fed8 	bl	80016c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a0b      	ldr	r2, [pc, #44]	; (8001948 <HAL_UART_MspInit+0xf0>)
 800191c:	639a      	str	r2, [r3, #56]	; 0x38
 800191e:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <HAL_UART_MspInit+0xf0>)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001924:	2200      	movs	r2, #0
 8001926:	2100      	movs	r1, #0
 8001928:	2026      	movs	r0, #38	; 0x26
 800192a:	f000 faa2 	bl	8001e72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800192e:	2026      	movs	r0, #38	; 0x26
 8001930:	f000 fabb 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001934:	bf00      	nop
 8001936:	3720      	adds	r7, #32
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40004400 	.word	0x40004400
 8001940:	40021000 	.word	0x40021000
 8001944:	40010800 	.word	0x40010800
 8001948:	20000238 	.word	0x20000238
 800194c:	4002006c 	.word	0x4002006c

08001950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001954:	e7fe      	b.n	8001954 <NMI_Handler+0x4>

08001956 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195a:	e7fe      	b.n	800195a <HardFault_Handler+0x4>

0800195c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001960:	e7fe      	b.n	8001960 <MemManage_Handler+0x4>

08001962 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001966:	e7fe      	b.n	8001966 <BusFault_Handler+0x4>

08001968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800196c:	e7fe      	b.n	800196c <UsageFault_Handler+0x4>

0800196e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr

0800197a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr

08001992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001996:	f000 f955 	bl	8001c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}

0800199e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT_MENU_Pin);
 80019a2:	2010      	movs	r0, #16
 80019a4:	f000 fe62 	bl	800266c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80019b0:	4802      	ldr	r0, [pc, #8]	; (80019bc <DMA1_Channel6_IRQHandler+0x10>)
 80019b2:	f000 fb9f 	bl	80020f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000238 	.word	0x20000238

080019c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BT_AVANCA_Pin);
 80019c4:	2020      	movs	r0, #32
 80019c6:	f000 fe51 	bl	800266c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT_SELECT_Pin);
 80019ca:	2040      	movs	r0, #64	; 0x40
 80019cc:	f000 fe4e 	bl	800266c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT_STOP_Pin);
 80019d0:	2080      	movs	r0, #128	; 0x80
 80019d2:	f000 fe4b 	bl	800266c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BT_INSERT_Pin);
 80019d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019da:	f000 fe47 	bl	800266c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019e8:	4802      	ldr	r0, [pc, #8]	; (80019f4 <TIM2_IRQHandler+0x10>)
 80019ea:	f001 fb62 	bl	80030b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000164 	.word	0x20000164

080019f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019fc:	4802      	ldr	r0, [pc, #8]	; (8001a08 <TIM3_IRQHandler+0x10>)
 80019fe:	f001 fb58 	bl	80030b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200001ac 	.word	0x200001ac

08001a0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a10:	4802      	ldr	r0, [pc, #8]	; (8001a1c <USART2_IRQHandler+0x10>)
 8001a12:	f001 feeb 	bl	80037ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	200001f4 	.word	0x200001f4

08001a20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	e00a      	b.n	8001a48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a32:	f3af 8000 	nop.w
 8001a36:	4601      	mov	r1, r0
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	1c5a      	adds	r2, r3, #1
 8001a3c:	60ba      	str	r2, [r7, #8]
 8001a3e:	b2ca      	uxtb	r2, r1
 8001a40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	3301      	adds	r3, #1
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	697a      	ldr	r2, [r7, #20]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	dbf0      	blt.n	8001a32 <_read+0x12>
	}

return len;
 8001a50:	687b      	ldr	r3, [r7, #4]
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3718      	adds	r7, #24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b086      	sub	sp, #24
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	60f8      	str	r0, [r7, #12]
 8001a62:	60b9      	str	r1, [r7, #8]
 8001a64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	e009      	b.n	8001a80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	60ba      	str	r2, [r7, #8]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	617b      	str	r3, [r7, #20]
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	dbf1      	blt.n	8001a6c <_write+0x12>
	}
	return len;
 8001a88:	687b      	ldr	r3, [r7, #4]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3718      	adds	r7, #24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <_close>:

int _close(int file)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
	return -1;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ab8:	605a      	str	r2, [r3, #4]
	return 0;
 8001aba:	2300      	movs	r3, #0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr

08001ac6 <_isatty>:

int _isatty(int file)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
	return 1;
 8001ace:	2301      	movs	r3, #1
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b085      	sub	sp, #20
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	60f8      	str	r0, [r7, #12]
 8001ae2:	60b9      	str	r1, [r7, #8]
 8001ae4:	607a      	str	r2, [r7, #4]
	return 0;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
	...

08001af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001afc:	4a14      	ldr	r2, [pc, #80]	; (8001b50 <_sbrk+0x5c>)
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <_sbrk+0x60>)
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b08:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <_sbrk+0x64>)
 8001b12:	4a12      	ldr	r2, [pc, #72]	; (8001b5c <_sbrk+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b16:	4b10      	ldr	r3, [pc, #64]	; (8001b58 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d207      	bcs.n	8001b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b24:	f002 fa10 	bl	8003f48 <__errno>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	e009      	b.n	8001b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b34:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <_sbrk+0x64>)
 8001b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20005000 	.word	0x20005000
 8001b54:	00000400 	.word	0x00000400
 8001b58:	20000284 	.word	0x20000284
 8001b5c:	200002a0 	.word	0x200002a0

08001b60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b6c:	480c      	ldr	r0, [pc, #48]	; (8001ba0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b6e:	490d      	ldr	r1, [pc, #52]	; (8001ba4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b70:	4a0d      	ldr	r2, [pc, #52]	; (8001ba8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b74:	e002      	b.n	8001b7c <LoopCopyDataInit>

08001b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7a:	3304      	adds	r3, #4

08001b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b80:	d3f9      	bcc.n	8001b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b82:	4a0a      	ldr	r2, [pc, #40]	; (8001bac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b84:	4c0a      	ldr	r4, [pc, #40]	; (8001bb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b88:	e001      	b.n	8001b8e <LoopFillZerobss>

08001b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b8c:	3204      	adds	r2, #4

08001b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b90:	d3fb      	bcc.n	8001b8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b92:	f7ff ffe5 	bl	8001b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b96:	f002 f9dd 	bl	8003f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b9a:	f7ff fa0f 	bl	8000fbc <main>
  bx lr
 8001b9e:	4770      	bx	lr
  ldr r0, =_sdata
 8001ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba4:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8001ba8:	080052bc 	.word	0x080052bc
  ldr r2, =_sbss
 8001bac:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001bb0:	2000029c 	.word	0x2000029c

08001bb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb4:	e7fe      	b.n	8001bb4 <ADC1_2_IRQHandler>
	...

08001bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bbc:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <HAL_Init+0x28>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a07      	ldr	r2, [pc, #28]	; (8001be0 <HAL_Init+0x28>)
 8001bc2:	f043 0310 	orr.w	r3, r3, #16
 8001bc6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc8:	2003      	movs	r0, #3
 8001bca:	f000 f947 	bl	8001e5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bce:	200f      	movs	r0, #15
 8001bd0:	f000 f808 	bl	8001be4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd4:	f7ff fda4 	bl	8001720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40022000 	.word	0x40022000

08001be4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_InitTick+0x54>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <HAL_InitTick+0x58>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 f95f 	bl	8001ec6 <HAL_SYSTICK_Config>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00e      	b.n	8001c30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b0f      	cmp	r3, #15
 8001c16:	d80a      	bhi.n	8001c2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f000 f927 	bl	8001e72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c24:	4a06      	ldr	r2, [pc, #24]	; (8001c40 <HAL_InitTick+0x5c>)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000058 	.word	0x20000058
 8001c3c:	20000060 	.word	0x20000060
 8001c40:	2000005c 	.word	0x2000005c

08001c44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_IncTick+0x1c>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <HAL_IncTick+0x20>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	4a03      	ldr	r2, [pc, #12]	; (8001c64 <HAL_IncTick+0x20>)
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	20000060 	.word	0x20000060
 8001c64:	20000288 	.word	0x20000288

08001c68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c6c:	4b02      	ldr	r3, [pc, #8]	; (8001c78 <HAL_GetTick+0x10>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr
 8001c78:	20000288 	.word	0x20000288

08001c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c84:	f7ff fff0 	bl	8001c68 <HAL_GetTick>
 8001c88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c94:	d005      	beq.n	8001ca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c96:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <HAL_Delay+0x44>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ca2:	bf00      	nop
 8001ca4:	f7ff ffe0 	bl	8001c68 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d8f7      	bhi.n	8001ca4 <HAL_Delay+0x28>
  {
  }
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000060 	.word	0x20000060

08001cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cf6:	4a04      	ldr	r2, [pc, #16]	; (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	60d3      	str	r3, [r2, #12]
}
 8001cfc:	bf00      	nop
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d10:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <__NVIC_GetPriorityGrouping+0x18>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	0a1b      	lsrs	r3, r3, #8
 8001d16:	f003 0307 	and.w	r3, r3, #7
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	db0b      	blt.n	8001d52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	f003 021f 	and.w	r2, r3, #31
 8001d40:	4906      	ldr	r1, [pc, #24]	; (8001d5c <__NVIC_EnableIRQ+0x34>)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	095b      	lsrs	r3, r3, #5
 8001d48:	2001      	movs	r0, #1
 8001d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr
 8001d5c:	e000e100 	.word	0xe000e100

08001d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	6039      	str	r1, [r7, #0]
 8001d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	db0a      	blt.n	8001d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	490c      	ldr	r1, [pc, #48]	; (8001dac <__NVIC_SetPriority+0x4c>)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	0112      	lsls	r2, r2, #4
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	440b      	add	r3, r1
 8001d84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d88:	e00a      	b.n	8001da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4908      	ldr	r1, [pc, #32]	; (8001db0 <__NVIC_SetPriority+0x50>)
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	3b04      	subs	r3, #4
 8001d98:	0112      	lsls	r2, r2, #4
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	761a      	strb	r2, [r3, #24]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	e000e100 	.word	0xe000e100
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	; 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f1c3 0307 	rsb	r3, r3, #7
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	bf28      	it	cs
 8001dd2:	2304      	movcs	r3, #4
 8001dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	3304      	adds	r3, #4
 8001dda:	2b06      	cmp	r3, #6
 8001ddc:	d902      	bls.n	8001de4 <NVIC_EncodePriority+0x30>
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3b03      	subs	r3, #3
 8001de2:	e000      	b.n	8001de6 <NVIC_EncodePriority+0x32>
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43da      	mvns	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	401a      	ands	r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa01 f303 	lsl.w	r3, r1, r3
 8001e06:	43d9      	mvns	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	4313      	orrs	r3, r2
         );
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3724      	adds	r7, #36	; 0x24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3b01      	subs	r3, #1
 8001e24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e28:	d301      	bcc.n	8001e2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e00f      	b.n	8001e4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e2e:	4a0a      	ldr	r2, [pc, #40]	; (8001e58 <SysTick_Config+0x40>)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e36:	210f      	movs	r1, #15
 8001e38:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3c:	f7ff ff90 	bl	8001d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e40:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <SysTick_Config+0x40>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <SysTick_Config+0x40>)
 8001e48:	2207      	movs	r2, #7
 8001e4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	e000e010 	.word	0xe000e010

08001e5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff ff2d 	bl	8001cc4 <__NVIC_SetPriorityGrouping>
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b086      	sub	sp, #24
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4603      	mov	r3, r0
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e84:	f7ff ff42 	bl	8001d0c <__NVIC_GetPriorityGrouping>
 8001e88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	6978      	ldr	r0, [r7, #20]
 8001e90:	f7ff ff90 	bl	8001db4 <NVIC_EncodePriority>
 8001e94:	4602      	mov	r2, r0
 8001e96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff5f 	bl	8001d60 <__NVIC_SetPriority>
}
 8001ea2:	bf00      	nop
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff35 	bl	8001d28 <__NVIC_EnableIRQ>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ffa2 	bl	8001e18 <SysTick_Config>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e043      	b.n	8001f7e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b22      	ldr	r3, [pc, #136]	; (8001f88 <HAL_DMA_Init+0xa8>)
 8001efe:	4413      	add	r3, r2
 8001f00:	4a22      	ldr	r2, [pc, #136]	; (8001f8c <HAL_DMA_Init+0xac>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	091b      	lsrs	r3, r3, #4
 8001f08:	009a      	lsls	r2, r3, #2
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a1f      	ldr	r2, [pc, #124]	; (8001f90 <HAL_DMA_Init+0xb0>)
 8001f12:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2202      	movs	r2, #2
 8001f18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f2a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f2e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr
 8001f88:	bffdfff8 	.word	0xbffdfff8
 8001f8c:	cccccccd 	.word	0xcccccccd
 8001f90:	40020000 	.word	0x40020000

08001f94 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d008      	beq.n	8001fbc <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2204      	movs	r2, #4
 8001fae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e020      	b.n	8001ffe <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 020e 	bic.w	r2, r2, #14
 8001fca:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f022 0201 	bic.w	r2, r2, #1
 8001fda:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fea:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr

08002008 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800201a:	2b02      	cmp	r3, #2
 800201c:	d005      	beq.n	800202a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2204      	movs	r2, #4
 8002022:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	73fb      	strb	r3, [r7, #15]
 8002028:	e051      	b.n	80020ce <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 020e 	bic.w	r2, r2, #14
 8002038:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f022 0201 	bic.w	r2, r2, #1
 8002048:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a22      	ldr	r2, [pc, #136]	; (80020d8 <HAL_DMA_Abort_IT+0xd0>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d029      	beq.n	80020a8 <HAL_DMA_Abort_IT+0xa0>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a20      	ldr	r2, [pc, #128]	; (80020dc <HAL_DMA_Abort_IT+0xd4>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d022      	beq.n	80020a4 <HAL_DMA_Abort_IT+0x9c>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a1f      	ldr	r2, [pc, #124]	; (80020e0 <HAL_DMA_Abort_IT+0xd8>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d01a      	beq.n	800209e <HAL_DMA_Abort_IT+0x96>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a1d      	ldr	r2, [pc, #116]	; (80020e4 <HAL_DMA_Abort_IT+0xdc>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d012      	beq.n	8002098 <HAL_DMA_Abort_IT+0x90>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <HAL_DMA_Abort_IT+0xe0>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d00a      	beq.n	8002092 <HAL_DMA_Abort_IT+0x8a>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a1a      	ldr	r2, [pc, #104]	; (80020ec <HAL_DMA_Abort_IT+0xe4>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d102      	bne.n	800208c <HAL_DMA_Abort_IT+0x84>
 8002086:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800208a:	e00e      	b.n	80020aa <HAL_DMA_Abort_IT+0xa2>
 800208c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002090:	e00b      	b.n	80020aa <HAL_DMA_Abort_IT+0xa2>
 8002092:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002096:	e008      	b.n	80020aa <HAL_DMA_Abort_IT+0xa2>
 8002098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800209c:	e005      	b.n	80020aa <HAL_DMA_Abort_IT+0xa2>
 800209e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020a2:	e002      	b.n	80020aa <HAL_DMA_Abort_IT+0xa2>
 80020a4:	2310      	movs	r3, #16
 80020a6:	e000      	b.n	80020aa <HAL_DMA_Abort_IT+0xa2>
 80020a8:	2301      	movs	r3, #1
 80020aa:	4a11      	ldr	r2, [pc, #68]	; (80020f0 <HAL_DMA_Abort_IT+0xe8>)
 80020ac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	4798      	blx	r3
    } 
  }
  return status;
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40020008 	.word	0x40020008
 80020dc:	4002001c 	.word	0x4002001c
 80020e0:	40020030 	.word	0x40020030
 80020e4:	40020044 	.word	0x40020044
 80020e8:	40020058 	.word	0x40020058
 80020ec:	4002006c 	.word	0x4002006c
 80020f0:	40020000 	.word	0x40020000

080020f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	2204      	movs	r2, #4
 8002112:	409a      	lsls	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4013      	ands	r3, r2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d04f      	beq.n	80021bc <HAL_DMA_IRQHandler+0xc8>
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	f003 0304 	and.w	r3, r3, #4
 8002122:	2b00      	cmp	r3, #0
 8002124:	d04a      	beq.n	80021bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0320 	and.w	r3, r3, #32
 8002130:	2b00      	cmp	r3, #0
 8002132:	d107      	bne.n	8002144 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 0204 	bic.w	r2, r2, #4
 8002142:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a66      	ldr	r2, [pc, #408]	; (80022e4 <HAL_DMA_IRQHandler+0x1f0>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d029      	beq.n	80021a2 <HAL_DMA_IRQHandler+0xae>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a65      	ldr	r2, [pc, #404]	; (80022e8 <HAL_DMA_IRQHandler+0x1f4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d022      	beq.n	800219e <HAL_DMA_IRQHandler+0xaa>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a63      	ldr	r2, [pc, #396]	; (80022ec <HAL_DMA_IRQHandler+0x1f8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d01a      	beq.n	8002198 <HAL_DMA_IRQHandler+0xa4>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a62      	ldr	r2, [pc, #392]	; (80022f0 <HAL_DMA_IRQHandler+0x1fc>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d012      	beq.n	8002192 <HAL_DMA_IRQHandler+0x9e>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a60      	ldr	r2, [pc, #384]	; (80022f4 <HAL_DMA_IRQHandler+0x200>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d00a      	beq.n	800218c <HAL_DMA_IRQHandler+0x98>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a5f      	ldr	r2, [pc, #380]	; (80022f8 <HAL_DMA_IRQHandler+0x204>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d102      	bne.n	8002186 <HAL_DMA_IRQHandler+0x92>
 8002180:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002184:	e00e      	b.n	80021a4 <HAL_DMA_IRQHandler+0xb0>
 8002186:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800218a:	e00b      	b.n	80021a4 <HAL_DMA_IRQHandler+0xb0>
 800218c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002190:	e008      	b.n	80021a4 <HAL_DMA_IRQHandler+0xb0>
 8002192:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002196:	e005      	b.n	80021a4 <HAL_DMA_IRQHandler+0xb0>
 8002198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800219c:	e002      	b.n	80021a4 <HAL_DMA_IRQHandler+0xb0>
 800219e:	2340      	movs	r3, #64	; 0x40
 80021a0:	e000      	b.n	80021a4 <HAL_DMA_IRQHandler+0xb0>
 80021a2:	2304      	movs	r3, #4
 80021a4:	4a55      	ldr	r2, [pc, #340]	; (80022fc <HAL_DMA_IRQHandler+0x208>)
 80021a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	f000 8094 	beq.w	80022da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80021ba:	e08e      	b.n	80022da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	2202      	movs	r2, #2
 80021c2:	409a      	lsls	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4013      	ands	r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d056      	beq.n	800227a <HAL_DMA_IRQHandler+0x186>
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d051      	beq.n	800227a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0320 	and.w	r3, r3, #32
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d10b      	bne.n	80021fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f022 020a 	bic.w	r2, r2, #10
 80021f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a38      	ldr	r2, [pc, #224]	; (80022e4 <HAL_DMA_IRQHandler+0x1f0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d029      	beq.n	800225a <HAL_DMA_IRQHandler+0x166>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a37      	ldr	r2, [pc, #220]	; (80022e8 <HAL_DMA_IRQHandler+0x1f4>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d022      	beq.n	8002256 <HAL_DMA_IRQHandler+0x162>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a35      	ldr	r2, [pc, #212]	; (80022ec <HAL_DMA_IRQHandler+0x1f8>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d01a      	beq.n	8002250 <HAL_DMA_IRQHandler+0x15c>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a34      	ldr	r2, [pc, #208]	; (80022f0 <HAL_DMA_IRQHandler+0x1fc>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d012      	beq.n	800224a <HAL_DMA_IRQHandler+0x156>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a32      	ldr	r2, [pc, #200]	; (80022f4 <HAL_DMA_IRQHandler+0x200>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d00a      	beq.n	8002244 <HAL_DMA_IRQHandler+0x150>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a31      	ldr	r2, [pc, #196]	; (80022f8 <HAL_DMA_IRQHandler+0x204>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d102      	bne.n	800223e <HAL_DMA_IRQHandler+0x14a>
 8002238:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800223c:	e00e      	b.n	800225c <HAL_DMA_IRQHandler+0x168>
 800223e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002242:	e00b      	b.n	800225c <HAL_DMA_IRQHandler+0x168>
 8002244:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002248:	e008      	b.n	800225c <HAL_DMA_IRQHandler+0x168>
 800224a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800224e:	e005      	b.n	800225c <HAL_DMA_IRQHandler+0x168>
 8002250:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002254:	e002      	b.n	800225c <HAL_DMA_IRQHandler+0x168>
 8002256:	2320      	movs	r3, #32
 8002258:	e000      	b.n	800225c <HAL_DMA_IRQHandler+0x168>
 800225a:	2302      	movs	r3, #2
 800225c:	4a27      	ldr	r2, [pc, #156]	; (80022fc <HAL_DMA_IRQHandler+0x208>)
 800225e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226c:	2b00      	cmp	r3, #0
 800226e:	d034      	beq.n	80022da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002278:	e02f      	b.n	80022da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	2208      	movs	r2, #8
 8002280:	409a      	lsls	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	4013      	ands	r3, r2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d028      	beq.n	80022dc <HAL_DMA_IRQHandler+0x1e8>
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f003 0308 	and.w	r3, r3, #8
 8002290:	2b00      	cmp	r3, #0
 8002292:	d023      	beq.n	80022dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 020e 	bic.w	r2, r2, #14
 80022a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ac:	2101      	movs	r1, #1
 80022ae:	fa01 f202 	lsl.w	r2, r1, r2
 80022b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d004      	beq.n	80022dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	4798      	blx	r3
    }
  }
  return;
 80022da:	bf00      	nop
 80022dc:	bf00      	nop
}
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40020008 	.word	0x40020008
 80022e8:	4002001c 	.word	0x4002001c
 80022ec:	40020030 	.word	0x40020030
 80022f0:	40020044 	.word	0x40020044
 80022f4:	40020058 	.word	0x40020058
 80022f8:	4002006c 	.word	0x4002006c
 80022fc:	40020000 	.word	0x40020000

08002300 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002300:	b480      	push	{r7}
 8002302:	b08b      	sub	sp, #44	; 0x2c
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800230a:	2300      	movs	r3, #0
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800230e:	2300      	movs	r3, #0
 8002310:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002312:	e169      	b.n	80025e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002314:	2201      	movs	r2, #1
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	4013      	ands	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	429a      	cmp	r2, r3
 800232e:	f040 8158 	bne.w	80025e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4a9a      	ldr	r2, [pc, #616]	; (80025a0 <HAL_GPIO_Init+0x2a0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d05e      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 800233c:	4a98      	ldr	r2, [pc, #608]	; (80025a0 <HAL_GPIO_Init+0x2a0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d875      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 8002342:	4a98      	ldr	r2, [pc, #608]	; (80025a4 <HAL_GPIO_Init+0x2a4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d058      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 8002348:	4a96      	ldr	r2, [pc, #600]	; (80025a4 <HAL_GPIO_Init+0x2a4>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d86f      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 800234e:	4a96      	ldr	r2, [pc, #600]	; (80025a8 <HAL_GPIO_Init+0x2a8>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d052      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 8002354:	4a94      	ldr	r2, [pc, #592]	; (80025a8 <HAL_GPIO_Init+0x2a8>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d869      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 800235a:	4a94      	ldr	r2, [pc, #592]	; (80025ac <HAL_GPIO_Init+0x2ac>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d04c      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 8002360:	4a92      	ldr	r2, [pc, #584]	; (80025ac <HAL_GPIO_Init+0x2ac>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d863      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 8002366:	4a92      	ldr	r2, [pc, #584]	; (80025b0 <HAL_GPIO_Init+0x2b0>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d046      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
 800236c:	4a90      	ldr	r2, [pc, #576]	; (80025b0 <HAL_GPIO_Init+0x2b0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d85d      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 8002372:	2b12      	cmp	r3, #18
 8002374:	d82a      	bhi.n	80023cc <HAL_GPIO_Init+0xcc>
 8002376:	2b12      	cmp	r3, #18
 8002378:	d859      	bhi.n	800242e <HAL_GPIO_Init+0x12e>
 800237a:	a201      	add	r2, pc, #4	; (adr r2, 8002380 <HAL_GPIO_Init+0x80>)
 800237c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002380:	080023fb 	.word	0x080023fb
 8002384:	080023d5 	.word	0x080023d5
 8002388:	080023e7 	.word	0x080023e7
 800238c:	08002429 	.word	0x08002429
 8002390:	0800242f 	.word	0x0800242f
 8002394:	0800242f 	.word	0x0800242f
 8002398:	0800242f 	.word	0x0800242f
 800239c:	0800242f 	.word	0x0800242f
 80023a0:	0800242f 	.word	0x0800242f
 80023a4:	0800242f 	.word	0x0800242f
 80023a8:	0800242f 	.word	0x0800242f
 80023ac:	0800242f 	.word	0x0800242f
 80023b0:	0800242f 	.word	0x0800242f
 80023b4:	0800242f 	.word	0x0800242f
 80023b8:	0800242f 	.word	0x0800242f
 80023bc:	0800242f 	.word	0x0800242f
 80023c0:	0800242f 	.word	0x0800242f
 80023c4:	080023dd 	.word	0x080023dd
 80023c8:	080023f1 	.word	0x080023f1
 80023cc:	4a79      	ldr	r2, [pc, #484]	; (80025b4 <HAL_GPIO_Init+0x2b4>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d013      	beq.n	80023fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023d2:	e02c      	b.n	800242e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	623b      	str	r3, [r7, #32]
          break;
 80023da:	e029      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	3304      	adds	r3, #4
 80023e2:	623b      	str	r3, [r7, #32]
          break;
 80023e4:	e024      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	3308      	adds	r3, #8
 80023ec:	623b      	str	r3, [r7, #32]
          break;
 80023ee:	e01f      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	330c      	adds	r3, #12
 80023f6:	623b      	str	r3, [r7, #32]
          break;
 80023f8:	e01a      	b.n	8002430 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d102      	bne.n	8002408 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002402:	2304      	movs	r3, #4
 8002404:	623b      	str	r3, [r7, #32]
          break;
 8002406:	e013      	b.n	8002430 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d105      	bne.n	800241c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002410:	2308      	movs	r3, #8
 8002412:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	611a      	str	r2, [r3, #16]
          break;
 800241a:	e009      	b.n	8002430 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800241c:	2308      	movs	r3, #8
 800241e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69fa      	ldr	r2, [r7, #28]
 8002424:	615a      	str	r2, [r3, #20]
          break;
 8002426:	e003      	b.n	8002430 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002428:	2300      	movs	r3, #0
 800242a:	623b      	str	r3, [r7, #32]
          break;
 800242c:	e000      	b.n	8002430 <HAL_GPIO_Init+0x130>
          break;
 800242e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	2bff      	cmp	r3, #255	; 0xff
 8002434:	d801      	bhi.n	800243a <HAL_GPIO_Init+0x13a>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	e001      	b.n	800243e <HAL_GPIO_Init+0x13e>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	2bff      	cmp	r3, #255	; 0xff
 8002444:	d802      	bhi.n	800244c <HAL_GPIO_Init+0x14c>
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	e002      	b.n	8002452 <HAL_GPIO_Init+0x152>
 800244c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244e:	3b08      	subs	r3, #8
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	210f      	movs	r1, #15
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	fa01 f303 	lsl.w	r3, r1, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	401a      	ands	r2, r3
 8002464:	6a39      	ldr	r1, [r7, #32]
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	431a      	orrs	r2, r3
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 80b1 	beq.w	80025e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002480:	4b4d      	ldr	r3, [pc, #308]	; (80025b8 <HAL_GPIO_Init+0x2b8>)
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	4a4c      	ldr	r2, [pc, #304]	; (80025b8 <HAL_GPIO_Init+0x2b8>)
 8002486:	f043 0301 	orr.w	r3, r3, #1
 800248a:	6193      	str	r3, [r2, #24]
 800248c:	4b4a      	ldr	r3, [pc, #296]	; (80025b8 <HAL_GPIO_Init+0x2b8>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002498:	4a48      	ldr	r2, [pc, #288]	; (80025bc <HAL_GPIO_Init+0x2bc>)
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	220f      	movs	r2, #15
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	43db      	mvns	r3, r3
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	4013      	ands	r3, r2
 80024ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a40      	ldr	r2, [pc, #256]	; (80025c0 <HAL_GPIO_Init+0x2c0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d013      	beq.n	80024ec <HAL_GPIO_Init+0x1ec>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a3f      	ldr	r2, [pc, #252]	; (80025c4 <HAL_GPIO_Init+0x2c4>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d00d      	beq.n	80024e8 <HAL_GPIO_Init+0x1e8>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3e      	ldr	r2, [pc, #248]	; (80025c8 <HAL_GPIO_Init+0x2c8>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d007      	beq.n	80024e4 <HAL_GPIO_Init+0x1e4>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a3d      	ldr	r2, [pc, #244]	; (80025cc <HAL_GPIO_Init+0x2cc>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d101      	bne.n	80024e0 <HAL_GPIO_Init+0x1e0>
 80024dc:	2303      	movs	r3, #3
 80024de:	e006      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024e0:	2304      	movs	r3, #4
 80024e2:	e004      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e002      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024e8:	2301      	movs	r3, #1
 80024ea:	e000      	b.n	80024ee <HAL_GPIO_Init+0x1ee>
 80024ec:	2300      	movs	r3, #0
 80024ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f0:	f002 0203 	and.w	r2, r2, #3
 80024f4:	0092      	lsls	r2, r2, #2
 80024f6:	4093      	lsls	r3, r2
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024fe:	492f      	ldr	r1, [pc, #188]	; (80025bc <HAL_GPIO_Init+0x2bc>)
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	089b      	lsrs	r3, r3, #2
 8002504:	3302      	adds	r3, #2
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d006      	beq.n	8002526 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002518:	4b2d      	ldr	r3, [pc, #180]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	492c      	ldr	r1, [pc, #176]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	600b      	str	r3, [r1, #0]
 8002524:	e006      	b.n	8002534 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002526:	4b2a      	ldr	r3, [pc, #168]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	43db      	mvns	r3, r3
 800252e:	4928      	ldr	r1, [pc, #160]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002530:	4013      	ands	r3, r2
 8002532:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d006      	beq.n	800254e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002540:	4b23      	ldr	r3, [pc, #140]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4922      	ldr	r1, [pc, #136]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	4313      	orrs	r3, r2
 800254a:	604b      	str	r3, [r1, #4]
 800254c:	e006      	b.n	800255c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800254e:	4b20      	ldr	r3, [pc, #128]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	43db      	mvns	r3, r3
 8002556:	491e      	ldr	r1, [pc, #120]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002558:	4013      	ands	r3, r2
 800255a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d006      	beq.n	8002576 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002568:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	4918      	ldr	r1, [pc, #96]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	4313      	orrs	r3, r2
 8002572:	608b      	str	r3, [r1, #8]
 8002574:	e006      	b.n	8002584 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002576:	4b16      	ldr	r3, [pc, #88]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	43db      	mvns	r3, r3
 800257e:	4914      	ldr	r1, [pc, #80]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002580:	4013      	ands	r3, r2
 8002582:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d021      	beq.n	80025d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002590:	4b0f      	ldr	r3, [pc, #60]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	490e      	ldr	r1, [pc, #56]	; (80025d0 <HAL_GPIO_Init+0x2d0>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	4313      	orrs	r3, r2
 800259a:	60cb      	str	r3, [r1, #12]
 800259c:	e021      	b.n	80025e2 <HAL_GPIO_Init+0x2e2>
 800259e:	bf00      	nop
 80025a0:	10320000 	.word	0x10320000
 80025a4:	10310000 	.word	0x10310000
 80025a8:	10220000 	.word	0x10220000
 80025ac:	10210000 	.word	0x10210000
 80025b0:	10120000 	.word	0x10120000
 80025b4:	10110000 	.word	0x10110000
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40010000 	.word	0x40010000
 80025c0:	40010800 	.word	0x40010800
 80025c4:	40010c00 	.word	0x40010c00
 80025c8:	40011000 	.word	0x40011000
 80025cc:	40011400 	.word	0x40011400
 80025d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025d4:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_GPIO_Init+0x304>)
 80025d6:	68da      	ldr	r2, [r3, #12]
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	43db      	mvns	r3, r3
 80025dc:	4909      	ldr	r1, [pc, #36]	; (8002604 <HAL_GPIO_Init+0x304>)
 80025de:	4013      	ands	r3, r2
 80025e0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	3301      	adds	r3, #1
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	fa22 f303 	lsr.w	r3, r2, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f47f ae8e 	bne.w	8002314 <HAL_GPIO_Init+0x14>
  }
}
 80025f8:	bf00      	nop
 80025fa:	bf00      	nop
 80025fc:	372c      	adds	r7, #44	; 0x2c
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr
 8002604:	40010400 	.word	0x40010400

08002608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	807b      	strh	r3, [r7, #2]
 8002614:	4613      	mov	r3, r2
 8002616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002618:	787b      	ldrb	r3, [r7, #1]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261e:	887a      	ldrh	r2, [r7, #2]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002624:	e003      	b.n	800262e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002626:	887b      	ldrh	r3, [r7, #2]
 8002628:	041a      	lsls	r2, r3, #16
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	611a      	str	r2, [r3, #16]
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800264a:	887a      	ldrh	r2, [r7, #2]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4013      	ands	r3, r2
 8002650:	041a      	lsls	r2, r3, #16
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	43d9      	mvns	r1, r3
 8002656:	887b      	ldrh	r3, [r7, #2]
 8002658:	400b      	ands	r3, r1
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	611a      	str	r2, [r3, #16]
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr
	...

0800266c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002678:	695a      	ldr	r2, [r3, #20]
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	4013      	ands	r3, r2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d006      	beq.n	8002690 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002682:	4a05      	ldr	r2, [pc, #20]	; (8002698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002688:	88fb      	ldrh	r3, [r7, #6]
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe ffe8 	bl	8001660 <HAL_GPIO_EXTI_Callback>
  }
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40010400 	.word	0x40010400

0800269c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e272      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 8087 	beq.w	80027ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026bc:	4b92      	ldr	r3, [pc, #584]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 030c 	and.w	r3, r3, #12
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d00c      	beq.n	80026e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026c8:	4b8f      	ldr	r3, [pc, #572]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 030c 	and.w	r3, r3, #12
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d112      	bne.n	80026fa <HAL_RCC_OscConfig+0x5e>
 80026d4:	4b8c      	ldr	r3, [pc, #560]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026e0:	d10b      	bne.n	80026fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e2:	4b89      	ldr	r3, [pc, #548]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d06c      	beq.n	80027c8 <HAL_RCC_OscConfig+0x12c>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d168      	bne.n	80027c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e24c      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002702:	d106      	bne.n	8002712 <HAL_RCC_OscConfig+0x76>
 8002704:	4b80      	ldr	r3, [pc, #512]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a7f      	ldr	r2, [pc, #508]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800270a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800270e:	6013      	str	r3, [r2, #0]
 8002710:	e02e      	b.n	8002770 <HAL_RCC_OscConfig+0xd4>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10c      	bne.n	8002734 <HAL_RCC_OscConfig+0x98>
 800271a:	4b7b      	ldr	r3, [pc, #492]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a7a      	ldr	r2, [pc, #488]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	4b78      	ldr	r3, [pc, #480]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a77      	ldr	r2, [pc, #476]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800272c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	e01d      	b.n	8002770 <HAL_RCC_OscConfig+0xd4>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800273c:	d10c      	bne.n	8002758 <HAL_RCC_OscConfig+0xbc>
 800273e:	4b72      	ldr	r3, [pc, #456]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a71      	ldr	r2, [pc, #452]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002744:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	4b6f      	ldr	r3, [pc, #444]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a6e      	ldr	r2, [pc, #440]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002754:	6013      	str	r3, [r2, #0]
 8002756:	e00b      	b.n	8002770 <HAL_RCC_OscConfig+0xd4>
 8002758:	4b6b      	ldr	r3, [pc, #428]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a6a      	ldr	r2, [pc, #424]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800275e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002762:	6013      	str	r3, [r2, #0]
 8002764:	4b68      	ldr	r3, [pc, #416]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a67      	ldr	r2, [pc, #412]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800276a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800276e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d013      	beq.n	80027a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002778:	f7ff fa76 	bl	8001c68 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002780:	f7ff fa72 	bl	8001c68 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b64      	cmp	r3, #100	; 0x64
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e200      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002792:	4b5d      	ldr	r3, [pc, #372]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f0      	beq.n	8002780 <HAL_RCC_OscConfig+0xe4>
 800279e:	e014      	b.n	80027ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a0:	f7ff fa62 	bl	8001c68 <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a8:	f7ff fa5e 	bl	8001c68 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b64      	cmp	r3, #100	; 0x64
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e1ec      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ba:	4b53      	ldr	r3, [pc, #332]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1f0      	bne.n	80027a8 <HAL_RCC_OscConfig+0x10c>
 80027c6:	e000      	b.n	80027ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d063      	beq.n	800289e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027d6:	4b4c      	ldr	r3, [pc, #304]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027e2:	4b49      	ldr	r3, [pc, #292]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 030c 	and.w	r3, r3, #12
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d11c      	bne.n	8002828 <HAL_RCC_OscConfig+0x18c>
 80027ee:	4b46      	ldr	r3, [pc, #280]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d116      	bne.n	8002828 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fa:	4b43      	ldr	r3, [pc, #268]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d005      	beq.n	8002812 <HAL_RCC_OscConfig+0x176>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d001      	beq.n	8002812 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e1c0      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002812:	4b3d      	ldr	r3, [pc, #244]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4939      	ldr	r1, [pc, #228]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002822:	4313      	orrs	r3, r2
 8002824:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002826:	e03a      	b.n	800289e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d020      	beq.n	8002872 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002830:	4b36      	ldr	r3, [pc, #216]	; (800290c <HAL_RCC_OscConfig+0x270>)
 8002832:	2201      	movs	r2, #1
 8002834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002836:	f7ff fa17 	bl	8001c68 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800283e:	f7ff fa13 	bl	8001c68 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e1a1      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002850:	4b2d      	ldr	r3, [pc, #180]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0f0      	beq.n	800283e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285c:	4b2a      	ldr	r3, [pc, #168]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	4927      	ldr	r1, [pc, #156]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 800286c:	4313      	orrs	r3, r2
 800286e:	600b      	str	r3, [r1, #0]
 8002870:	e015      	b.n	800289e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002872:	4b26      	ldr	r3, [pc, #152]	; (800290c <HAL_RCC_OscConfig+0x270>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff f9f6 	bl	8001c68 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002880:	f7ff f9f2 	bl	8001c68 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e180      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002892:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d03a      	beq.n	8002920 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d019      	beq.n	80028e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028b2:	4b17      	ldr	r3, [pc, #92]	; (8002910 <HAL_RCC_OscConfig+0x274>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b8:	f7ff f9d6 	bl	8001c68 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028c0:	f7ff f9d2 	bl	8001c68 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e160      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d2:	4b0d      	ldr	r3, [pc, #52]	; (8002908 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028de:	2001      	movs	r0, #1
 80028e0:	f000 fad8 	bl	8002e94 <RCC_Delay>
 80028e4:	e01c      	b.n	8002920 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028e6:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <HAL_RCC_OscConfig+0x274>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ec:	f7ff f9bc 	bl	8001c68 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f2:	e00f      	b.n	8002914 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f4:	f7ff f9b8 	bl	8001c68 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d908      	bls.n	8002914 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e146      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
 8002906:	bf00      	nop
 8002908:	40021000 	.word	0x40021000
 800290c:	42420000 	.word	0x42420000
 8002910:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002914:	4b92      	ldr	r3, [pc, #584]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1e9      	bne.n	80028f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 80a6 	beq.w	8002a7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800292e:	2300      	movs	r3, #0
 8002930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002932:	4b8b      	ldr	r3, [pc, #556]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10d      	bne.n	800295a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800293e:	4b88      	ldr	r3, [pc, #544]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	4a87      	ldr	r2, [pc, #540]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002948:	61d3      	str	r3, [r2, #28]
 800294a:	4b85      	ldr	r3, [pc, #532]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002956:	2301      	movs	r3, #1
 8002958:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800295a:	4b82      	ldr	r3, [pc, #520]	; (8002b64 <HAL_RCC_OscConfig+0x4c8>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002962:	2b00      	cmp	r3, #0
 8002964:	d118      	bne.n	8002998 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002966:	4b7f      	ldr	r3, [pc, #508]	; (8002b64 <HAL_RCC_OscConfig+0x4c8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a7e      	ldr	r2, [pc, #504]	; (8002b64 <HAL_RCC_OscConfig+0x4c8>)
 800296c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002972:	f7ff f979 	bl	8001c68 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800297a:	f7ff f975 	bl	8001c68 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b64      	cmp	r3, #100	; 0x64
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e103      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800298c:	4b75      	ldr	r3, [pc, #468]	; (8002b64 <HAL_RCC_OscConfig+0x4c8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0f0      	beq.n	800297a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d106      	bne.n	80029ae <HAL_RCC_OscConfig+0x312>
 80029a0:	4b6f      	ldr	r3, [pc, #444]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	4a6e      	ldr	r2, [pc, #440]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	6213      	str	r3, [r2, #32]
 80029ac:	e02d      	b.n	8002a0a <HAL_RCC_OscConfig+0x36e>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d10c      	bne.n	80029d0 <HAL_RCC_OscConfig+0x334>
 80029b6:	4b6a      	ldr	r3, [pc, #424]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	4a69      	ldr	r2, [pc, #420]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029bc:	f023 0301 	bic.w	r3, r3, #1
 80029c0:	6213      	str	r3, [r2, #32]
 80029c2:	4b67      	ldr	r3, [pc, #412]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	4a66      	ldr	r2, [pc, #408]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029c8:	f023 0304 	bic.w	r3, r3, #4
 80029cc:	6213      	str	r3, [r2, #32]
 80029ce:	e01c      	b.n	8002a0a <HAL_RCC_OscConfig+0x36e>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2b05      	cmp	r3, #5
 80029d6:	d10c      	bne.n	80029f2 <HAL_RCC_OscConfig+0x356>
 80029d8:	4b61      	ldr	r3, [pc, #388]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	4a60      	ldr	r2, [pc, #384]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029de:	f043 0304 	orr.w	r3, r3, #4
 80029e2:	6213      	str	r3, [r2, #32]
 80029e4:	4b5e      	ldr	r3, [pc, #376]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	4a5d      	ldr	r2, [pc, #372]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	6213      	str	r3, [r2, #32]
 80029f0:	e00b      	b.n	8002a0a <HAL_RCC_OscConfig+0x36e>
 80029f2:	4b5b      	ldr	r3, [pc, #364]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	4a5a      	ldr	r2, [pc, #360]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 80029f8:	f023 0301 	bic.w	r3, r3, #1
 80029fc:	6213      	str	r3, [r2, #32]
 80029fe:	4b58      	ldr	r3, [pc, #352]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a00:	6a1b      	ldr	r3, [r3, #32]
 8002a02:	4a57      	ldr	r2, [pc, #348]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a04:	f023 0304 	bic.w	r3, r3, #4
 8002a08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d015      	beq.n	8002a3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a12:	f7ff f929 	bl	8001c68 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a18:	e00a      	b.n	8002a30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a1a:	f7ff f925 	bl	8001c68 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e0b1      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a30:	4b4b      	ldr	r3, [pc, #300]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0ee      	beq.n	8002a1a <HAL_RCC_OscConfig+0x37e>
 8002a3c:	e014      	b.n	8002a68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3e:	f7ff f913 	bl	8001c68 <HAL_GetTick>
 8002a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a44:	e00a      	b.n	8002a5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a46:	f7ff f90f 	bl	8001c68 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d901      	bls.n	8002a5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e09b      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a5c:	4b40      	ldr	r3, [pc, #256]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1ee      	bne.n	8002a46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d105      	bne.n	8002a7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a6e:	4b3c      	ldr	r3, [pc, #240]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	4a3b      	ldr	r2, [pc, #236]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 8087 	beq.w	8002b92 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a84:	4b36      	ldr	r3, [pc, #216]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d061      	beq.n	8002b54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	69db      	ldr	r3, [r3, #28]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d146      	bne.n	8002b26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a98:	4b33      	ldr	r3, [pc, #204]	; (8002b68 <HAL_RCC_OscConfig+0x4cc>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9e:	f7ff f8e3 	bl	8001c68 <HAL_GetTick>
 8002aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aa4:	e008      	b.n	8002ab8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa6:	f7ff f8df 	bl	8001c68 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e06d      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab8:	4b29      	ldr	r3, [pc, #164]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1f0      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002acc:	d108      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ace:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	4921      	ldr	r1, [pc, #132]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a19      	ldr	r1, [r3, #32]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	430b      	orrs	r3, r1
 8002af2:	491b      	ldr	r1, [pc, #108]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002af8:	4b1b      	ldr	r3, [pc, #108]	; (8002b68 <HAL_RCC_OscConfig+0x4cc>)
 8002afa:	2201      	movs	r2, #1
 8002afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002afe:	f7ff f8b3 	bl	8001c68 <HAL_GetTick>
 8002b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b04:	e008      	b.n	8002b18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b06:	f7ff f8af 	bl	8001c68 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e03d      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b18:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d0f0      	beq.n	8002b06 <HAL_RCC_OscConfig+0x46a>
 8002b24:	e035      	b.n	8002b92 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <HAL_RCC_OscConfig+0x4cc>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7ff f89c 	bl	8001c68 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b34:	f7ff f898 	bl	8001c68 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e026      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b46:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x498>
 8002b52:	e01e      	b.n	8002b92 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69db      	ldr	r3, [r3, #28]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d107      	bne.n	8002b6c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e019      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40007000 	.word	0x40007000
 8002b68:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b6c:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <HAL_RCC_OscConfig+0x500>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d106      	bne.n	8002b8e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d001      	beq.n	8002b92 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000

08002ba0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0d0      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bb4:	4b6a      	ldr	r3, [pc, #424]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d910      	bls.n	8002be4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc2:	4b67      	ldr	r3, [pc, #412]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f023 0207 	bic.w	r2, r3, #7
 8002bca:	4965      	ldr	r1, [pc, #404]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd2:	4b63      	ldr	r3, [pc, #396]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d001      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0b8      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d020      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d005      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bfc:	4b59      	ldr	r3, [pc, #356]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4a58      	ldr	r2, [pc, #352]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002c06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0308 	and.w	r3, r3, #8
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c14:	4b53      	ldr	r3, [pc, #332]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	4a52      	ldr	r2, [pc, #328]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c20:	4b50      	ldr	r3, [pc, #320]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	494d      	ldr	r1, [pc, #308]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d040      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d107      	bne.n	8002c56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c46:	4b47      	ldr	r3, [pc, #284]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d115      	bne.n	8002c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e07f      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d107      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c5e:	4b41      	ldr	r3, [pc, #260]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d109      	bne.n	8002c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e073      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c6e:	4b3d      	ldr	r3, [pc, #244]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e06b      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c7e:	4b39      	ldr	r3, [pc, #228]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f023 0203 	bic.w	r2, r3, #3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	4936      	ldr	r1, [pc, #216]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c90:	f7fe ffea 	bl	8001c68 <HAL_GetTick>
 8002c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c98:	f7fe ffe6 	bl	8001c68 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e053      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cae:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f003 020c 	and.w	r2, r3, #12
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d1eb      	bne.n	8002c98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cc0:	4b27      	ldr	r3, [pc, #156]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d210      	bcs.n	8002cf0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cce:	4b24      	ldr	r3, [pc, #144]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f023 0207 	bic.w	r2, r3, #7
 8002cd6:	4922      	ldr	r1, [pc, #136]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cde:	4b20      	ldr	r3, [pc, #128]	; (8002d60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d001      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e032      	b.n	8002d56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d008      	beq.n	8002d0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cfc:	4b19      	ldr	r3, [pc, #100]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	4916      	ldr	r1, [pc, #88]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0308 	and.w	r3, r3, #8
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d009      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d1a:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	490e      	ldr	r1, [pc, #56]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d2e:	f000 f821 	bl	8002d74 <HAL_RCC_GetSysClockFreq>
 8002d32:	4602      	mov	r2, r0
 8002d34:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	490a      	ldr	r1, [pc, #40]	; (8002d68 <HAL_RCC_ClockConfig+0x1c8>)
 8002d40:	5ccb      	ldrb	r3, [r1, r3]
 8002d42:	fa22 f303 	lsr.w	r3, r2, r3
 8002d46:	4a09      	ldr	r2, [pc, #36]	; (8002d6c <HAL_RCC_ClockConfig+0x1cc>)
 8002d48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d4a:	4b09      	ldr	r3, [pc, #36]	; (8002d70 <HAL_RCC_ClockConfig+0x1d0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7fe ff48 	bl	8001be4 <HAL_InitTick>

  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40022000 	.word	0x40022000
 8002d64:	40021000 	.word	0x40021000
 8002d68:	08005204 	.word	0x08005204
 8002d6c:	20000058 	.word	0x20000058
 8002d70:	2000005c 	.word	0x2000005c

08002d74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d74:	b490      	push	{r4, r7}
 8002d76:	b08a      	sub	sp, #40	; 0x28
 8002d78:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d7a:	4b29      	ldr	r3, [pc, #164]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xac>)
 8002d7c:	1d3c      	adds	r4, r7, #4
 8002d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d84:	f240 2301 	movw	r3, #513	; 0x201
 8002d88:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61fb      	str	r3, [r7, #28]
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61bb      	str	r3, [r7, #24]
 8002d92:	2300      	movs	r3, #0
 8002d94:	627b      	str	r3, [r7, #36]	; 0x24
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d9e:	4b21      	ldr	r3, [pc, #132]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	f003 030c 	and.w	r3, r3, #12
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d002      	beq.n	8002db4 <HAL_RCC_GetSysClockFreq+0x40>
 8002dae:	2b08      	cmp	r3, #8
 8002db0:	d003      	beq.n	8002dba <HAL_RCC_GetSysClockFreq+0x46>
 8002db2:	e02b      	b.n	8002e0c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002db4:	4b1c      	ldr	r3, [pc, #112]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002db6:	623b      	str	r3, [r7, #32]
      break;
 8002db8:	e02b      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	0c9b      	lsrs	r3, r3, #18
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	3328      	adds	r3, #40	; 0x28
 8002dc4:	443b      	add	r3, r7
 8002dc6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002dca:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d012      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dd6:	4b13      	ldr	r3, [pc, #76]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	0c5b      	lsrs	r3, r3, #17
 8002ddc:	f003 0301 	and.w	r3, r3, #1
 8002de0:	3328      	adds	r3, #40	; 0x28
 8002de2:	443b      	add	r3, r7
 8002de4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002de8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	4a0e      	ldr	r2, [pc, #56]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002dee:	fb03 f202 	mul.w	r2, r3, r2
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dfa:	e004      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	4a0b      	ldr	r2, [pc, #44]	; (8002e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e00:	fb02 f303 	mul.w	r3, r2, r3
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	623b      	str	r3, [r7, #32]
      break;
 8002e0a:	e002      	b.n	8002e12 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e0c:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e0e:	623b      	str	r3, [r7, #32]
      break;
 8002e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e12:	6a3b      	ldr	r3, [r7, #32]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3728      	adds	r7, #40	; 0x28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc90      	pop	{r4, r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	080051f4 	.word	0x080051f4
 8002e24:	40021000 	.word	0x40021000
 8002e28:	007a1200 	.word	0x007a1200
 8002e2c:	003d0900 	.word	0x003d0900

08002e30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e34:	4b02      	ldr	r3, [pc, #8]	; (8002e40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e36:	681b      	ldr	r3, [r3, #0]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr
 8002e40:	20000058 	.word	0x20000058

08002e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e48:	f7ff fff2 	bl	8002e30 <HAL_RCC_GetHCLKFreq>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	4903      	ldr	r1, [pc, #12]	; (8002e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e5a:	5ccb      	ldrb	r3, [r1, r3]
 8002e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40021000 	.word	0x40021000
 8002e68:	08005214 	.word	0x08005214

08002e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e70:	f7ff ffde 	bl	8002e30 <HAL_RCC_GetHCLKFreq>
 8002e74:	4602      	mov	r2, r0
 8002e76:	4b05      	ldr	r3, [pc, #20]	; (8002e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	0adb      	lsrs	r3, r3, #11
 8002e7c:	f003 0307 	and.w	r3, r3, #7
 8002e80:	4903      	ldr	r1, [pc, #12]	; (8002e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e82:	5ccb      	ldrb	r3, [r1, r3]
 8002e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	08005214 	.word	0x08005214

08002e94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e9c:	4b0a      	ldr	r3, [pc, #40]	; (8002ec8 <RCC_Delay+0x34>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a0a      	ldr	r2, [pc, #40]	; (8002ecc <RCC_Delay+0x38>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	0a5b      	lsrs	r3, r3, #9
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	fb02 f303 	mul.w	r3, r2, r3
 8002eae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002eb0:	bf00      	nop
  }
  while (Delay --);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	1e5a      	subs	r2, r3, #1
 8002eb6:	60fa      	str	r2, [r7, #12]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f9      	bne.n	8002eb0 <RCC_Delay+0x1c>
}
 8002ebc:	bf00      	nop
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr
 8002ec8:	20000058 	.word	0x20000058
 8002ecc:	10624dd3 	.word	0x10624dd3

08002ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e041      	b.n	8002f66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d106      	bne.n	8002efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7fe fc88 	bl	800180c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2202      	movs	r2, #2
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	3304      	adds	r3, #4
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4610      	mov	r0, r2
 8002f10:	f000 fab6 	bl	8003480 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b086      	sub	sp, #24
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e093      	b.n	80030aa <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d106      	bne.n	8002f9c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7fe fbf4 	bl	8001784 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fb2:	f023 0307 	bic.w	r3, r3, #7
 8002fb6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3304      	adds	r3, #4
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	f000 fa5c 	bl	8003480 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ff0:	f023 0303 	bic.w	r3, r3, #3
 8002ff4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	021b      	lsls	r3, r3, #8
 8003000:	4313      	orrs	r3, r2
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	4313      	orrs	r3, r2
 8003006:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800300e:	f023 030c 	bic.w	r3, r3, #12
 8003012:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800301a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800301e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	4313      	orrs	r3, r2
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	4313      	orrs	r3, r2
 8003030:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	011a      	lsls	r2, r3, #4
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	031b      	lsls	r3, r3, #12
 800303e:	4313      	orrs	r3, r2
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800304c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	4313      	orrs	r3, r2
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	4313      	orrs	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d122      	bne.n	800310e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d11b      	bne.n	800310e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f06f 0202 	mvn.w	r2, #2
 80030de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f7fe faaa 	bl	800164e <HAL_TIM_IC_CaptureCallback>
 80030fa:	e005      	b.n	8003108 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 f9a4 	bl	800344a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f9aa 	bl	800345c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	691b      	ldr	r3, [r3, #16]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b04      	cmp	r3, #4
 800311a:	d122      	bne.n	8003162 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b04      	cmp	r3, #4
 8003128:	d11b      	bne.n	8003162 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f06f 0204 	mvn.w	r2, #4
 8003132:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f7fe fa80 	bl	800164e <HAL_TIM_IC_CaptureCallback>
 800314e:	e005      	b.n	800315c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f97a 	bl	800344a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f980 	bl	800345c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b08      	cmp	r3, #8
 800316e:	d122      	bne.n	80031b6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0308 	and.w	r3, r3, #8
 800317a:	2b08      	cmp	r3, #8
 800317c:	d11b      	bne.n	80031b6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f06f 0208 	mvn.w	r2, #8
 8003186:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2204      	movs	r2, #4
 800318c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7fe fa56 	bl	800164e <HAL_TIM_IC_CaptureCallback>
 80031a2:	e005      	b.n	80031b0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f950 	bl	800344a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 f956 	bl	800345c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f003 0310 	and.w	r3, r3, #16
 80031c0:	2b10      	cmp	r3, #16
 80031c2:	d122      	bne.n	800320a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f003 0310 	and.w	r3, r3, #16
 80031ce:	2b10      	cmp	r3, #16
 80031d0:	d11b      	bne.n	800320a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f06f 0210 	mvn.w	r2, #16
 80031da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2208      	movs	r2, #8
 80031e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7fe fa2c 	bl	800164e <HAL_TIM_IC_CaptureCallback>
 80031f6:	e005      	b.n	8003204 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f926 	bl	800344a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f92c 	bl	800345c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b01      	cmp	r3, #1
 8003216:	d10e      	bne.n	8003236 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b01      	cmp	r3, #1
 8003224:	d107      	bne.n	8003236 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f06f 0201 	mvn.w	r2, #1
 800322e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7fe fa03 	bl	800163c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003240:	2b80      	cmp	r3, #128	; 0x80
 8003242:	d10e      	bne.n	8003262 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800324e:	2b80      	cmp	r3, #128	; 0x80
 8003250:	d107      	bne.n	8003262 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800325a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 fa6e 	bl	800373e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326c:	2b40      	cmp	r3, #64	; 0x40
 800326e:	d10e      	bne.n	800328e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800327a:	2b40      	cmp	r3, #64	; 0x40
 800327c:	d107      	bne.n	800328e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f8f0 	bl	800346e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b20      	cmp	r3, #32
 800329a:	d10e      	bne.n	80032ba <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b20      	cmp	r3, #32
 80032a8:	d107      	bne.n	80032ba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f06f 0220 	mvn.w	r2, #32
 80032b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 fa39 	bl	800372c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b084      	sub	sp, #16
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
 80032ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_TIM_ConfigClockSource+0x18>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e0b3      	b.n	8003442 <HAL_TIM_ConfigClockSource+0x180>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2202      	movs	r2, #2
 80032e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032f8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003300:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003312:	d03e      	beq.n	8003392 <HAL_TIM_ConfigClockSource+0xd0>
 8003314:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003318:	f200 8087 	bhi.w	800342a <HAL_TIM_ConfigClockSource+0x168>
 800331c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003320:	f000 8085 	beq.w	800342e <HAL_TIM_ConfigClockSource+0x16c>
 8003324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003328:	d87f      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 800332a:	2b70      	cmp	r3, #112	; 0x70
 800332c:	d01a      	beq.n	8003364 <HAL_TIM_ConfigClockSource+0xa2>
 800332e:	2b70      	cmp	r3, #112	; 0x70
 8003330:	d87b      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 8003332:	2b60      	cmp	r3, #96	; 0x60
 8003334:	d050      	beq.n	80033d8 <HAL_TIM_ConfigClockSource+0x116>
 8003336:	2b60      	cmp	r3, #96	; 0x60
 8003338:	d877      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 800333a:	2b50      	cmp	r3, #80	; 0x50
 800333c:	d03c      	beq.n	80033b8 <HAL_TIM_ConfigClockSource+0xf6>
 800333e:	2b50      	cmp	r3, #80	; 0x50
 8003340:	d873      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 8003342:	2b40      	cmp	r3, #64	; 0x40
 8003344:	d058      	beq.n	80033f8 <HAL_TIM_ConfigClockSource+0x136>
 8003346:	2b40      	cmp	r3, #64	; 0x40
 8003348:	d86f      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 800334a:	2b30      	cmp	r3, #48	; 0x30
 800334c:	d064      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x156>
 800334e:	2b30      	cmp	r3, #48	; 0x30
 8003350:	d86b      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 8003352:	2b20      	cmp	r3, #32
 8003354:	d060      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x156>
 8003356:	2b20      	cmp	r3, #32
 8003358:	d867      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x168>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d05c      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x156>
 800335e:	2b10      	cmp	r3, #16
 8003360:	d05a      	beq.n	8003418 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003362:	e062      	b.n	800342a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	6899      	ldr	r1, [r3, #8]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	f000 f95d 	bl	8003632 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003386:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	609a      	str	r2, [r3, #8]
      break;
 8003390:	e04e      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	6899      	ldr	r1, [r3, #8]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f000 f946 	bl	8003632 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033b4:	609a      	str	r2, [r3, #8]
      break;
 80033b6:	e03b      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6818      	ldr	r0, [r3, #0]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	6859      	ldr	r1, [r3, #4]
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	461a      	mov	r2, r3
 80033c6:	f000 f8bd 	bl	8003544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2150      	movs	r1, #80	; 0x50
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 f914 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 80033d6:	e02b      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6818      	ldr	r0, [r3, #0]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	6859      	ldr	r1, [r3, #4]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	461a      	mov	r2, r3
 80033e6:	f000 f8db 	bl	80035a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2160      	movs	r1, #96	; 0x60
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 f904 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 80033f6:	e01b      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	6859      	ldr	r1, [r3, #4]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	461a      	mov	r2, r3
 8003406:	f000 f89d 	bl	8003544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2140      	movs	r1, #64	; 0x40
 8003410:	4618      	mov	r0, r3
 8003412:	f000 f8f4 	bl	80035fe <TIM_ITRx_SetConfig>
      break;
 8003416:	e00b      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4619      	mov	r1, r3
 8003422:	4610      	mov	r0, r2
 8003424:	f000 f8eb 	bl	80035fe <TIM_ITRx_SetConfig>
        break;
 8003428:	e002      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800342a:	bf00      	nop
 800342c:	e000      	b.n	8003430 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800342e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr

0800345c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr

0800346e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a29      	ldr	r2, [pc, #164]	; (8003538 <TIM_Base_SetConfig+0xb8>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d00b      	beq.n	80034b0 <TIM_Base_SetConfig+0x30>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800349e:	d007      	beq.n	80034b0 <TIM_Base_SetConfig+0x30>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a26      	ldr	r2, [pc, #152]	; (800353c <TIM_Base_SetConfig+0xbc>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d003      	beq.n	80034b0 <TIM_Base_SetConfig+0x30>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a25      	ldr	r2, [pc, #148]	; (8003540 <TIM_Base_SetConfig+0xc0>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d108      	bne.n	80034c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	4313      	orrs	r3, r2
 80034c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1c      	ldr	r2, [pc, #112]	; (8003538 <TIM_Base_SetConfig+0xb8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d00b      	beq.n	80034e2 <TIM_Base_SetConfig+0x62>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034d0:	d007      	beq.n	80034e2 <TIM_Base_SetConfig+0x62>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a19      	ldr	r2, [pc, #100]	; (800353c <TIM_Base_SetConfig+0xbc>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d003      	beq.n	80034e2 <TIM_Base_SetConfig+0x62>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a18      	ldr	r2, [pc, #96]	; (8003540 <TIM_Base_SetConfig+0xc0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d108      	bne.n	80034f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	4313      	orrs	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a07      	ldr	r2, [pc, #28]	; (8003538 <TIM_Base_SetConfig+0xb8>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d103      	bne.n	8003528 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	691a      	ldr	r2, [r3, #16]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	615a      	str	r2, [r3, #20]
}
 800352e:	bf00      	nop
 8003530:	3714      	adds	r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	bc80      	pop	{r7}
 8003536:	4770      	bx	lr
 8003538:	40012c00 	.word	0x40012c00
 800353c:	40000400 	.word	0x40000400
 8003540:	40000800 	.word	0x40000800

08003544 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003544:	b480      	push	{r7}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	f023 0201 	bic.w	r2, r3, #1
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800356e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	011b      	lsls	r3, r3, #4
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f023 030a 	bic.w	r3, r3, #10
 8003580:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4313      	orrs	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	621a      	str	r2, [r3, #32]
}
 8003596:	bf00      	nop
 8003598:	371c      	adds	r7, #28
 800359a:	46bd      	mov	sp, r7
 800359c:	bc80      	pop	{r7}
 800359e:	4770      	bx	lr

080035a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f023 0210 	bic.w	r2, r3, #16
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	031b      	lsls	r3, r3, #12
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	621a      	str	r2, [r3, #32]
}
 80035f4:	bf00      	nop
 80035f6:	371c      	adds	r7, #28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr

080035fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035fe:	b480      	push	{r7}
 8003600:	b085      	sub	sp, #20
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
 8003606:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003614:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4313      	orrs	r3, r2
 800361c:	f043 0307 	orr.w	r3, r3, #7
 8003620:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	609a      	str	r2, [r3, #8]
}
 8003628:	bf00      	nop
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr

08003632 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003632:	b480      	push	{r7}
 8003634:	b087      	sub	sp, #28
 8003636:	af00      	add	r7, sp, #0
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	607a      	str	r2, [r7, #4]
 800363e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800364c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	021a      	lsls	r2, r3, #8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	431a      	orrs	r2, r3
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	4313      	orrs	r3, r2
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	4313      	orrs	r3, r2
 800365e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	609a      	str	r2, [r3, #8]
}
 8003666:	bf00      	nop
 8003668:	371c      	adds	r7, #28
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr

08003670 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003684:	2302      	movs	r3, #2
 8003686:	e046      	b.n	8003716 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a16      	ldr	r2, [pc, #88]	; (8003720 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d00e      	beq.n	80036ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d009      	beq.n	80036ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a12      	ldr	r2, [pc, #72]	; (8003724 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d004      	beq.n	80036ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a10      	ldr	r2, [pc, #64]	; (8003728 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d10c      	bne.n	8003704 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68ba      	ldr	r2, [r7, #8]
 8003702:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr
 8003720:	40012c00 	.word	0x40012c00
 8003724:	40000400 	.word	0x40000400
 8003728:	40000800 	.word	0x40000800

0800372c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr

0800373e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr

08003750 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e03f      	b.n	80037e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d106      	bne.n	800377c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fe f86e 	bl	8001858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2224      	movs	r2, #36	; 0x24
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68da      	ldr	r2, [r3, #12]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003792:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 fb49 	bl	8003e2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	691a      	ldr	r2, [r3, #16]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	695a      	ldr	r2, [r3, #20]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68da      	ldr	r2, [r3, #12]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b08a      	sub	sp, #40	; 0x28
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800380c:	2300      	movs	r3, #0
 800380e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003810:	2300      	movs	r3, #0
 8003812:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10d      	bne.n	800383e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	f003 0320 	and.w	r3, r3, #32
 8003828:	2b00      	cmp	r3, #0
 800382a:	d008      	beq.n	800383e <HAL_UART_IRQHandler+0x52>
 800382c:	6a3b      	ldr	r3, [r7, #32]
 800382e:	f003 0320 	and.w	r3, r3, #32
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 fa4f 	bl	8003cda <UART_Receive_IT>
      return;
 800383c:	e17b      	b.n	8003b36 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 80b1 	beq.w	80039a8 <HAL_UART_IRQHandler+0x1bc>
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d105      	bne.n	800385c <HAL_UART_IRQHandler+0x70>
 8003850:	6a3b      	ldr	r3, [r7, #32]
 8003852:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 80a6 	beq.w	80039a8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00a      	beq.n	800387c <HAL_UART_IRQHandler+0x90>
 8003866:	6a3b      	ldr	r3, [r7, #32]
 8003868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386c:	2b00      	cmp	r3, #0
 800386e:	d005      	beq.n	800387c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	f043 0201 	orr.w	r2, r3, #1
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800387c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00a      	beq.n	800389c <HAL_UART_IRQHandler+0xb0>
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	f043 0202 	orr.w	r2, r3, #2
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <HAL_UART_IRQHandler+0xd0>
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d005      	beq.n	80038bc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	f043 0204 	orr.w	r2, r3, #4
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00f      	beq.n	80038e6 <HAL_UART_IRQHandler+0xfa>
 80038c6:	6a3b      	ldr	r3, [r7, #32]
 80038c8:	f003 0320 	and.w	r3, r3, #32
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d104      	bne.n	80038da <HAL_UART_IRQHandler+0xee>
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d005      	beq.n	80038e6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	f043 0208 	orr.w	r2, r3, #8
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 811e 	beq.w	8003b2c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	f003 0320 	and.w	r3, r3, #32
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d007      	beq.n	800390a <HAL_UART_IRQHandler+0x11e>
 80038fa:	6a3b      	ldr	r3, [r7, #32]
 80038fc:	f003 0320 	and.w	r3, r3, #32
 8003900:	2b00      	cmp	r3, #0
 8003902:	d002      	beq.n	800390a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 f9e8 	bl	8003cda <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003914:	2b00      	cmp	r3, #0
 8003916:	bf14      	ite	ne
 8003918:	2301      	movne	r3, #1
 800391a:	2300      	moveq	r3, #0
 800391c:	b2db      	uxtb	r3, r3
 800391e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d102      	bne.n	8003932 <HAL_UART_IRQHandler+0x146>
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d031      	beq.n	8003996 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f92a 	bl	8003b8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003942:	2b00      	cmp	r3, #0
 8003944:	d023      	beq.n	800398e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003954:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395a:	2b00      	cmp	r3, #0
 800395c:	d013      	beq.n	8003986 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003962:	4a76      	ldr	r2, [pc, #472]	; (8003b3c <HAL_UART_IRQHandler+0x350>)
 8003964:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fb4c 	bl	8002008 <HAL_DMA_Abort_IT>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d016      	beq.n	80039a4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800397a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003980:	4610      	mov	r0, r2
 8003982:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003984:	e00e      	b.n	80039a4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f8ec 	bl	8003b64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800398c:	e00a      	b.n	80039a4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f8e8 	bl	8003b64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003994:	e006      	b.n	80039a4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f8e4 	bl	8003b64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80039a2:	e0c3      	b.n	8003b2c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039a4:	bf00      	nop
    return;
 80039a6:	e0c1      	b.n	8003b2c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	f040 80a1 	bne.w	8003af4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80039b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 809b 	beq.w	8003af4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	f003 0310 	and.w	r3, r3, #16
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 8095 	beq.w	8003af4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039ca:	2300      	movs	r3, #0
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d04e      	beq.n	8003a8c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80039f8:	8a3b      	ldrh	r3, [r7, #16]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f000 8098 	beq.w	8003b30 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a04:	8a3a      	ldrh	r2, [r7, #16]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	f080 8092 	bcs.w	8003b30 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	8a3a      	ldrh	r2, [r7, #16]
 8003a10:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d02b      	beq.n	8003a74 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a2a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695a      	ldr	r2, [r3, #20]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0201 	bic.w	r2, r2, #1
 8003a3a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695a      	ldr	r2, [r3, #20]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a4a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2220      	movs	r2, #32
 8003a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0210 	bic.w	r2, r2, #16
 8003a68:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fe fa90 	bl	8001f94 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	4619      	mov	r1, r3
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 f876 	bl	8003b76 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003a8a:	e051      	b.n	8003b30 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d047      	beq.n	8003b34 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003aa4:	8a7b      	ldrh	r3, [r7, #18]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d044      	beq.n	8003b34 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ab8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695a      	ldr	r2, [r3, #20]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 0201 	bic.w	r2, r2, #1
 8003ac8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2220      	movs	r2, #32
 8003ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0210 	bic.w	r2, r2, #16
 8003ae6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ae8:	8a7b      	ldrh	r3, [r7, #18]
 8003aea:	4619      	mov	r1, r3
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f842 	bl	8003b76 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003af2:	e01f      	b.n	8003b34 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d008      	beq.n	8003b10 <HAL_UART_IRQHandler+0x324>
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d003      	beq.n	8003b10 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f87f 	bl	8003c0c <UART_Transmit_IT>
    return;
 8003b0e:	e012      	b.n	8003b36 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00d      	beq.n	8003b36 <HAL_UART_IRQHandler+0x34a>
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 f8c0 	bl	8003caa <UART_EndTransmit_IT>
    return;
 8003b2a:	e004      	b.n	8003b36 <HAL_UART_IRQHandler+0x34a>
    return;
 8003b2c:	bf00      	nop
 8003b2e:	e002      	b.n	8003b36 <HAL_UART_IRQHandler+0x34a>
      return;
 8003b30:	bf00      	nop
 8003b32:	e000      	b.n	8003b36 <HAL_UART_IRQHandler+0x34a>
      return;
 8003b34:	bf00      	nop
  }
}
 8003b36:	3728      	adds	r7, #40	; 0x28
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	08003be5 	.word	0x08003be5

08003b40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr

08003b52 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr

08003b64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr

08003b76 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	460b      	mov	r3, r1
 8003b80:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr

08003b8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68da      	ldr	r2, [r3, #12]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ba2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695a      	ldr	r2, [r3, #20]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0201 	bic.w	r2, r2, #1
 8003bb2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d107      	bne.n	8003bcc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0210 	bic.w	r2, r2, #16
 8003bca:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr

08003be4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f7ff ffb0 	bl	8003b64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c04:	bf00      	nop
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b21      	cmp	r3, #33	; 0x21
 8003c1e:	d13e      	bne.n	8003c9e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c28:	d114      	bne.n	8003c54 <UART_Transmit_IT+0x48>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d110      	bne.n	8003c54 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c46:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	1c9a      	adds	r2, r3, #2
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	621a      	str	r2, [r3, #32]
 8003c52:	e008      	b.n	8003c66 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	1c59      	adds	r1, r3, #1
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6211      	str	r1, [r2, #32]
 8003c5e:	781a      	ldrb	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	4619      	mov	r1, r3
 8003c74:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10f      	bne.n	8003c9a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c88:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c98:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	e000      	b.n	8003ca0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003c9e:	2302      	movs	r3, #2
  }
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr

08003caa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b082      	sub	sp, #8
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7ff ff38 	bl	8003b40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b086      	sub	sp, #24
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b22      	cmp	r3, #34	; 0x22
 8003cec:	f040 8099 	bne.w	8003e22 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf8:	d117      	bne.n	8003d2a <UART_Receive_IT+0x50>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d113      	bne.n	8003d2a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d22:	1c9a      	adds	r2, r3, #2
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	629a      	str	r2, [r3, #40]	; 0x28
 8003d28:	e026      	b.n	8003d78 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d3c:	d007      	beq.n	8003d4e <UART_Receive_IT+0x74>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <UART_Receive_IT+0x82>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	701a      	strb	r2, [r3, #0]
 8003d5a:	e008      	b.n	8003d6e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	4619      	mov	r1, r3
 8003d86:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d148      	bne.n	8003e1e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0220 	bic.w	r2, r2, #32
 8003d9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003daa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695a      	ldr	r2, [r3, #20]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0201 	bic.w	r2, r2, #1
 8003dba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d123      	bne.n	8003e14 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0210 	bic.w	r2, r2, #16
 8003de0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0310 	and.w	r3, r3, #16
 8003dec:	2b10      	cmp	r3, #16
 8003dee:	d10a      	bne.n	8003e06 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003df0:	2300      	movs	r3, #0
 8003df2:	60fb      	str	r3, [r7, #12]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff feb2 	bl	8003b76 <HAL_UARTEx_RxEventCallback>
 8003e12:	e002      	b.n	8003e1a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff fe9c 	bl	8003b52 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e002      	b.n	8003e24 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	e000      	b.n	8003e24 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003e22:	2302      	movs	r3, #2
  }
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689a      	ldr	r2, [r3, #8]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e66:	f023 030c 	bic.w	r3, r3, #12
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6812      	ldr	r2, [r2, #0]
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	430b      	orrs	r3, r1
 8003e72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	699a      	ldr	r2, [r3, #24]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a2c      	ldr	r2, [pc, #176]	; (8003f40 <UART_SetConfig+0x114>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d103      	bne.n	8003e9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e94:	f7fe ffea 	bl	8002e6c <HAL_RCC_GetPCLK2Freq>
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	e002      	b.n	8003ea2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003e9c:	f7fe ffd2 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8003ea0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009a      	lsls	r2, r3, #2
 8003eac:	441a      	add	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb8:	4a22      	ldr	r2, [pc, #136]	; (8003f44 <UART_SetConfig+0x118>)
 8003eba:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebe:	095b      	lsrs	r3, r3, #5
 8003ec0:	0119      	lsls	r1, r3, #4
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4413      	add	r3, r2
 8003eca:	009a      	lsls	r2, r3, #2
 8003ecc:	441a      	add	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ed8:	4b1a      	ldr	r3, [pc, #104]	; (8003f44 <UART_SetConfig+0x118>)
 8003eda:	fba3 0302 	umull	r0, r3, r3, r2
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	2064      	movs	r0, #100	; 0x64
 8003ee2:	fb00 f303 	mul.w	r3, r0, r3
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	011b      	lsls	r3, r3, #4
 8003eea:	3332      	adds	r3, #50	; 0x32
 8003eec:	4a15      	ldr	r2, [pc, #84]	; (8003f44 <UART_SetConfig+0x118>)
 8003eee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef2:	095b      	lsrs	r3, r3, #5
 8003ef4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ef8:	4419      	add	r1, r3
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	4613      	mov	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	009a      	lsls	r2, r3, #2
 8003f04:	441a      	add	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f10:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <UART_SetConfig+0x118>)
 8003f12:	fba3 0302 	umull	r0, r3, r3, r2
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	2064      	movs	r0, #100	; 0x64
 8003f1a:	fb00 f303 	mul.w	r3, r0, r3
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	3332      	adds	r3, #50	; 0x32
 8003f24:	4a07      	ldr	r2, [pc, #28]	; (8003f44 <UART_SetConfig+0x118>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	095b      	lsrs	r3, r3, #5
 8003f2c:	f003 020f 	and.w	r2, r3, #15
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	440a      	add	r2, r1
 8003f36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003f38:	bf00      	nop
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40013800 	.word	0x40013800
 8003f44:	51eb851f 	.word	0x51eb851f

08003f48 <__errno>:
 8003f48:	4b01      	ldr	r3, [pc, #4]	; (8003f50 <__errno+0x8>)
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	20000064 	.word	0x20000064

08003f54 <__libc_init_array>:
 8003f54:	b570      	push	{r4, r5, r6, lr}
 8003f56:	2600      	movs	r6, #0
 8003f58:	4d0c      	ldr	r5, [pc, #48]	; (8003f8c <__libc_init_array+0x38>)
 8003f5a:	4c0d      	ldr	r4, [pc, #52]	; (8003f90 <__libc_init_array+0x3c>)
 8003f5c:	1b64      	subs	r4, r4, r5
 8003f5e:	10a4      	asrs	r4, r4, #2
 8003f60:	42a6      	cmp	r6, r4
 8003f62:	d109      	bne.n	8003f78 <__libc_init_array+0x24>
 8003f64:	f000 ffb6 	bl	8004ed4 <_init>
 8003f68:	2600      	movs	r6, #0
 8003f6a:	4d0a      	ldr	r5, [pc, #40]	; (8003f94 <__libc_init_array+0x40>)
 8003f6c:	4c0a      	ldr	r4, [pc, #40]	; (8003f98 <__libc_init_array+0x44>)
 8003f6e:	1b64      	subs	r4, r4, r5
 8003f70:	10a4      	asrs	r4, r4, #2
 8003f72:	42a6      	cmp	r6, r4
 8003f74:	d105      	bne.n	8003f82 <__libc_init_array+0x2e>
 8003f76:	bd70      	pop	{r4, r5, r6, pc}
 8003f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f7c:	4798      	blx	r3
 8003f7e:	3601      	adds	r6, #1
 8003f80:	e7ee      	b.n	8003f60 <__libc_init_array+0xc>
 8003f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f86:	4798      	blx	r3
 8003f88:	3601      	adds	r6, #1
 8003f8a:	e7f2      	b.n	8003f72 <__libc_init_array+0x1e>
 8003f8c:	080052b4 	.word	0x080052b4
 8003f90:	080052b4 	.word	0x080052b4
 8003f94:	080052b4 	.word	0x080052b4
 8003f98:	080052b8 	.word	0x080052b8

08003f9c <memset>:
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	4402      	add	r2, r0
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d100      	bne.n	8003fa6 <memset+0xa>
 8003fa4:	4770      	bx	lr
 8003fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8003faa:	e7f9      	b.n	8003fa0 <memset+0x4>

08003fac <iprintf>:
 8003fac:	b40f      	push	{r0, r1, r2, r3}
 8003fae:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <iprintf+0x2c>)
 8003fb0:	b513      	push	{r0, r1, r4, lr}
 8003fb2:	681c      	ldr	r4, [r3, #0]
 8003fb4:	b124      	cbz	r4, 8003fc0 <iprintf+0x14>
 8003fb6:	69a3      	ldr	r3, [r4, #24]
 8003fb8:	b913      	cbnz	r3, 8003fc0 <iprintf+0x14>
 8003fba:	4620      	mov	r0, r4
 8003fbc:	f000 f866 	bl	800408c <__sinit>
 8003fc0:	ab05      	add	r3, sp, #20
 8003fc2:	4620      	mov	r0, r4
 8003fc4:	9a04      	ldr	r2, [sp, #16]
 8003fc6:	68a1      	ldr	r1, [r4, #8]
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	f000 f9bb 	bl	8004344 <_vfiprintf_r>
 8003fce:	b002      	add	sp, #8
 8003fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fd4:	b004      	add	sp, #16
 8003fd6:	4770      	bx	lr
 8003fd8:	20000064 	.word	0x20000064

08003fdc <std>:
 8003fdc:	2300      	movs	r3, #0
 8003fde:	b510      	push	{r4, lr}
 8003fe0:	4604      	mov	r4, r0
 8003fe2:	e9c0 3300 	strd	r3, r3, [r0]
 8003fe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003fea:	6083      	str	r3, [r0, #8]
 8003fec:	8181      	strh	r1, [r0, #12]
 8003fee:	6643      	str	r3, [r0, #100]	; 0x64
 8003ff0:	81c2      	strh	r2, [r0, #14]
 8003ff2:	6183      	str	r3, [r0, #24]
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	2208      	movs	r2, #8
 8003ff8:	305c      	adds	r0, #92	; 0x5c
 8003ffa:	f7ff ffcf 	bl	8003f9c <memset>
 8003ffe:	4b05      	ldr	r3, [pc, #20]	; (8004014 <std+0x38>)
 8004000:	6224      	str	r4, [r4, #32]
 8004002:	6263      	str	r3, [r4, #36]	; 0x24
 8004004:	4b04      	ldr	r3, [pc, #16]	; (8004018 <std+0x3c>)
 8004006:	62a3      	str	r3, [r4, #40]	; 0x28
 8004008:	4b04      	ldr	r3, [pc, #16]	; (800401c <std+0x40>)
 800400a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800400c:	4b04      	ldr	r3, [pc, #16]	; (8004020 <std+0x44>)
 800400e:	6323      	str	r3, [r4, #48]	; 0x30
 8004010:	bd10      	pop	{r4, pc}
 8004012:	bf00      	nop
 8004014:	080048f1 	.word	0x080048f1
 8004018:	08004913 	.word	0x08004913
 800401c:	0800494b 	.word	0x0800494b
 8004020:	0800496f 	.word	0x0800496f

08004024 <_cleanup_r>:
 8004024:	4901      	ldr	r1, [pc, #4]	; (800402c <_cleanup_r+0x8>)
 8004026:	f000 b8af 	b.w	8004188 <_fwalk_reent>
 800402a:	bf00      	nop
 800402c:	08004c41 	.word	0x08004c41

08004030 <__sfmoreglue>:
 8004030:	2268      	movs	r2, #104	; 0x68
 8004032:	b570      	push	{r4, r5, r6, lr}
 8004034:	1e4d      	subs	r5, r1, #1
 8004036:	4355      	muls	r5, r2
 8004038:	460e      	mov	r6, r1
 800403a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800403e:	f000 f8e5 	bl	800420c <_malloc_r>
 8004042:	4604      	mov	r4, r0
 8004044:	b140      	cbz	r0, 8004058 <__sfmoreglue+0x28>
 8004046:	2100      	movs	r1, #0
 8004048:	e9c0 1600 	strd	r1, r6, [r0]
 800404c:	300c      	adds	r0, #12
 800404e:	60a0      	str	r0, [r4, #8]
 8004050:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004054:	f7ff ffa2 	bl	8003f9c <memset>
 8004058:	4620      	mov	r0, r4
 800405a:	bd70      	pop	{r4, r5, r6, pc}

0800405c <__sfp_lock_acquire>:
 800405c:	4801      	ldr	r0, [pc, #4]	; (8004064 <__sfp_lock_acquire+0x8>)
 800405e:	f000 b8b3 	b.w	80041c8 <__retarget_lock_acquire_recursive>
 8004062:	bf00      	nop
 8004064:	2000028d 	.word	0x2000028d

08004068 <__sfp_lock_release>:
 8004068:	4801      	ldr	r0, [pc, #4]	; (8004070 <__sfp_lock_release+0x8>)
 800406a:	f000 b8ae 	b.w	80041ca <__retarget_lock_release_recursive>
 800406e:	bf00      	nop
 8004070:	2000028d 	.word	0x2000028d

08004074 <__sinit_lock_acquire>:
 8004074:	4801      	ldr	r0, [pc, #4]	; (800407c <__sinit_lock_acquire+0x8>)
 8004076:	f000 b8a7 	b.w	80041c8 <__retarget_lock_acquire_recursive>
 800407a:	bf00      	nop
 800407c:	2000028e 	.word	0x2000028e

08004080 <__sinit_lock_release>:
 8004080:	4801      	ldr	r0, [pc, #4]	; (8004088 <__sinit_lock_release+0x8>)
 8004082:	f000 b8a2 	b.w	80041ca <__retarget_lock_release_recursive>
 8004086:	bf00      	nop
 8004088:	2000028e 	.word	0x2000028e

0800408c <__sinit>:
 800408c:	b510      	push	{r4, lr}
 800408e:	4604      	mov	r4, r0
 8004090:	f7ff fff0 	bl	8004074 <__sinit_lock_acquire>
 8004094:	69a3      	ldr	r3, [r4, #24]
 8004096:	b11b      	cbz	r3, 80040a0 <__sinit+0x14>
 8004098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800409c:	f7ff bff0 	b.w	8004080 <__sinit_lock_release>
 80040a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80040a4:	6523      	str	r3, [r4, #80]	; 0x50
 80040a6:	4b13      	ldr	r3, [pc, #76]	; (80040f4 <__sinit+0x68>)
 80040a8:	4a13      	ldr	r2, [pc, #76]	; (80040f8 <__sinit+0x6c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80040ae:	42a3      	cmp	r3, r4
 80040b0:	bf08      	it	eq
 80040b2:	2301      	moveq	r3, #1
 80040b4:	4620      	mov	r0, r4
 80040b6:	bf08      	it	eq
 80040b8:	61a3      	streq	r3, [r4, #24]
 80040ba:	f000 f81f 	bl	80040fc <__sfp>
 80040be:	6060      	str	r0, [r4, #4]
 80040c0:	4620      	mov	r0, r4
 80040c2:	f000 f81b 	bl	80040fc <__sfp>
 80040c6:	60a0      	str	r0, [r4, #8]
 80040c8:	4620      	mov	r0, r4
 80040ca:	f000 f817 	bl	80040fc <__sfp>
 80040ce:	2200      	movs	r2, #0
 80040d0:	2104      	movs	r1, #4
 80040d2:	60e0      	str	r0, [r4, #12]
 80040d4:	6860      	ldr	r0, [r4, #4]
 80040d6:	f7ff ff81 	bl	8003fdc <std>
 80040da:	2201      	movs	r2, #1
 80040dc:	2109      	movs	r1, #9
 80040de:	68a0      	ldr	r0, [r4, #8]
 80040e0:	f7ff ff7c 	bl	8003fdc <std>
 80040e4:	2202      	movs	r2, #2
 80040e6:	2112      	movs	r1, #18
 80040e8:	68e0      	ldr	r0, [r4, #12]
 80040ea:	f7ff ff77 	bl	8003fdc <std>
 80040ee:	2301      	movs	r3, #1
 80040f0:	61a3      	str	r3, [r4, #24]
 80040f2:	e7d1      	b.n	8004098 <__sinit+0xc>
 80040f4:	0800521c 	.word	0x0800521c
 80040f8:	08004025 	.word	0x08004025

080040fc <__sfp>:
 80040fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fe:	4607      	mov	r7, r0
 8004100:	f7ff ffac 	bl	800405c <__sfp_lock_acquire>
 8004104:	4b1e      	ldr	r3, [pc, #120]	; (8004180 <__sfp+0x84>)
 8004106:	681e      	ldr	r6, [r3, #0]
 8004108:	69b3      	ldr	r3, [r6, #24]
 800410a:	b913      	cbnz	r3, 8004112 <__sfp+0x16>
 800410c:	4630      	mov	r0, r6
 800410e:	f7ff ffbd 	bl	800408c <__sinit>
 8004112:	3648      	adds	r6, #72	; 0x48
 8004114:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004118:	3b01      	subs	r3, #1
 800411a:	d503      	bpl.n	8004124 <__sfp+0x28>
 800411c:	6833      	ldr	r3, [r6, #0]
 800411e:	b30b      	cbz	r3, 8004164 <__sfp+0x68>
 8004120:	6836      	ldr	r6, [r6, #0]
 8004122:	e7f7      	b.n	8004114 <__sfp+0x18>
 8004124:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004128:	b9d5      	cbnz	r5, 8004160 <__sfp+0x64>
 800412a:	4b16      	ldr	r3, [pc, #88]	; (8004184 <__sfp+0x88>)
 800412c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004130:	60e3      	str	r3, [r4, #12]
 8004132:	6665      	str	r5, [r4, #100]	; 0x64
 8004134:	f000 f847 	bl	80041c6 <__retarget_lock_init_recursive>
 8004138:	f7ff ff96 	bl	8004068 <__sfp_lock_release>
 800413c:	2208      	movs	r2, #8
 800413e:	4629      	mov	r1, r5
 8004140:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004144:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004148:	6025      	str	r5, [r4, #0]
 800414a:	61a5      	str	r5, [r4, #24]
 800414c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004150:	f7ff ff24 	bl	8003f9c <memset>
 8004154:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004158:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800415c:	4620      	mov	r0, r4
 800415e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004160:	3468      	adds	r4, #104	; 0x68
 8004162:	e7d9      	b.n	8004118 <__sfp+0x1c>
 8004164:	2104      	movs	r1, #4
 8004166:	4638      	mov	r0, r7
 8004168:	f7ff ff62 	bl	8004030 <__sfmoreglue>
 800416c:	4604      	mov	r4, r0
 800416e:	6030      	str	r0, [r6, #0]
 8004170:	2800      	cmp	r0, #0
 8004172:	d1d5      	bne.n	8004120 <__sfp+0x24>
 8004174:	f7ff ff78 	bl	8004068 <__sfp_lock_release>
 8004178:	230c      	movs	r3, #12
 800417a:	603b      	str	r3, [r7, #0]
 800417c:	e7ee      	b.n	800415c <__sfp+0x60>
 800417e:	bf00      	nop
 8004180:	0800521c 	.word	0x0800521c
 8004184:	ffff0001 	.word	0xffff0001

08004188 <_fwalk_reent>:
 8004188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800418c:	4606      	mov	r6, r0
 800418e:	4688      	mov	r8, r1
 8004190:	2700      	movs	r7, #0
 8004192:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004196:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800419a:	f1b9 0901 	subs.w	r9, r9, #1
 800419e:	d505      	bpl.n	80041ac <_fwalk_reent+0x24>
 80041a0:	6824      	ldr	r4, [r4, #0]
 80041a2:	2c00      	cmp	r4, #0
 80041a4:	d1f7      	bne.n	8004196 <_fwalk_reent+0xe>
 80041a6:	4638      	mov	r0, r7
 80041a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041ac:	89ab      	ldrh	r3, [r5, #12]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d907      	bls.n	80041c2 <_fwalk_reent+0x3a>
 80041b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80041b6:	3301      	adds	r3, #1
 80041b8:	d003      	beq.n	80041c2 <_fwalk_reent+0x3a>
 80041ba:	4629      	mov	r1, r5
 80041bc:	4630      	mov	r0, r6
 80041be:	47c0      	blx	r8
 80041c0:	4307      	orrs	r7, r0
 80041c2:	3568      	adds	r5, #104	; 0x68
 80041c4:	e7e9      	b.n	800419a <_fwalk_reent+0x12>

080041c6 <__retarget_lock_init_recursive>:
 80041c6:	4770      	bx	lr

080041c8 <__retarget_lock_acquire_recursive>:
 80041c8:	4770      	bx	lr

080041ca <__retarget_lock_release_recursive>:
 80041ca:	4770      	bx	lr

080041cc <sbrk_aligned>:
 80041cc:	b570      	push	{r4, r5, r6, lr}
 80041ce:	4e0e      	ldr	r6, [pc, #56]	; (8004208 <sbrk_aligned+0x3c>)
 80041d0:	460c      	mov	r4, r1
 80041d2:	6831      	ldr	r1, [r6, #0]
 80041d4:	4605      	mov	r5, r0
 80041d6:	b911      	cbnz	r1, 80041de <sbrk_aligned+0x12>
 80041d8:	f000 fb7a 	bl	80048d0 <_sbrk_r>
 80041dc:	6030      	str	r0, [r6, #0]
 80041de:	4621      	mov	r1, r4
 80041e0:	4628      	mov	r0, r5
 80041e2:	f000 fb75 	bl	80048d0 <_sbrk_r>
 80041e6:	1c43      	adds	r3, r0, #1
 80041e8:	d00a      	beq.n	8004200 <sbrk_aligned+0x34>
 80041ea:	1cc4      	adds	r4, r0, #3
 80041ec:	f024 0403 	bic.w	r4, r4, #3
 80041f0:	42a0      	cmp	r0, r4
 80041f2:	d007      	beq.n	8004204 <sbrk_aligned+0x38>
 80041f4:	1a21      	subs	r1, r4, r0
 80041f6:	4628      	mov	r0, r5
 80041f8:	f000 fb6a 	bl	80048d0 <_sbrk_r>
 80041fc:	3001      	adds	r0, #1
 80041fe:	d101      	bne.n	8004204 <sbrk_aligned+0x38>
 8004200:	f04f 34ff 	mov.w	r4, #4294967295
 8004204:	4620      	mov	r0, r4
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	20000294 	.word	0x20000294

0800420c <_malloc_r>:
 800420c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004210:	1ccd      	adds	r5, r1, #3
 8004212:	f025 0503 	bic.w	r5, r5, #3
 8004216:	3508      	adds	r5, #8
 8004218:	2d0c      	cmp	r5, #12
 800421a:	bf38      	it	cc
 800421c:	250c      	movcc	r5, #12
 800421e:	2d00      	cmp	r5, #0
 8004220:	4607      	mov	r7, r0
 8004222:	db01      	blt.n	8004228 <_malloc_r+0x1c>
 8004224:	42a9      	cmp	r1, r5
 8004226:	d905      	bls.n	8004234 <_malloc_r+0x28>
 8004228:	230c      	movs	r3, #12
 800422a:	2600      	movs	r6, #0
 800422c:	603b      	str	r3, [r7, #0]
 800422e:	4630      	mov	r0, r6
 8004230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004234:	4e2e      	ldr	r6, [pc, #184]	; (80042f0 <_malloc_r+0xe4>)
 8004236:	f000 fdc5 	bl	8004dc4 <__malloc_lock>
 800423a:	6833      	ldr	r3, [r6, #0]
 800423c:	461c      	mov	r4, r3
 800423e:	bb34      	cbnz	r4, 800428e <_malloc_r+0x82>
 8004240:	4629      	mov	r1, r5
 8004242:	4638      	mov	r0, r7
 8004244:	f7ff ffc2 	bl	80041cc <sbrk_aligned>
 8004248:	1c43      	adds	r3, r0, #1
 800424a:	4604      	mov	r4, r0
 800424c:	d14d      	bne.n	80042ea <_malloc_r+0xde>
 800424e:	6834      	ldr	r4, [r6, #0]
 8004250:	4626      	mov	r6, r4
 8004252:	2e00      	cmp	r6, #0
 8004254:	d140      	bne.n	80042d8 <_malloc_r+0xcc>
 8004256:	6823      	ldr	r3, [r4, #0]
 8004258:	4631      	mov	r1, r6
 800425a:	4638      	mov	r0, r7
 800425c:	eb04 0803 	add.w	r8, r4, r3
 8004260:	f000 fb36 	bl	80048d0 <_sbrk_r>
 8004264:	4580      	cmp	r8, r0
 8004266:	d13a      	bne.n	80042de <_malloc_r+0xd2>
 8004268:	6821      	ldr	r1, [r4, #0]
 800426a:	3503      	adds	r5, #3
 800426c:	1a6d      	subs	r5, r5, r1
 800426e:	f025 0503 	bic.w	r5, r5, #3
 8004272:	3508      	adds	r5, #8
 8004274:	2d0c      	cmp	r5, #12
 8004276:	bf38      	it	cc
 8004278:	250c      	movcc	r5, #12
 800427a:	4638      	mov	r0, r7
 800427c:	4629      	mov	r1, r5
 800427e:	f7ff ffa5 	bl	80041cc <sbrk_aligned>
 8004282:	3001      	adds	r0, #1
 8004284:	d02b      	beq.n	80042de <_malloc_r+0xd2>
 8004286:	6823      	ldr	r3, [r4, #0]
 8004288:	442b      	add	r3, r5
 800428a:	6023      	str	r3, [r4, #0]
 800428c:	e00e      	b.n	80042ac <_malloc_r+0xa0>
 800428e:	6822      	ldr	r2, [r4, #0]
 8004290:	1b52      	subs	r2, r2, r5
 8004292:	d41e      	bmi.n	80042d2 <_malloc_r+0xc6>
 8004294:	2a0b      	cmp	r2, #11
 8004296:	d916      	bls.n	80042c6 <_malloc_r+0xba>
 8004298:	1961      	adds	r1, r4, r5
 800429a:	42a3      	cmp	r3, r4
 800429c:	6025      	str	r5, [r4, #0]
 800429e:	bf18      	it	ne
 80042a0:	6059      	strne	r1, [r3, #4]
 80042a2:	6863      	ldr	r3, [r4, #4]
 80042a4:	bf08      	it	eq
 80042a6:	6031      	streq	r1, [r6, #0]
 80042a8:	5162      	str	r2, [r4, r5]
 80042aa:	604b      	str	r3, [r1, #4]
 80042ac:	4638      	mov	r0, r7
 80042ae:	f104 060b 	add.w	r6, r4, #11
 80042b2:	f000 fd8d 	bl	8004dd0 <__malloc_unlock>
 80042b6:	f026 0607 	bic.w	r6, r6, #7
 80042ba:	1d23      	adds	r3, r4, #4
 80042bc:	1af2      	subs	r2, r6, r3
 80042be:	d0b6      	beq.n	800422e <_malloc_r+0x22>
 80042c0:	1b9b      	subs	r3, r3, r6
 80042c2:	50a3      	str	r3, [r4, r2]
 80042c4:	e7b3      	b.n	800422e <_malloc_r+0x22>
 80042c6:	6862      	ldr	r2, [r4, #4]
 80042c8:	42a3      	cmp	r3, r4
 80042ca:	bf0c      	ite	eq
 80042cc:	6032      	streq	r2, [r6, #0]
 80042ce:	605a      	strne	r2, [r3, #4]
 80042d0:	e7ec      	b.n	80042ac <_malloc_r+0xa0>
 80042d2:	4623      	mov	r3, r4
 80042d4:	6864      	ldr	r4, [r4, #4]
 80042d6:	e7b2      	b.n	800423e <_malloc_r+0x32>
 80042d8:	4634      	mov	r4, r6
 80042da:	6876      	ldr	r6, [r6, #4]
 80042dc:	e7b9      	b.n	8004252 <_malloc_r+0x46>
 80042de:	230c      	movs	r3, #12
 80042e0:	4638      	mov	r0, r7
 80042e2:	603b      	str	r3, [r7, #0]
 80042e4:	f000 fd74 	bl	8004dd0 <__malloc_unlock>
 80042e8:	e7a1      	b.n	800422e <_malloc_r+0x22>
 80042ea:	6025      	str	r5, [r4, #0]
 80042ec:	e7de      	b.n	80042ac <_malloc_r+0xa0>
 80042ee:	bf00      	nop
 80042f0:	20000290 	.word	0x20000290

080042f4 <__sfputc_r>:
 80042f4:	6893      	ldr	r3, [r2, #8]
 80042f6:	b410      	push	{r4}
 80042f8:	3b01      	subs	r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	6093      	str	r3, [r2, #8]
 80042fe:	da07      	bge.n	8004310 <__sfputc_r+0x1c>
 8004300:	6994      	ldr	r4, [r2, #24]
 8004302:	42a3      	cmp	r3, r4
 8004304:	db01      	blt.n	800430a <__sfputc_r+0x16>
 8004306:	290a      	cmp	r1, #10
 8004308:	d102      	bne.n	8004310 <__sfputc_r+0x1c>
 800430a:	bc10      	pop	{r4}
 800430c:	f000 bb34 	b.w	8004978 <__swbuf_r>
 8004310:	6813      	ldr	r3, [r2, #0]
 8004312:	1c58      	adds	r0, r3, #1
 8004314:	6010      	str	r0, [r2, #0]
 8004316:	7019      	strb	r1, [r3, #0]
 8004318:	4608      	mov	r0, r1
 800431a:	bc10      	pop	{r4}
 800431c:	4770      	bx	lr

0800431e <__sfputs_r>:
 800431e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004320:	4606      	mov	r6, r0
 8004322:	460f      	mov	r7, r1
 8004324:	4614      	mov	r4, r2
 8004326:	18d5      	adds	r5, r2, r3
 8004328:	42ac      	cmp	r4, r5
 800432a:	d101      	bne.n	8004330 <__sfputs_r+0x12>
 800432c:	2000      	movs	r0, #0
 800432e:	e007      	b.n	8004340 <__sfputs_r+0x22>
 8004330:	463a      	mov	r2, r7
 8004332:	4630      	mov	r0, r6
 8004334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004338:	f7ff ffdc 	bl	80042f4 <__sfputc_r>
 800433c:	1c43      	adds	r3, r0, #1
 800433e:	d1f3      	bne.n	8004328 <__sfputs_r+0xa>
 8004340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004344 <_vfiprintf_r>:
 8004344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004348:	460d      	mov	r5, r1
 800434a:	4614      	mov	r4, r2
 800434c:	4698      	mov	r8, r3
 800434e:	4606      	mov	r6, r0
 8004350:	b09d      	sub	sp, #116	; 0x74
 8004352:	b118      	cbz	r0, 800435c <_vfiprintf_r+0x18>
 8004354:	6983      	ldr	r3, [r0, #24]
 8004356:	b90b      	cbnz	r3, 800435c <_vfiprintf_r+0x18>
 8004358:	f7ff fe98 	bl	800408c <__sinit>
 800435c:	4b89      	ldr	r3, [pc, #548]	; (8004584 <_vfiprintf_r+0x240>)
 800435e:	429d      	cmp	r5, r3
 8004360:	d11b      	bne.n	800439a <_vfiprintf_r+0x56>
 8004362:	6875      	ldr	r5, [r6, #4]
 8004364:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004366:	07d9      	lsls	r1, r3, #31
 8004368:	d405      	bmi.n	8004376 <_vfiprintf_r+0x32>
 800436a:	89ab      	ldrh	r3, [r5, #12]
 800436c:	059a      	lsls	r2, r3, #22
 800436e:	d402      	bmi.n	8004376 <_vfiprintf_r+0x32>
 8004370:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004372:	f7ff ff29 	bl	80041c8 <__retarget_lock_acquire_recursive>
 8004376:	89ab      	ldrh	r3, [r5, #12]
 8004378:	071b      	lsls	r3, r3, #28
 800437a:	d501      	bpl.n	8004380 <_vfiprintf_r+0x3c>
 800437c:	692b      	ldr	r3, [r5, #16]
 800437e:	b9eb      	cbnz	r3, 80043bc <_vfiprintf_r+0x78>
 8004380:	4629      	mov	r1, r5
 8004382:	4630      	mov	r0, r6
 8004384:	f000 fb5c 	bl	8004a40 <__swsetup_r>
 8004388:	b1c0      	cbz	r0, 80043bc <_vfiprintf_r+0x78>
 800438a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800438c:	07dc      	lsls	r4, r3, #31
 800438e:	d50e      	bpl.n	80043ae <_vfiprintf_r+0x6a>
 8004390:	f04f 30ff 	mov.w	r0, #4294967295
 8004394:	b01d      	add	sp, #116	; 0x74
 8004396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800439a:	4b7b      	ldr	r3, [pc, #492]	; (8004588 <_vfiprintf_r+0x244>)
 800439c:	429d      	cmp	r5, r3
 800439e:	d101      	bne.n	80043a4 <_vfiprintf_r+0x60>
 80043a0:	68b5      	ldr	r5, [r6, #8]
 80043a2:	e7df      	b.n	8004364 <_vfiprintf_r+0x20>
 80043a4:	4b79      	ldr	r3, [pc, #484]	; (800458c <_vfiprintf_r+0x248>)
 80043a6:	429d      	cmp	r5, r3
 80043a8:	bf08      	it	eq
 80043aa:	68f5      	ldreq	r5, [r6, #12]
 80043ac:	e7da      	b.n	8004364 <_vfiprintf_r+0x20>
 80043ae:	89ab      	ldrh	r3, [r5, #12]
 80043b0:	0598      	lsls	r0, r3, #22
 80043b2:	d4ed      	bmi.n	8004390 <_vfiprintf_r+0x4c>
 80043b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80043b6:	f7ff ff08 	bl	80041ca <__retarget_lock_release_recursive>
 80043ba:	e7e9      	b.n	8004390 <_vfiprintf_r+0x4c>
 80043bc:	2300      	movs	r3, #0
 80043be:	9309      	str	r3, [sp, #36]	; 0x24
 80043c0:	2320      	movs	r3, #32
 80043c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80043c6:	2330      	movs	r3, #48	; 0x30
 80043c8:	f04f 0901 	mov.w	r9, #1
 80043cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80043d0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004590 <_vfiprintf_r+0x24c>
 80043d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043d8:	4623      	mov	r3, r4
 80043da:	469a      	mov	sl, r3
 80043dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043e0:	b10a      	cbz	r2, 80043e6 <_vfiprintf_r+0xa2>
 80043e2:	2a25      	cmp	r2, #37	; 0x25
 80043e4:	d1f9      	bne.n	80043da <_vfiprintf_r+0x96>
 80043e6:	ebba 0b04 	subs.w	fp, sl, r4
 80043ea:	d00b      	beq.n	8004404 <_vfiprintf_r+0xc0>
 80043ec:	465b      	mov	r3, fp
 80043ee:	4622      	mov	r2, r4
 80043f0:	4629      	mov	r1, r5
 80043f2:	4630      	mov	r0, r6
 80043f4:	f7ff ff93 	bl	800431e <__sfputs_r>
 80043f8:	3001      	adds	r0, #1
 80043fa:	f000 80aa 	beq.w	8004552 <_vfiprintf_r+0x20e>
 80043fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004400:	445a      	add	r2, fp
 8004402:	9209      	str	r2, [sp, #36]	; 0x24
 8004404:	f89a 3000 	ldrb.w	r3, [sl]
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80a2 	beq.w	8004552 <_vfiprintf_r+0x20e>
 800440e:	2300      	movs	r3, #0
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004418:	f10a 0a01 	add.w	sl, sl, #1
 800441c:	9304      	str	r3, [sp, #16]
 800441e:	9307      	str	r3, [sp, #28]
 8004420:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004424:	931a      	str	r3, [sp, #104]	; 0x68
 8004426:	4654      	mov	r4, sl
 8004428:	2205      	movs	r2, #5
 800442a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800442e:	4858      	ldr	r0, [pc, #352]	; (8004590 <_vfiprintf_r+0x24c>)
 8004430:	f000 fcba 	bl	8004da8 <memchr>
 8004434:	9a04      	ldr	r2, [sp, #16]
 8004436:	b9d8      	cbnz	r0, 8004470 <_vfiprintf_r+0x12c>
 8004438:	06d1      	lsls	r1, r2, #27
 800443a:	bf44      	itt	mi
 800443c:	2320      	movmi	r3, #32
 800443e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004442:	0713      	lsls	r3, r2, #28
 8004444:	bf44      	itt	mi
 8004446:	232b      	movmi	r3, #43	; 0x2b
 8004448:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800444c:	f89a 3000 	ldrb.w	r3, [sl]
 8004450:	2b2a      	cmp	r3, #42	; 0x2a
 8004452:	d015      	beq.n	8004480 <_vfiprintf_r+0x13c>
 8004454:	4654      	mov	r4, sl
 8004456:	2000      	movs	r0, #0
 8004458:	f04f 0c0a 	mov.w	ip, #10
 800445c:	9a07      	ldr	r2, [sp, #28]
 800445e:	4621      	mov	r1, r4
 8004460:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004464:	3b30      	subs	r3, #48	; 0x30
 8004466:	2b09      	cmp	r3, #9
 8004468:	d94e      	bls.n	8004508 <_vfiprintf_r+0x1c4>
 800446a:	b1b0      	cbz	r0, 800449a <_vfiprintf_r+0x156>
 800446c:	9207      	str	r2, [sp, #28]
 800446e:	e014      	b.n	800449a <_vfiprintf_r+0x156>
 8004470:	eba0 0308 	sub.w	r3, r0, r8
 8004474:	fa09 f303 	lsl.w	r3, r9, r3
 8004478:	4313      	orrs	r3, r2
 800447a:	46a2      	mov	sl, r4
 800447c:	9304      	str	r3, [sp, #16]
 800447e:	e7d2      	b.n	8004426 <_vfiprintf_r+0xe2>
 8004480:	9b03      	ldr	r3, [sp, #12]
 8004482:	1d19      	adds	r1, r3, #4
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	9103      	str	r1, [sp, #12]
 8004488:	2b00      	cmp	r3, #0
 800448a:	bfbb      	ittet	lt
 800448c:	425b      	neglt	r3, r3
 800448e:	f042 0202 	orrlt.w	r2, r2, #2
 8004492:	9307      	strge	r3, [sp, #28]
 8004494:	9307      	strlt	r3, [sp, #28]
 8004496:	bfb8      	it	lt
 8004498:	9204      	strlt	r2, [sp, #16]
 800449a:	7823      	ldrb	r3, [r4, #0]
 800449c:	2b2e      	cmp	r3, #46	; 0x2e
 800449e:	d10c      	bne.n	80044ba <_vfiprintf_r+0x176>
 80044a0:	7863      	ldrb	r3, [r4, #1]
 80044a2:	2b2a      	cmp	r3, #42	; 0x2a
 80044a4:	d135      	bne.n	8004512 <_vfiprintf_r+0x1ce>
 80044a6:	9b03      	ldr	r3, [sp, #12]
 80044a8:	3402      	adds	r4, #2
 80044aa:	1d1a      	adds	r2, r3, #4
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	9203      	str	r2, [sp, #12]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	bfb8      	it	lt
 80044b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80044b8:	9305      	str	r3, [sp, #20]
 80044ba:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8004594 <_vfiprintf_r+0x250>
 80044be:	2203      	movs	r2, #3
 80044c0:	4650      	mov	r0, sl
 80044c2:	7821      	ldrb	r1, [r4, #0]
 80044c4:	f000 fc70 	bl	8004da8 <memchr>
 80044c8:	b140      	cbz	r0, 80044dc <_vfiprintf_r+0x198>
 80044ca:	2340      	movs	r3, #64	; 0x40
 80044cc:	eba0 000a 	sub.w	r0, r0, sl
 80044d0:	fa03 f000 	lsl.w	r0, r3, r0
 80044d4:	9b04      	ldr	r3, [sp, #16]
 80044d6:	3401      	adds	r4, #1
 80044d8:	4303      	orrs	r3, r0
 80044da:	9304      	str	r3, [sp, #16]
 80044dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044e0:	2206      	movs	r2, #6
 80044e2:	482d      	ldr	r0, [pc, #180]	; (8004598 <_vfiprintf_r+0x254>)
 80044e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044e8:	f000 fc5e 	bl	8004da8 <memchr>
 80044ec:	2800      	cmp	r0, #0
 80044ee:	d03f      	beq.n	8004570 <_vfiprintf_r+0x22c>
 80044f0:	4b2a      	ldr	r3, [pc, #168]	; (800459c <_vfiprintf_r+0x258>)
 80044f2:	bb1b      	cbnz	r3, 800453c <_vfiprintf_r+0x1f8>
 80044f4:	9b03      	ldr	r3, [sp, #12]
 80044f6:	3307      	adds	r3, #7
 80044f8:	f023 0307 	bic.w	r3, r3, #7
 80044fc:	3308      	adds	r3, #8
 80044fe:	9303      	str	r3, [sp, #12]
 8004500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004502:	443b      	add	r3, r7
 8004504:	9309      	str	r3, [sp, #36]	; 0x24
 8004506:	e767      	b.n	80043d8 <_vfiprintf_r+0x94>
 8004508:	460c      	mov	r4, r1
 800450a:	2001      	movs	r0, #1
 800450c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004510:	e7a5      	b.n	800445e <_vfiprintf_r+0x11a>
 8004512:	2300      	movs	r3, #0
 8004514:	f04f 0c0a 	mov.w	ip, #10
 8004518:	4619      	mov	r1, r3
 800451a:	3401      	adds	r4, #1
 800451c:	9305      	str	r3, [sp, #20]
 800451e:	4620      	mov	r0, r4
 8004520:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004524:	3a30      	subs	r2, #48	; 0x30
 8004526:	2a09      	cmp	r2, #9
 8004528:	d903      	bls.n	8004532 <_vfiprintf_r+0x1ee>
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0c5      	beq.n	80044ba <_vfiprintf_r+0x176>
 800452e:	9105      	str	r1, [sp, #20]
 8004530:	e7c3      	b.n	80044ba <_vfiprintf_r+0x176>
 8004532:	4604      	mov	r4, r0
 8004534:	2301      	movs	r3, #1
 8004536:	fb0c 2101 	mla	r1, ip, r1, r2
 800453a:	e7f0      	b.n	800451e <_vfiprintf_r+0x1da>
 800453c:	ab03      	add	r3, sp, #12
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	462a      	mov	r2, r5
 8004542:	4630      	mov	r0, r6
 8004544:	4b16      	ldr	r3, [pc, #88]	; (80045a0 <_vfiprintf_r+0x25c>)
 8004546:	a904      	add	r1, sp, #16
 8004548:	f3af 8000 	nop.w
 800454c:	4607      	mov	r7, r0
 800454e:	1c78      	adds	r0, r7, #1
 8004550:	d1d6      	bne.n	8004500 <_vfiprintf_r+0x1bc>
 8004552:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004554:	07d9      	lsls	r1, r3, #31
 8004556:	d405      	bmi.n	8004564 <_vfiprintf_r+0x220>
 8004558:	89ab      	ldrh	r3, [r5, #12]
 800455a:	059a      	lsls	r2, r3, #22
 800455c:	d402      	bmi.n	8004564 <_vfiprintf_r+0x220>
 800455e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004560:	f7ff fe33 	bl	80041ca <__retarget_lock_release_recursive>
 8004564:	89ab      	ldrh	r3, [r5, #12]
 8004566:	065b      	lsls	r3, r3, #25
 8004568:	f53f af12 	bmi.w	8004390 <_vfiprintf_r+0x4c>
 800456c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800456e:	e711      	b.n	8004394 <_vfiprintf_r+0x50>
 8004570:	ab03      	add	r3, sp, #12
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	462a      	mov	r2, r5
 8004576:	4630      	mov	r0, r6
 8004578:	4b09      	ldr	r3, [pc, #36]	; (80045a0 <_vfiprintf_r+0x25c>)
 800457a:	a904      	add	r1, sp, #16
 800457c:	f000 f882 	bl	8004684 <_printf_i>
 8004580:	e7e4      	b.n	800454c <_vfiprintf_r+0x208>
 8004582:	bf00      	nop
 8004584:	08005240 	.word	0x08005240
 8004588:	08005260 	.word	0x08005260
 800458c:	08005220 	.word	0x08005220
 8004590:	08005280 	.word	0x08005280
 8004594:	08005286 	.word	0x08005286
 8004598:	0800528a 	.word	0x0800528a
 800459c:	00000000 	.word	0x00000000
 80045a0:	0800431f 	.word	0x0800431f

080045a4 <_printf_common>:
 80045a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045a8:	4616      	mov	r6, r2
 80045aa:	4699      	mov	r9, r3
 80045ac:	688a      	ldr	r2, [r1, #8]
 80045ae:	690b      	ldr	r3, [r1, #16]
 80045b0:	4607      	mov	r7, r0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	bfb8      	it	lt
 80045b6:	4613      	movlt	r3, r2
 80045b8:	6033      	str	r3, [r6, #0]
 80045ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045be:	460c      	mov	r4, r1
 80045c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045c4:	b10a      	cbz	r2, 80045ca <_printf_common+0x26>
 80045c6:	3301      	adds	r3, #1
 80045c8:	6033      	str	r3, [r6, #0]
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	0699      	lsls	r1, r3, #26
 80045ce:	bf42      	ittt	mi
 80045d0:	6833      	ldrmi	r3, [r6, #0]
 80045d2:	3302      	addmi	r3, #2
 80045d4:	6033      	strmi	r3, [r6, #0]
 80045d6:	6825      	ldr	r5, [r4, #0]
 80045d8:	f015 0506 	ands.w	r5, r5, #6
 80045dc:	d106      	bne.n	80045ec <_printf_common+0x48>
 80045de:	f104 0a19 	add.w	sl, r4, #25
 80045e2:	68e3      	ldr	r3, [r4, #12]
 80045e4:	6832      	ldr	r2, [r6, #0]
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	42ab      	cmp	r3, r5
 80045ea:	dc28      	bgt.n	800463e <_printf_common+0x9a>
 80045ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045f0:	1e13      	subs	r3, r2, #0
 80045f2:	6822      	ldr	r2, [r4, #0]
 80045f4:	bf18      	it	ne
 80045f6:	2301      	movne	r3, #1
 80045f8:	0692      	lsls	r2, r2, #26
 80045fa:	d42d      	bmi.n	8004658 <_printf_common+0xb4>
 80045fc:	4649      	mov	r1, r9
 80045fe:	4638      	mov	r0, r7
 8004600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004604:	47c0      	blx	r8
 8004606:	3001      	adds	r0, #1
 8004608:	d020      	beq.n	800464c <_printf_common+0xa8>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	68e5      	ldr	r5, [r4, #12]
 800460e:	f003 0306 	and.w	r3, r3, #6
 8004612:	2b04      	cmp	r3, #4
 8004614:	bf18      	it	ne
 8004616:	2500      	movne	r5, #0
 8004618:	6832      	ldr	r2, [r6, #0]
 800461a:	f04f 0600 	mov.w	r6, #0
 800461e:	68a3      	ldr	r3, [r4, #8]
 8004620:	bf08      	it	eq
 8004622:	1aad      	subeq	r5, r5, r2
 8004624:	6922      	ldr	r2, [r4, #16]
 8004626:	bf08      	it	eq
 8004628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800462c:	4293      	cmp	r3, r2
 800462e:	bfc4      	itt	gt
 8004630:	1a9b      	subgt	r3, r3, r2
 8004632:	18ed      	addgt	r5, r5, r3
 8004634:	341a      	adds	r4, #26
 8004636:	42b5      	cmp	r5, r6
 8004638:	d11a      	bne.n	8004670 <_printf_common+0xcc>
 800463a:	2000      	movs	r0, #0
 800463c:	e008      	b.n	8004650 <_printf_common+0xac>
 800463e:	2301      	movs	r3, #1
 8004640:	4652      	mov	r2, sl
 8004642:	4649      	mov	r1, r9
 8004644:	4638      	mov	r0, r7
 8004646:	47c0      	blx	r8
 8004648:	3001      	adds	r0, #1
 800464a:	d103      	bne.n	8004654 <_printf_common+0xb0>
 800464c:	f04f 30ff 	mov.w	r0, #4294967295
 8004650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004654:	3501      	adds	r5, #1
 8004656:	e7c4      	b.n	80045e2 <_printf_common+0x3e>
 8004658:	2030      	movs	r0, #48	; 0x30
 800465a:	18e1      	adds	r1, r4, r3
 800465c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004666:	4422      	add	r2, r4
 8004668:	3302      	adds	r3, #2
 800466a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800466e:	e7c5      	b.n	80045fc <_printf_common+0x58>
 8004670:	2301      	movs	r3, #1
 8004672:	4622      	mov	r2, r4
 8004674:	4649      	mov	r1, r9
 8004676:	4638      	mov	r0, r7
 8004678:	47c0      	blx	r8
 800467a:	3001      	adds	r0, #1
 800467c:	d0e6      	beq.n	800464c <_printf_common+0xa8>
 800467e:	3601      	adds	r6, #1
 8004680:	e7d9      	b.n	8004636 <_printf_common+0x92>
	...

08004684 <_printf_i>:
 8004684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004688:	7e0f      	ldrb	r7, [r1, #24]
 800468a:	4691      	mov	r9, r2
 800468c:	2f78      	cmp	r7, #120	; 0x78
 800468e:	4680      	mov	r8, r0
 8004690:	460c      	mov	r4, r1
 8004692:	469a      	mov	sl, r3
 8004694:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004696:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800469a:	d807      	bhi.n	80046ac <_printf_i+0x28>
 800469c:	2f62      	cmp	r7, #98	; 0x62
 800469e:	d80a      	bhi.n	80046b6 <_printf_i+0x32>
 80046a0:	2f00      	cmp	r7, #0
 80046a2:	f000 80d9 	beq.w	8004858 <_printf_i+0x1d4>
 80046a6:	2f58      	cmp	r7, #88	; 0x58
 80046a8:	f000 80a4 	beq.w	80047f4 <_printf_i+0x170>
 80046ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80046b4:	e03a      	b.n	800472c <_printf_i+0xa8>
 80046b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80046ba:	2b15      	cmp	r3, #21
 80046bc:	d8f6      	bhi.n	80046ac <_printf_i+0x28>
 80046be:	a101      	add	r1, pc, #4	; (adr r1, 80046c4 <_printf_i+0x40>)
 80046c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046c4:	0800471d 	.word	0x0800471d
 80046c8:	08004731 	.word	0x08004731
 80046cc:	080046ad 	.word	0x080046ad
 80046d0:	080046ad 	.word	0x080046ad
 80046d4:	080046ad 	.word	0x080046ad
 80046d8:	080046ad 	.word	0x080046ad
 80046dc:	08004731 	.word	0x08004731
 80046e0:	080046ad 	.word	0x080046ad
 80046e4:	080046ad 	.word	0x080046ad
 80046e8:	080046ad 	.word	0x080046ad
 80046ec:	080046ad 	.word	0x080046ad
 80046f0:	0800483f 	.word	0x0800483f
 80046f4:	08004761 	.word	0x08004761
 80046f8:	08004821 	.word	0x08004821
 80046fc:	080046ad 	.word	0x080046ad
 8004700:	080046ad 	.word	0x080046ad
 8004704:	08004861 	.word	0x08004861
 8004708:	080046ad 	.word	0x080046ad
 800470c:	08004761 	.word	0x08004761
 8004710:	080046ad 	.word	0x080046ad
 8004714:	080046ad 	.word	0x080046ad
 8004718:	08004829 	.word	0x08004829
 800471c:	682b      	ldr	r3, [r5, #0]
 800471e:	1d1a      	adds	r2, r3, #4
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	602a      	str	r2, [r5, #0]
 8004724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004728:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800472c:	2301      	movs	r3, #1
 800472e:	e0a4      	b.n	800487a <_printf_i+0x1f6>
 8004730:	6820      	ldr	r0, [r4, #0]
 8004732:	6829      	ldr	r1, [r5, #0]
 8004734:	0606      	lsls	r6, r0, #24
 8004736:	f101 0304 	add.w	r3, r1, #4
 800473a:	d50a      	bpl.n	8004752 <_printf_i+0xce>
 800473c:	680e      	ldr	r6, [r1, #0]
 800473e:	602b      	str	r3, [r5, #0]
 8004740:	2e00      	cmp	r6, #0
 8004742:	da03      	bge.n	800474c <_printf_i+0xc8>
 8004744:	232d      	movs	r3, #45	; 0x2d
 8004746:	4276      	negs	r6, r6
 8004748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800474c:	230a      	movs	r3, #10
 800474e:	485e      	ldr	r0, [pc, #376]	; (80048c8 <_printf_i+0x244>)
 8004750:	e019      	b.n	8004786 <_printf_i+0x102>
 8004752:	680e      	ldr	r6, [r1, #0]
 8004754:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004758:	602b      	str	r3, [r5, #0]
 800475a:	bf18      	it	ne
 800475c:	b236      	sxthne	r6, r6
 800475e:	e7ef      	b.n	8004740 <_printf_i+0xbc>
 8004760:	682b      	ldr	r3, [r5, #0]
 8004762:	6820      	ldr	r0, [r4, #0]
 8004764:	1d19      	adds	r1, r3, #4
 8004766:	6029      	str	r1, [r5, #0]
 8004768:	0601      	lsls	r1, r0, #24
 800476a:	d501      	bpl.n	8004770 <_printf_i+0xec>
 800476c:	681e      	ldr	r6, [r3, #0]
 800476e:	e002      	b.n	8004776 <_printf_i+0xf2>
 8004770:	0646      	lsls	r6, r0, #25
 8004772:	d5fb      	bpl.n	800476c <_printf_i+0xe8>
 8004774:	881e      	ldrh	r6, [r3, #0]
 8004776:	2f6f      	cmp	r7, #111	; 0x6f
 8004778:	bf0c      	ite	eq
 800477a:	2308      	moveq	r3, #8
 800477c:	230a      	movne	r3, #10
 800477e:	4852      	ldr	r0, [pc, #328]	; (80048c8 <_printf_i+0x244>)
 8004780:	2100      	movs	r1, #0
 8004782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004786:	6865      	ldr	r5, [r4, #4]
 8004788:	2d00      	cmp	r5, #0
 800478a:	bfa8      	it	ge
 800478c:	6821      	ldrge	r1, [r4, #0]
 800478e:	60a5      	str	r5, [r4, #8]
 8004790:	bfa4      	itt	ge
 8004792:	f021 0104 	bicge.w	r1, r1, #4
 8004796:	6021      	strge	r1, [r4, #0]
 8004798:	b90e      	cbnz	r6, 800479e <_printf_i+0x11a>
 800479a:	2d00      	cmp	r5, #0
 800479c:	d04d      	beq.n	800483a <_printf_i+0x1b6>
 800479e:	4615      	mov	r5, r2
 80047a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80047a4:	fb03 6711 	mls	r7, r3, r1, r6
 80047a8:	5dc7      	ldrb	r7, [r0, r7]
 80047aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80047ae:	4637      	mov	r7, r6
 80047b0:	42bb      	cmp	r3, r7
 80047b2:	460e      	mov	r6, r1
 80047b4:	d9f4      	bls.n	80047a0 <_printf_i+0x11c>
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d10b      	bne.n	80047d2 <_printf_i+0x14e>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	07de      	lsls	r6, r3, #31
 80047be:	d508      	bpl.n	80047d2 <_printf_i+0x14e>
 80047c0:	6923      	ldr	r3, [r4, #16]
 80047c2:	6861      	ldr	r1, [r4, #4]
 80047c4:	4299      	cmp	r1, r3
 80047c6:	bfde      	ittt	le
 80047c8:	2330      	movle	r3, #48	; 0x30
 80047ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047d2:	1b52      	subs	r2, r2, r5
 80047d4:	6122      	str	r2, [r4, #16]
 80047d6:	464b      	mov	r3, r9
 80047d8:	4621      	mov	r1, r4
 80047da:	4640      	mov	r0, r8
 80047dc:	f8cd a000 	str.w	sl, [sp]
 80047e0:	aa03      	add	r2, sp, #12
 80047e2:	f7ff fedf 	bl	80045a4 <_printf_common>
 80047e6:	3001      	adds	r0, #1
 80047e8:	d14c      	bne.n	8004884 <_printf_i+0x200>
 80047ea:	f04f 30ff 	mov.w	r0, #4294967295
 80047ee:	b004      	add	sp, #16
 80047f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f4:	4834      	ldr	r0, [pc, #208]	; (80048c8 <_printf_i+0x244>)
 80047f6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80047fa:	6829      	ldr	r1, [r5, #0]
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	f851 6b04 	ldr.w	r6, [r1], #4
 8004802:	6029      	str	r1, [r5, #0]
 8004804:	061d      	lsls	r5, r3, #24
 8004806:	d514      	bpl.n	8004832 <_printf_i+0x1ae>
 8004808:	07df      	lsls	r7, r3, #31
 800480a:	bf44      	itt	mi
 800480c:	f043 0320 	orrmi.w	r3, r3, #32
 8004810:	6023      	strmi	r3, [r4, #0]
 8004812:	b91e      	cbnz	r6, 800481c <_printf_i+0x198>
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	f023 0320 	bic.w	r3, r3, #32
 800481a:	6023      	str	r3, [r4, #0]
 800481c:	2310      	movs	r3, #16
 800481e:	e7af      	b.n	8004780 <_printf_i+0xfc>
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	f043 0320 	orr.w	r3, r3, #32
 8004826:	6023      	str	r3, [r4, #0]
 8004828:	2378      	movs	r3, #120	; 0x78
 800482a:	4828      	ldr	r0, [pc, #160]	; (80048cc <_printf_i+0x248>)
 800482c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004830:	e7e3      	b.n	80047fa <_printf_i+0x176>
 8004832:	0659      	lsls	r1, r3, #25
 8004834:	bf48      	it	mi
 8004836:	b2b6      	uxthmi	r6, r6
 8004838:	e7e6      	b.n	8004808 <_printf_i+0x184>
 800483a:	4615      	mov	r5, r2
 800483c:	e7bb      	b.n	80047b6 <_printf_i+0x132>
 800483e:	682b      	ldr	r3, [r5, #0]
 8004840:	6826      	ldr	r6, [r4, #0]
 8004842:	1d18      	adds	r0, r3, #4
 8004844:	6961      	ldr	r1, [r4, #20]
 8004846:	6028      	str	r0, [r5, #0]
 8004848:	0635      	lsls	r5, r6, #24
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	d501      	bpl.n	8004852 <_printf_i+0x1ce>
 800484e:	6019      	str	r1, [r3, #0]
 8004850:	e002      	b.n	8004858 <_printf_i+0x1d4>
 8004852:	0670      	lsls	r0, r6, #25
 8004854:	d5fb      	bpl.n	800484e <_printf_i+0x1ca>
 8004856:	8019      	strh	r1, [r3, #0]
 8004858:	2300      	movs	r3, #0
 800485a:	4615      	mov	r5, r2
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	e7ba      	b.n	80047d6 <_printf_i+0x152>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	2100      	movs	r1, #0
 8004864:	1d1a      	adds	r2, r3, #4
 8004866:	602a      	str	r2, [r5, #0]
 8004868:	681d      	ldr	r5, [r3, #0]
 800486a:	6862      	ldr	r2, [r4, #4]
 800486c:	4628      	mov	r0, r5
 800486e:	f000 fa9b 	bl	8004da8 <memchr>
 8004872:	b108      	cbz	r0, 8004878 <_printf_i+0x1f4>
 8004874:	1b40      	subs	r0, r0, r5
 8004876:	6060      	str	r0, [r4, #4]
 8004878:	6863      	ldr	r3, [r4, #4]
 800487a:	6123      	str	r3, [r4, #16]
 800487c:	2300      	movs	r3, #0
 800487e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004882:	e7a8      	b.n	80047d6 <_printf_i+0x152>
 8004884:	462a      	mov	r2, r5
 8004886:	4649      	mov	r1, r9
 8004888:	4640      	mov	r0, r8
 800488a:	6923      	ldr	r3, [r4, #16]
 800488c:	47d0      	blx	sl
 800488e:	3001      	adds	r0, #1
 8004890:	d0ab      	beq.n	80047ea <_printf_i+0x166>
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	079b      	lsls	r3, r3, #30
 8004896:	d413      	bmi.n	80048c0 <_printf_i+0x23c>
 8004898:	68e0      	ldr	r0, [r4, #12]
 800489a:	9b03      	ldr	r3, [sp, #12]
 800489c:	4298      	cmp	r0, r3
 800489e:	bfb8      	it	lt
 80048a0:	4618      	movlt	r0, r3
 80048a2:	e7a4      	b.n	80047ee <_printf_i+0x16a>
 80048a4:	2301      	movs	r3, #1
 80048a6:	4632      	mov	r2, r6
 80048a8:	4649      	mov	r1, r9
 80048aa:	4640      	mov	r0, r8
 80048ac:	47d0      	blx	sl
 80048ae:	3001      	adds	r0, #1
 80048b0:	d09b      	beq.n	80047ea <_printf_i+0x166>
 80048b2:	3501      	adds	r5, #1
 80048b4:	68e3      	ldr	r3, [r4, #12]
 80048b6:	9903      	ldr	r1, [sp, #12]
 80048b8:	1a5b      	subs	r3, r3, r1
 80048ba:	42ab      	cmp	r3, r5
 80048bc:	dcf2      	bgt.n	80048a4 <_printf_i+0x220>
 80048be:	e7eb      	b.n	8004898 <_printf_i+0x214>
 80048c0:	2500      	movs	r5, #0
 80048c2:	f104 0619 	add.w	r6, r4, #25
 80048c6:	e7f5      	b.n	80048b4 <_printf_i+0x230>
 80048c8:	08005291 	.word	0x08005291
 80048cc:	080052a2 	.word	0x080052a2

080048d0 <_sbrk_r>:
 80048d0:	b538      	push	{r3, r4, r5, lr}
 80048d2:	2300      	movs	r3, #0
 80048d4:	4d05      	ldr	r5, [pc, #20]	; (80048ec <_sbrk_r+0x1c>)
 80048d6:	4604      	mov	r4, r0
 80048d8:	4608      	mov	r0, r1
 80048da:	602b      	str	r3, [r5, #0]
 80048dc:	f7fd f90a 	bl	8001af4 <_sbrk>
 80048e0:	1c43      	adds	r3, r0, #1
 80048e2:	d102      	bne.n	80048ea <_sbrk_r+0x1a>
 80048e4:	682b      	ldr	r3, [r5, #0]
 80048e6:	b103      	cbz	r3, 80048ea <_sbrk_r+0x1a>
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	bd38      	pop	{r3, r4, r5, pc}
 80048ec:	20000298 	.word	0x20000298

080048f0 <__sread>:
 80048f0:	b510      	push	{r4, lr}
 80048f2:	460c      	mov	r4, r1
 80048f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f8:	f000 fab8 	bl	8004e6c <_read_r>
 80048fc:	2800      	cmp	r0, #0
 80048fe:	bfab      	itete	ge
 8004900:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004902:	89a3      	ldrhlt	r3, [r4, #12]
 8004904:	181b      	addge	r3, r3, r0
 8004906:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800490a:	bfac      	ite	ge
 800490c:	6563      	strge	r3, [r4, #84]	; 0x54
 800490e:	81a3      	strhlt	r3, [r4, #12]
 8004910:	bd10      	pop	{r4, pc}

08004912 <__swrite>:
 8004912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004916:	461f      	mov	r7, r3
 8004918:	898b      	ldrh	r3, [r1, #12]
 800491a:	4605      	mov	r5, r0
 800491c:	05db      	lsls	r3, r3, #23
 800491e:	460c      	mov	r4, r1
 8004920:	4616      	mov	r6, r2
 8004922:	d505      	bpl.n	8004930 <__swrite+0x1e>
 8004924:	2302      	movs	r3, #2
 8004926:	2200      	movs	r2, #0
 8004928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800492c:	f000 f9c4 	bl	8004cb8 <_lseek_r>
 8004930:	89a3      	ldrh	r3, [r4, #12]
 8004932:	4632      	mov	r2, r6
 8004934:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004938:	81a3      	strh	r3, [r4, #12]
 800493a:	4628      	mov	r0, r5
 800493c:	463b      	mov	r3, r7
 800493e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004946:	f000 b869 	b.w	8004a1c <_write_r>

0800494a <__sseek>:
 800494a:	b510      	push	{r4, lr}
 800494c:	460c      	mov	r4, r1
 800494e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004952:	f000 f9b1 	bl	8004cb8 <_lseek_r>
 8004956:	1c43      	adds	r3, r0, #1
 8004958:	89a3      	ldrh	r3, [r4, #12]
 800495a:	bf15      	itete	ne
 800495c:	6560      	strne	r0, [r4, #84]	; 0x54
 800495e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004962:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004966:	81a3      	strheq	r3, [r4, #12]
 8004968:	bf18      	it	ne
 800496a:	81a3      	strhne	r3, [r4, #12]
 800496c:	bd10      	pop	{r4, pc}

0800496e <__sclose>:
 800496e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004972:	f000 b8d3 	b.w	8004b1c <_close_r>
	...

08004978 <__swbuf_r>:
 8004978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497a:	460e      	mov	r6, r1
 800497c:	4614      	mov	r4, r2
 800497e:	4605      	mov	r5, r0
 8004980:	b118      	cbz	r0, 800498a <__swbuf_r+0x12>
 8004982:	6983      	ldr	r3, [r0, #24]
 8004984:	b90b      	cbnz	r3, 800498a <__swbuf_r+0x12>
 8004986:	f7ff fb81 	bl	800408c <__sinit>
 800498a:	4b21      	ldr	r3, [pc, #132]	; (8004a10 <__swbuf_r+0x98>)
 800498c:	429c      	cmp	r4, r3
 800498e:	d12b      	bne.n	80049e8 <__swbuf_r+0x70>
 8004990:	686c      	ldr	r4, [r5, #4]
 8004992:	69a3      	ldr	r3, [r4, #24]
 8004994:	60a3      	str	r3, [r4, #8]
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	071a      	lsls	r2, r3, #28
 800499a:	d52f      	bpl.n	80049fc <__swbuf_r+0x84>
 800499c:	6923      	ldr	r3, [r4, #16]
 800499e:	b36b      	cbz	r3, 80049fc <__swbuf_r+0x84>
 80049a0:	6923      	ldr	r3, [r4, #16]
 80049a2:	6820      	ldr	r0, [r4, #0]
 80049a4:	b2f6      	uxtb	r6, r6
 80049a6:	1ac0      	subs	r0, r0, r3
 80049a8:	6963      	ldr	r3, [r4, #20]
 80049aa:	4637      	mov	r7, r6
 80049ac:	4283      	cmp	r3, r0
 80049ae:	dc04      	bgt.n	80049ba <__swbuf_r+0x42>
 80049b0:	4621      	mov	r1, r4
 80049b2:	4628      	mov	r0, r5
 80049b4:	f000 f944 	bl	8004c40 <_fflush_r>
 80049b8:	bb30      	cbnz	r0, 8004a08 <__swbuf_r+0x90>
 80049ba:	68a3      	ldr	r3, [r4, #8]
 80049bc:	3001      	adds	r0, #1
 80049be:	3b01      	subs	r3, #1
 80049c0:	60a3      	str	r3, [r4, #8]
 80049c2:	6823      	ldr	r3, [r4, #0]
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	6022      	str	r2, [r4, #0]
 80049c8:	701e      	strb	r6, [r3, #0]
 80049ca:	6963      	ldr	r3, [r4, #20]
 80049cc:	4283      	cmp	r3, r0
 80049ce:	d004      	beq.n	80049da <__swbuf_r+0x62>
 80049d0:	89a3      	ldrh	r3, [r4, #12]
 80049d2:	07db      	lsls	r3, r3, #31
 80049d4:	d506      	bpl.n	80049e4 <__swbuf_r+0x6c>
 80049d6:	2e0a      	cmp	r6, #10
 80049d8:	d104      	bne.n	80049e4 <__swbuf_r+0x6c>
 80049da:	4621      	mov	r1, r4
 80049dc:	4628      	mov	r0, r5
 80049de:	f000 f92f 	bl	8004c40 <_fflush_r>
 80049e2:	b988      	cbnz	r0, 8004a08 <__swbuf_r+0x90>
 80049e4:	4638      	mov	r0, r7
 80049e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049e8:	4b0a      	ldr	r3, [pc, #40]	; (8004a14 <__swbuf_r+0x9c>)
 80049ea:	429c      	cmp	r4, r3
 80049ec:	d101      	bne.n	80049f2 <__swbuf_r+0x7a>
 80049ee:	68ac      	ldr	r4, [r5, #8]
 80049f0:	e7cf      	b.n	8004992 <__swbuf_r+0x1a>
 80049f2:	4b09      	ldr	r3, [pc, #36]	; (8004a18 <__swbuf_r+0xa0>)
 80049f4:	429c      	cmp	r4, r3
 80049f6:	bf08      	it	eq
 80049f8:	68ec      	ldreq	r4, [r5, #12]
 80049fa:	e7ca      	b.n	8004992 <__swbuf_r+0x1a>
 80049fc:	4621      	mov	r1, r4
 80049fe:	4628      	mov	r0, r5
 8004a00:	f000 f81e 	bl	8004a40 <__swsetup_r>
 8004a04:	2800      	cmp	r0, #0
 8004a06:	d0cb      	beq.n	80049a0 <__swbuf_r+0x28>
 8004a08:	f04f 37ff 	mov.w	r7, #4294967295
 8004a0c:	e7ea      	b.n	80049e4 <__swbuf_r+0x6c>
 8004a0e:	bf00      	nop
 8004a10:	08005240 	.word	0x08005240
 8004a14:	08005260 	.word	0x08005260
 8004a18:	08005220 	.word	0x08005220

08004a1c <_write_r>:
 8004a1c:	b538      	push	{r3, r4, r5, lr}
 8004a1e:	4604      	mov	r4, r0
 8004a20:	4608      	mov	r0, r1
 8004a22:	4611      	mov	r1, r2
 8004a24:	2200      	movs	r2, #0
 8004a26:	4d05      	ldr	r5, [pc, #20]	; (8004a3c <_write_r+0x20>)
 8004a28:	602a      	str	r2, [r5, #0]
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	f7fd f815 	bl	8001a5a <_write>
 8004a30:	1c43      	adds	r3, r0, #1
 8004a32:	d102      	bne.n	8004a3a <_write_r+0x1e>
 8004a34:	682b      	ldr	r3, [r5, #0]
 8004a36:	b103      	cbz	r3, 8004a3a <_write_r+0x1e>
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
 8004a3c:	20000298 	.word	0x20000298

08004a40 <__swsetup_r>:
 8004a40:	4b32      	ldr	r3, [pc, #200]	; (8004b0c <__swsetup_r+0xcc>)
 8004a42:	b570      	push	{r4, r5, r6, lr}
 8004a44:	681d      	ldr	r5, [r3, #0]
 8004a46:	4606      	mov	r6, r0
 8004a48:	460c      	mov	r4, r1
 8004a4a:	b125      	cbz	r5, 8004a56 <__swsetup_r+0x16>
 8004a4c:	69ab      	ldr	r3, [r5, #24]
 8004a4e:	b913      	cbnz	r3, 8004a56 <__swsetup_r+0x16>
 8004a50:	4628      	mov	r0, r5
 8004a52:	f7ff fb1b 	bl	800408c <__sinit>
 8004a56:	4b2e      	ldr	r3, [pc, #184]	; (8004b10 <__swsetup_r+0xd0>)
 8004a58:	429c      	cmp	r4, r3
 8004a5a:	d10f      	bne.n	8004a7c <__swsetup_r+0x3c>
 8004a5c:	686c      	ldr	r4, [r5, #4]
 8004a5e:	89a3      	ldrh	r3, [r4, #12]
 8004a60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004a64:	0719      	lsls	r1, r3, #28
 8004a66:	d42c      	bmi.n	8004ac2 <__swsetup_r+0x82>
 8004a68:	06dd      	lsls	r5, r3, #27
 8004a6a:	d411      	bmi.n	8004a90 <__swsetup_r+0x50>
 8004a6c:	2309      	movs	r3, #9
 8004a6e:	6033      	str	r3, [r6, #0]
 8004a70:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	81a3      	strh	r3, [r4, #12]
 8004a7a:	e03e      	b.n	8004afa <__swsetup_r+0xba>
 8004a7c:	4b25      	ldr	r3, [pc, #148]	; (8004b14 <__swsetup_r+0xd4>)
 8004a7e:	429c      	cmp	r4, r3
 8004a80:	d101      	bne.n	8004a86 <__swsetup_r+0x46>
 8004a82:	68ac      	ldr	r4, [r5, #8]
 8004a84:	e7eb      	b.n	8004a5e <__swsetup_r+0x1e>
 8004a86:	4b24      	ldr	r3, [pc, #144]	; (8004b18 <__swsetup_r+0xd8>)
 8004a88:	429c      	cmp	r4, r3
 8004a8a:	bf08      	it	eq
 8004a8c:	68ec      	ldreq	r4, [r5, #12]
 8004a8e:	e7e6      	b.n	8004a5e <__swsetup_r+0x1e>
 8004a90:	0758      	lsls	r0, r3, #29
 8004a92:	d512      	bpl.n	8004aba <__swsetup_r+0x7a>
 8004a94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a96:	b141      	cbz	r1, 8004aaa <__swsetup_r+0x6a>
 8004a98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a9c:	4299      	cmp	r1, r3
 8004a9e:	d002      	beq.n	8004aa6 <__swsetup_r+0x66>
 8004aa0:	4630      	mov	r0, r6
 8004aa2:	f000 f99b 	bl	8004ddc <_free_r>
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	6363      	str	r3, [r4, #52]	; 0x34
 8004aaa:	89a3      	ldrh	r3, [r4, #12]
 8004aac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ab0:	81a3      	strh	r3, [r4, #12]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	6063      	str	r3, [r4, #4]
 8004ab6:	6923      	ldr	r3, [r4, #16]
 8004ab8:	6023      	str	r3, [r4, #0]
 8004aba:	89a3      	ldrh	r3, [r4, #12]
 8004abc:	f043 0308 	orr.w	r3, r3, #8
 8004ac0:	81a3      	strh	r3, [r4, #12]
 8004ac2:	6923      	ldr	r3, [r4, #16]
 8004ac4:	b94b      	cbnz	r3, 8004ada <__swsetup_r+0x9a>
 8004ac6:	89a3      	ldrh	r3, [r4, #12]
 8004ac8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004acc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ad0:	d003      	beq.n	8004ada <__swsetup_r+0x9a>
 8004ad2:	4621      	mov	r1, r4
 8004ad4:	4630      	mov	r0, r6
 8004ad6:	f000 f927 	bl	8004d28 <__smakebuf_r>
 8004ada:	89a0      	ldrh	r0, [r4, #12]
 8004adc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004ae0:	f010 0301 	ands.w	r3, r0, #1
 8004ae4:	d00a      	beq.n	8004afc <__swsetup_r+0xbc>
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60a3      	str	r3, [r4, #8]
 8004aea:	6963      	ldr	r3, [r4, #20]
 8004aec:	425b      	negs	r3, r3
 8004aee:	61a3      	str	r3, [r4, #24]
 8004af0:	6923      	ldr	r3, [r4, #16]
 8004af2:	b943      	cbnz	r3, 8004b06 <__swsetup_r+0xc6>
 8004af4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004af8:	d1ba      	bne.n	8004a70 <__swsetup_r+0x30>
 8004afa:	bd70      	pop	{r4, r5, r6, pc}
 8004afc:	0781      	lsls	r1, r0, #30
 8004afe:	bf58      	it	pl
 8004b00:	6963      	ldrpl	r3, [r4, #20]
 8004b02:	60a3      	str	r3, [r4, #8]
 8004b04:	e7f4      	b.n	8004af0 <__swsetup_r+0xb0>
 8004b06:	2000      	movs	r0, #0
 8004b08:	e7f7      	b.n	8004afa <__swsetup_r+0xba>
 8004b0a:	bf00      	nop
 8004b0c:	20000064 	.word	0x20000064
 8004b10:	08005240 	.word	0x08005240
 8004b14:	08005260 	.word	0x08005260
 8004b18:	08005220 	.word	0x08005220

08004b1c <_close_r>:
 8004b1c:	b538      	push	{r3, r4, r5, lr}
 8004b1e:	2300      	movs	r3, #0
 8004b20:	4d05      	ldr	r5, [pc, #20]	; (8004b38 <_close_r+0x1c>)
 8004b22:	4604      	mov	r4, r0
 8004b24:	4608      	mov	r0, r1
 8004b26:	602b      	str	r3, [r5, #0]
 8004b28:	f7fc ffb3 	bl	8001a92 <_close>
 8004b2c:	1c43      	adds	r3, r0, #1
 8004b2e:	d102      	bne.n	8004b36 <_close_r+0x1a>
 8004b30:	682b      	ldr	r3, [r5, #0]
 8004b32:	b103      	cbz	r3, 8004b36 <_close_r+0x1a>
 8004b34:	6023      	str	r3, [r4, #0]
 8004b36:	bd38      	pop	{r3, r4, r5, pc}
 8004b38:	20000298 	.word	0x20000298

08004b3c <__sflush_r>:
 8004b3c:	898a      	ldrh	r2, [r1, #12]
 8004b3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b40:	4605      	mov	r5, r0
 8004b42:	0710      	lsls	r0, r2, #28
 8004b44:	460c      	mov	r4, r1
 8004b46:	d457      	bmi.n	8004bf8 <__sflush_r+0xbc>
 8004b48:	684b      	ldr	r3, [r1, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	dc04      	bgt.n	8004b58 <__sflush_r+0x1c>
 8004b4e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	dc01      	bgt.n	8004b58 <__sflush_r+0x1c>
 8004b54:	2000      	movs	r0, #0
 8004b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004b5a:	2e00      	cmp	r6, #0
 8004b5c:	d0fa      	beq.n	8004b54 <__sflush_r+0x18>
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004b64:	682f      	ldr	r7, [r5, #0]
 8004b66:	602b      	str	r3, [r5, #0]
 8004b68:	d032      	beq.n	8004bd0 <__sflush_r+0x94>
 8004b6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004b6c:	89a3      	ldrh	r3, [r4, #12]
 8004b6e:	075a      	lsls	r2, r3, #29
 8004b70:	d505      	bpl.n	8004b7e <__sflush_r+0x42>
 8004b72:	6863      	ldr	r3, [r4, #4]
 8004b74:	1ac0      	subs	r0, r0, r3
 8004b76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004b78:	b10b      	cbz	r3, 8004b7e <__sflush_r+0x42>
 8004b7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b7c:	1ac0      	subs	r0, r0, r3
 8004b7e:	2300      	movs	r3, #0
 8004b80:	4602      	mov	r2, r0
 8004b82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004b84:	4628      	mov	r0, r5
 8004b86:	6a21      	ldr	r1, [r4, #32]
 8004b88:	47b0      	blx	r6
 8004b8a:	1c43      	adds	r3, r0, #1
 8004b8c:	89a3      	ldrh	r3, [r4, #12]
 8004b8e:	d106      	bne.n	8004b9e <__sflush_r+0x62>
 8004b90:	6829      	ldr	r1, [r5, #0]
 8004b92:	291d      	cmp	r1, #29
 8004b94:	d82c      	bhi.n	8004bf0 <__sflush_r+0xb4>
 8004b96:	4a29      	ldr	r2, [pc, #164]	; (8004c3c <__sflush_r+0x100>)
 8004b98:	40ca      	lsrs	r2, r1
 8004b9a:	07d6      	lsls	r6, r2, #31
 8004b9c:	d528      	bpl.n	8004bf0 <__sflush_r+0xb4>
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	6062      	str	r2, [r4, #4]
 8004ba2:	6922      	ldr	r2, [r4, #16]
 8004ba4:	04d9      	lsls	r1, r3, #19
 8004ba6:	6022      	str	r2, [r4, #0]
 8004ba8:	d504      	bpl.n	8004bb4 <__sflush_r+0x78>
 8004baa:	1c42      	adds	r2, r0, #1
 8004bac:	d101      	bne.n	8004bb2 <__sflush_r+0x76>
 8004bae:	682b      	ldr	r3, [r5, #0]
 8004bb0:	b903      	cbnz	r3, 8004bb4 <__sflush_r+0x78>
 8004bb2:	6560      	str	r0, [r4, #84]	; 0x54
 8004bb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bb6:	602f      	str	r7, [r5, #0]
 8004bb8:	2900      	cmp	r1, #0
 8004bba:	d0cb      	beq.n	8004b54 <__sflush_r+0x18>
 8004bbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bc0:	4299      	cmp	r1, r3
 8004bc2:	d002      	beq.n	8004bca <__sflush_r+0x8e>
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	f000 f909 	bl	8004ddc <_free_r>
 8004bca:	2000      	movs	r0, #0
 8004bcc:	6360      	str	r0, [r4, #52]	; 0x34
 8004bce:	e7c2      	b.n	8004b56 <__sflush_r+0x1a>
 8004bd0:	6a21      	ldr	r1, [r4, #32]
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	47b0      	blx	r6
 8004bd8:	1c41      	adds	r1, r0, #1
 8004bda:	d1c7      	bne.n	8004b6c <__sflush_r+0x30>
 8004bdc:	682b      	ldr	r3, [r5, #0]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0c4      	beq.n	8004b6c <__sflush_r+0x30>
 8004be2:	2b1d      	cmp	r3, #29
 8004be4:	d001      	beq.n	8004bea <__sflush_r+0xae>
 8004be6:	2b16      	cmp	r3, #22
 8004be8:	d101      	bne.n	8004bee <__sflush_r+0xb2>
 8004bea:	602f      	str	r7, [r5, #0]
 8004bec:	e7b2      	b.n	8004b54 <__sflush_r+0x18>
 8004bee:	89a3      	ldrh	r3, [r4, #12]
 8004bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bf4:	81a3      	strh	r3, [r4, #12]
 8004bf6:	e7ae      	b.n	8004b56 <__sflush_r+0x1a>
 8004bf8:	690f      	ldr	r7, [r1, #16]
 8004bfa:	2f00      	cmp	r7, #0
 8004bfc:	d0aa      	beq.n	8004b54 <__sflush_r+0x18>
 8004bfe:	0793      	lsls	r3, r2, #30
 8004c00:	bf18      	it	ne
 8004c02:	2300      	movne	r3, #0
 8004c04:	680e      	ldr	r6, [r1, #0]
 8004c06:	bf08      	it	eq
 8004c08:	694b      	ldreq	r3, [r1, #20]
 8004c0a:	1bf6      	subs	r6, r6, r7
 8004c0c:	600f      	str	r7, [r1, #0]
 8004c0e:	608b      	str	r3, [r1, #8]
 8004c10:	2e00      	cmp	r6, #0
 8004c12:	dd9f      	ble.n	8004b54 <__sflush_r+0x18>
 8004c14:	4633      	mov	r3, r6
 8004c16:	463a      	mov	r2, r7
 8004c18:	4628      	mov	r0, r5
 8004c1a:	6a21      	ldr	r1, [r4, #32]
 8004c1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8004c20:	47e0      	blx	ip
 8004c22:	2800      	cmp	r0, #0
 8004c24:	dc06      	bgt.n	8004c34 <__sflush_r+0xf8>
 8004c26:	89a3      	ldrh	r3, [r4, #12]
 8004c28:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c30:	81a3      	strh	r3, [r4, #12]
 8004c32:	e790      	b.n	8004b56 <__sflush_r+0x1a>
 8004c34:	4407      	add	r7, r0
 8004c36:	1a36      	subs	r6, r6, r0
 8004c38:	e7ea      	b.n	8004c10 <__sflush_r+0xd4>
 8004c3a:	bf00      	nop
 8004c3c:	20400001 	.word	0x20400001

08004c40 <_fflush_r>:
 8004c40:	b538      	push	{r3, r4, r5, lr}
 8004c42:	690b      	ldr	r3, [r1, #16]
 8004c44:	4605      	mov	r5, r0
 8004c46:	460c      	mov	r4, r1
 8004c48:	b913      	cbnz	r3, 8004c50 <_fflush_r+0x10>
 8004c4a:	2500      	movs	r5, #0
 8004c4c:	4628      	mov	r0, r5
 8004c4e:	bd38      	pop	{r3, r4, r5, pc}
 8004c50:	b118      	cbz	r0, 8004c5a <_fflush_r+0x1a>
 8004c52:	6983      	ldr	r3, [r0, #24]
 8004c54:	b90b      	cbnz	r3, 8004c5a <_fflush_r+0x1a>
 8004c56:	f7ff fa19 	bl	800408c <__sinit>
 8004c5a:	4b14      	ldr	r3, [pc, #80]	; (8004cac <_fflush_r+0x6c>)
 8004c5c:	429c      	cmp	r4, r3
 8004c5e:	d11b      	bne.n	8004c98 <_fflush_r+0x58>
 8004c60:	686c      	ldr	r4, [r5, #4]
 8004c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d0ef      	beq.n	8004c4a <_fflush_r+0xa>
 8004c6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004c6c:	07d0      	lsls	r0, r2, #31
 8004c6e:	d404      	bmi.n	8004c7a <_fflush_r+0x3a>
 8004c70:	0599      	lsls	r1, r3, #22
 8004c72:	d402      	bmi.n	8004c7a <_fflush_r+0x3a>
 8004c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c76:	f7ff faa7 	bl	80041c8 <__retarget_lock_acquire_recursive>
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	f7ff ff5d 	bl	8004b3c <__sflush_r>
 8004c82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c84:	4605      	mov	r5, r0
 8004c86:	07da      	lsls	r2, r3, #31
 8004c88:	d4e0      	bmi.n	8004c4c <_fflush_r+0xc>
 8004c8a:	89a3      	ldrh	r3, [r4, #12]
 8004c8c:	059b      	lsls	r3, r3, #22
 8004c8e:	d4dd      	bmi.n	8004c4c <_fflush_r+0xc>
 8004c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c92:	f7ff fa9a 	bl	80041ca <__retarget_lock_release_recursive>
 8004c96:	e7d9      	b.n	8004c4c <_fflush_r+0xc>
 8004c98:	4b05      	ldr	r3, [pc, #20]	; (8004cb0 <_fflush_r+0x70>)
 8004c9a:	429c      	cmp	r4, r3
 8004c9c:	d101      	bne.n	8004ca2 <_fflush_r+0x62>
 8004c9e:	68ac      	ldr	r4, [r5, #8]
 8004ca0:	e7df      	b.n	8004c62 <_fflush_r+0x22>
 8004ca2:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <_fflush_r+0x74>)
 8004ca4:	429c      	cmp	r4, r3
 8004ca6:	bf08      	it	eq
 8004ca8:	68ec      	ldreq	r4, [r5, #12]
 8004caa:	e7da      	b.n	8004c62 <_fflush_r+0x22>
 8004cac:	08005240 	.word	0x08005240
 8004cb0:	08005260 	.word	0x08005260
 8004cb4:	08005220 	.word	0x08005220

08004cb8 <_lseek_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4604      	mov	r4, r0
 8004cbc:	4608      	mov	r0, r1
 8004cbe:	4611      	mov	r1, r2
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	4d05      	ldr	r5, [pc, #20]	; (8004cd8 <_lseek_r+0x20>)
 8004cc4:	602a      	str	r2, [r5, #0]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f7fc ff07 	bl	8001ada <_lseek>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d102      	bne.n	8004cd6 <_lseek_r+0x1e>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	b103      	cbz	r3, 8004cd6 <_lseek_r+0x1e>
 8004cd4:	6023      	str	r3, [r4, #0]
 8004cd6:	bd38      	pop	{r3, r4, r5, pc}
 8004cd8:	20000298 	.word	0x20000298

08004cdc <__swhatbuf_r>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	460e      	mov	r6, r1
 8004ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce4:	4614      	mov	r4, r2
 8004ce6:	2900      	cmp	r1, #0
 8004ce8:	461d      	mov	r5, r3
 8004cea:	b096      	sub	sp, #88	; 0x58
 8004cec:	da08      	bge.n	8004d00 <__swhatbuf_r+0x24>
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004cf4:	602a      	str	r2, [r5, #0]
 8004cf6:	061a      	lsls	r2, r3, #24
 8004cf8:	d410      	bmi.n	8004d1c <__swhatbuf_r+0x40>
 8004cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cfe:	e00e      	b.n	8004d1e <__swhatbuf_r+0x42>
 8004d00:	466a      	mov	r2, sp
 8004d02:	f000 f8c5 	bl	8004e90 <_fstat_r>
 8004d06:	2800      	cmp	r0, #0
 8004d08:	dbf1      	blt.n	8004cee <__swhatbuf_r+0x12>
 8004d0a:	9a01      	ldr	r2, [sp, #4]
 8004d0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004d10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004d14:	425a      	negs	r2, r3
 8004d16:	415a      	adcs	r2, r3
 8004d18:	602a      	str	r2, [r5, #0]
 8004d1a:	e7ee      	b.n	8004cfa <__swhatbuf_r+0x1e>
 8004d1c:	2340      	movs	r3, #64	; 0x40
 8004d1e:	2000      	movs	r0, #0
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	b016      	add	sp, #88	; 0x58
 8004d24:	bd70      	pop	{r4, r5, r6, pc}
	...

08004d28 <__smakebuf_r>:
 8004d28:	898b      	ldrh	r3, [r1, #12]
 8004d2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004d2c:	079d      	lsls	r5, r3, #30
 8004d2e:	4606      	mov	r6, r0
 8004d30:	460c      	mov	r4, r1
 8004d32:	d507      	bpl.n	8004d44 <__smakebuf_r+0x1c>
 8004d34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	6123      	str	r3, [r4, #16]
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	6163      	str	r3, [r4, #20]
 8004d40:	b002      	add	sp, #8
 8004d42:	bd70      	pop	{r4, r5, r6, pc}
 8004d44:	466a      	mov	r2, sp
 8004d46:	ab01      	add	r3, sp, #4
 8004d48:	f7ff ffc8 	bl	8004cdc <__swhatbuf_r>
 8004d4c:	9900      	ldr	r1, [sp, #0]
 8004d4e:	4605      	mov	r5, r0
 8004d50:	4630      	mov	r0, r6
 8004d52:	f7ff fa5b 	bl	800420c <_malloc_r>
 8004d56:	b948      	cbnz	r0, 8004d6c <__smakebuf_r+0x44>
 8004d58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d5c:	059a      	lsls	r2, r3, #22
 8004d5e:	d4ef      	bmi.n	8004d40 <__smakebuf_r+0x18>
 8004d60:	f023 0303 	bic.w	r3, r3, #3
 8004d64:	f043 0302 	orr.w	r3, r3, #2
 8004d68:	81a3      	strh	r3, [r4, #12]
 8004d6a:	e7e3      	b.n	8004d34 <__smakebuf_r+0xc>
 8004d6c:	4b0d      	ldr	r3, [pc, #52]	; (8004da4 <__smakebuf_r+0x7c>)
 8004d6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004d70:	89a3      	ldrh	r3, [r4, #12]
 8004d72:	6020      	str	r0, [r4, #0]
 8004d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d78:	81a3      	strh	r3, [r4, #12]
 8004d7a:	9b00      	ldr	r3, [sp, #0]
 8004d7c:	6120      	str	r0, [r4, #16]
 8004d7e:	6163      	str	r3, [r4, #20]
 8004d80:	9b01      	ldr	r3, [sp, #4]
 8004d82:	b15b      	cbz	r3, 8004d9c <__smakebuf_r+0x74>
 8004d84:	4630      	mov	r0, r6
 8004d86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d8a:	f000 f893 	bl	8004eb4 <_isatty_r>
 8004d8e:	b128      	cbz	r0, 8004d9c <__smakebuf_r+0x74>
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	f023 0303 	bic.w	r3, r3, #3
 8004d96:	f043 0301 	orr.w	r3, r3, #1
 8004d9a:	81a3      	strh	r3, [r4, #12]
 8004d9c:	89a0      	ldrh	r0, [r4, #12]
 8004d9e:	4305      	orrs	r5, r0
 8004da0:	81a5      	strh	r5, [r4, #12]
 8004da2:	e7cd      	b.n	8004d40 <__smakebuf_r+0x18>
 8004da4:	08004025 	.word	0x08004025

08004da8 <memchr>:
 8004da8:	4603      	mov	r3, r0
 8004daa:	b510      	push	{r4, lr}
 8004dac:	b2c9      	uxtb	r1, r1
 8004dae:	4402      	add	r2, r0
 8004db0:	4293      	cmp	r3, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	d101      	bne.n	8004dba <memchr+0x12>
 8004db6:	2000      	movs	r0, #0
 8004db8:	e003      	b.n	8004dc2 <memchr+0x1a>
 8004dba:	7804      	ldrb	r4, [r0, #0]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	428c      	cmp	r4, r1
 8004dc0:	d1f6      	bne.n	8004db0 <memchr+0x8>
 8004dc2:	bd10      	pop	{r4, pc}

08004dc4 <__malloc_lock>:
 8004dc4:	4801      	ldr	r0, [pc, #4]	; (8004dcc <__malloc_lock+0x8>)
 8004dc6:	f7ff b9ff 	b.w	80041c8 <__retarget_lock_acquire_recursive>
 8004dca:	bf00      	nop
 8004dcc:	2000028c 	.word	0x2000028c

08004dd0 <__malloc_unlock>:
 8004dd0:	4801      	ldr	r0, [pc, #4]	; (8004dd8 <__malloc_unlock+0x8>)
 8004dd2:	f7ff b9fa 	b.w	80041ca <__retarget_lock_release_recursive>
 8004dd6:	bf00      	nop
 8004dd8:	2000028c 	.word	0x2000028c

08004ddc <_free_r>:
 8004ddc:	b538      	push	{r3, r4, r5, lr}
 8004dde:	4605      	mov	r5, r0
 8004de0:	2900      	cmp	r1, #0
 8004de2:	d040      	beq.n	8004e66 <_free_r+0x8a>
 8004de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004de8:	1f0c      	subs	r4, r1, #4
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	bfb8      	it	lt
 8004dee:	18e4      	addlt	r4, r4, r3
 8004df0:	f7ff ffe8 	bl	8004dc4 <__malloc_lock>
 8004df4:	4a1c      	ldr	r2, [pc, #112]	; (8004e68 <_free_r+0x8c>)
 8004df6:	6813      	ldr	r3, [r2, #0]
 8004df8:	b933      	cbnz	r3, 8004e08 <_free_r+0x2c>
 8004dfa:	6063      	str	r3, [r4, #4]
 8004dfc:	6014      	str	r4, [r2, #0]
 8004dfe:	4628      	mov	r0, r5
 8004e00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e04:	f7ff bfe4 	b.w	8004dd0 <__malloc_unlock>
 8004e08:	42a3      	cmp	r3, r4
 8004e0a:	d908      	bls.n	8004e1e <_free_r+0x42>
 8004e0c:	6820      	ldr	r0, [r4, #0]
 8004e0e:	1821      	adds	r1, r4, r0
 8004e10:	428b      	cmp	r3, r1
 8004e12:	bf01      	itttt	eq
 8004e14:	6819      	ldreq	r1, [r3, #0]
 8004e16:	685b      	ldreq	r3, [r3, #4]
 8004e18:	1809      	addeq	r1, r1, r0
 8004e1a:	6021      	streq	r1, [r4, #0]
 8004e1c:	e7ed      	b.n	8004dfa <_free_r+0x1e>
 8004e1e:	461a      	mov	r2, r3
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	b10b      	cbz	r3, 8004e28 <_free_r+0x4c>
 8004e24:	42a3      	cmp	r3, r4
 8004e26:	d9fa      	bls.n	8004e1e <_free_r+0x42>
 8004e28:	6811      	ldr	r1, [r2, #0]
 8004e2a:	1850      	adds	r0, r2, r1
 8004e2c:	42a0      	cmp	r0, r4
 8004e2e:	d10b      	bne.n	8004e48 <_free_r+0x6c>
 8004e30:	6820      	ldr	r0, [r4, #0]
 8004e32:	4401      	add	r1, r0
 8004e34:	1850      	adds	r0, r2, r1
 8004e36:	4283      	cmp	r3, r0
 8004e38:	6011      	str	r1, [r2, #0]
 8004e3a:	d1e0      	bne.n	8004dfe <_free_r+0x22>
 8004e3c:	6818      	ldr	r0, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	4401      	add	r1, r0
 8004e42:	6011      	str	r1, [r2, #0]
 8004e44:	6053      	str	r3, [r2, #4]
 8004e46:	e7da      	b.n	8004dfe <_free_r+0x22>
 8004e48:	d902      	bls.n	8004e50 <_free_r+0x74>
 8004e4a:	230c      	movs	r3, #12
 8004e4c:	602b      	str	r3, [r5, #0]
 8004e4e:	e7d6      	b.n	8004dfe <_free_r+0x22>
 8004e50:	6820      	ldr	r0, [r4, #0]
 8004e52:	1821      	adds	r1, r4, r0
 8004e54:	428b      	cmp	r3, r1
 8004e56:	bf01      	itttt	eq
 8004e58:	6819      	ldreq	r1, [r3, #0]
 8004e5a:	685b      	ldreq	r3, [r3, #4]
 8004e5c:	1809      	addeq	r1, r1, r0
 8004e5e:	6021      	streq	r1, [r4, #0]
 8004e60:	6063      	str	r3, [r4, #4]
 8004e62:	6054      	str	r4, [r2, #4]
 8004e64:	e7cb      	b.n	8004dfe <_free_r+0x22>
 8004e66:	bd38      	pop	{r3, r4, r5, pc}
 8004e68:	20000290 	.word	0x20000290

08004e6c <_read_r>:
 8004e6c:	b538      	push	{r3, r4, r5, lr}
 8004e6e:	4604      	mov	r4, r0
 8004e70:	4608      	mov	r0, r1
 8004e72:	4611      	mov	r1, r2
 8004e74:	2200      	movs	r2, #0
 8004e76:	4d05      	ldr	r5, [pc, #20]	; (8004e8c <_read_r+0x20>)
 8004e78:	602a      	str	r2, [r5, #0]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	f7fc fdd0 	bl	8001a20 <_read>
 8004e80:	1c43      	adds	r3, r0, #1
 8004e82:	d102      	bne.n	8004e8a <_read_r+0x1e>
 8004e84:	682b      	ldr	r3, [r5, #0]
 8004e86:	b103      	cbz	r3, 8004e8a <_read_r+0x1e>
 8004e88:	6023      	str	r3, [r4, #0]
 8004e8a:	bd38      	pop	{r3, r4, r5, pc}
 8004e8c:	20000298 	.word	0x20000298

08004e90 <_fstat_r>:
 8004e90:	b538      	push	{r3, r4, r5, lr}
 8004e92:	2300      	movs	r3, #0
 8004e94:	4d06      	ldr	r5, [pc, #24]	; (8004eb0 <_fstat_r+0x20>)
 8004e96:	4604      	mov	r4, r0
 8004e98:	4608      	mov	r0, r1
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	602b      	str	r3, [r5, #0]
 8004e9e:	f7fc fe03 	bl	8001aa8 <_fstat>
 8004ea2:	1c43      	adds	r3, r0, #1
 8004ea4:	d102      	bne.n	8004eac <_fstat_r+0x1c>
 8004ea6:	682b      	ldr	r3, [r5, #0]
 8004ea8:	b103      	cbz	r3, 8004eac <_fstat_r+0x1c>
 8004eaa:	6023      	str	r3, [r4, #0]
 8004eac:	bd38      	pop	{r3, r4, r5, pc}
 8004eae:	bf00      	nop
 8004eb0:	20000298 	.word	0x20000298

08004eb4 <_isatty_r>:
 8004eb4:	b538      	push	{r3, r4, r5, lr}
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	4d05      	ldr	r5, [pc, #20]	; (8004ed0 <_isatty_r+0x1c>)
 8004eba:	4604      	mov	r4, r0
 8004ebc:	4608      	mov	r0, r1
 8004ebe:	602b      	str	r3, [r5, #0]
 8004ec0:	f7fc fe01 	bl	8001ac6 <_isatty>
 8004ec4:	1c43      	adds	r3, r0, #1
 8004ec6:	d102      	bne.n	8004ece <_isatty_r+0x1a>
 8004ec8:	682b      	ldr	r3, [r5, #0]
 8004eca:	b103      	cbz	r3, 8004ece <_isatty_r+0x1a>
 8004ecc:	6023      	str	r3, [r4, #0]
 8004ece:	bd38      	pop	{r3, r4, r5, pc}
 8004ed0:	20000298 	.word	0x20000298

08004ed4 <_init>:
 8004ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed6:	bf00      	nop
 8004ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eda:	bc08      	pop	{r3}
 8004edc:	469e      	mov	lr, r3
 8004ede:	4770      	bx	lr

08004ee0 <_fini>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	bf00      	nop
 8004ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ee6:	bc08      	pop	{r3}
 8004ee8:	469e      	mov	lr, r3
 8004eea:	4770      	bx	lr
