Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec 11 22:31:01 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.716        0.000                      0                 6544        0.009        0.000                      0                 6544        3.500        0.000                       0                  3249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.716        0.000                      0                 6544        0.009        0.000                      0                 6544        3.500        0.000                       0                  3249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 3.801ns (42.477%)  route 5.147ns (57.523%))
  Logic Levels:           16  (CARRY4=12 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3248, routed)        1.569     5.077    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  main/distance_calc/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.478     5.555 r  main/distance_calc/i_reg[1]/Q
                         net (fo=96, routed)          1.536     7.091    main/distance_calc/i[1]
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.295     7.386 r  main/distance_calc/intermediate_subs_out[7][3]_i_19/O
                         net (fo=1, routed)           0.000     7.386    main/distance_calc/intermediate_subs_out[7][3]_i_19_n_0
    SLICE_X12Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     7.600 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_10/O
                         net (fo=4, routed)           1.293     8.893    main/distance_calc/intermediate_subs_out_reg[7][3]_i_10_n_0
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.297     9.190 r  main/distance_calc/intermediate_subs_out[7][31]_i_55/O
                         net (fo=1, routed)           0.000     9.190    main/distance_calc/intermediate_subs_out[7][31]_i_55_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.723    main/distance_calc/intermediate_subs_out_reg[7][31]_i_40_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.840 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.840    main/distance_calc/intermediate_subs_out_reg[7][31]_i_31_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.957 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.957    main/distance_calc/intermediate_subs_out_reg[7][31]_i_16_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.074 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_10/CO[3]
                         net (fo=31, routed)          1.123    11.197    main/distance_calc/p_0_in
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.150    11.347 r  main/distance_calc/intermediate_subs_out[7][3]_i_4/O
                         net (fo=1, routed)           0.000    11.347    main/distance_calc/p_1_in[1]
    SLICE_X13Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    11.817 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.817    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.931 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.931    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.045 r  main/distance_calc/intermediate_subs_out_reg[7][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.045    main/distance_calc/intermediate_subs_out_reg[7][11]_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  main/distance_calc/intermediate_subs_out_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.159    main/distance_calc/intermediate_subs_out_reg[7][15]_i_1_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.273 r  main/distance_calc/intermediate_subs_out_reg[7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.273    main/distance_calc/intermediate_subs_out_reg[7][19]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.387 r  main/distance_calc/intermediate_subs_out_reg[7][23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.388    main/distance_calc/intermediate_subs_out_reg[7][23]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.502 r  main/distance_calc/intermediate_subs_out_reg[7][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.502    main/distance_calc/intermediate_subs_out_reg[7][27]_i_1_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.831 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_2/O[3]
                         net (fo=8, routed)           1.195    14.026    main/distance_calc/intermediate_subs_out0_in[31]
    SLICE_X0Y56          FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3248, routed)        1.509    14.838    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[2][31]/C
                         clock pessimism              0.179    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.240    14.741    main/distance_calc/intermediate_subs_out_reg[2][31]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 data_in_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            query_in_real_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.445%)  route 0.199ns (58.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3248, routed)        0.567     1.435    clk_100mhz_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  data_in_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  data_in_reg[4][14]/Q
                         net (fo=1, routed)           0.199     1.775    data_in_reg[4][14]
    SLICE_X14Y50         FDRE                                         r  query_in_real_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3248, routed)        0.834     1.948    clk_100mhz_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  query_in_real_reg[4][14]/C
                         clock pessimism             -0.245     1.703    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.063     1.766    query_in_real_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7  main/gmem/ptr_mem/BRAM_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X1Y43  count_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y43  count_in_reg[0]/C



