	component Lab7 is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			hex_1_2_export    : out std_logic_vector(13 downto 0);                    -- export
			hex_3_4_export    : out std_logic_vector(13 downto 0);                    -- export
			hex_5_6_export    : out std_logic_vector(13 downto 0);                    -- export
			leds_export       : out std_logic_vector(9 downto 0);                     -- export
			pushbutton_export : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			rooms_hex2        : out std_logic_vector(6 downto 0);                     -- hex2
			rooms_hex1        : out std_logic_vector(6 downto 0);                     -- hex1
			rooms_hex3        : out std_logic_vector(6 downto 0);                     -- hex3
			rooms_leds_out    : out std_logic;                                        -- leds_out
			sw_sliders_export : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component Lab7;

