$date
	Wed Mar 13 14:46:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DEC_TestBench $end
$var wire 8 ! y [7:0] $end
$var reg 1 " s0 $end
$var reg 1 # s1 $end
$var reg 1 $ s2 $end
$scope module dec $end
$var wire 1 % not_s0 $end
$var wire 1 & not_s1 $end
$var wire 1 ' not_s2 $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var wire 1 $ s2 $end
$var wire 8 ( y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 (
1'
1&
1%
0$
0#
0"
b1 !
$end
#10
0%
b10 !
b10 (
1"
#20
1%
b100 !
b100 (
0&
0"
1#
#30
0%
b1000 !
b1000 (
1"
#40
1%
1&
b10000 !
b10000 (
0'
0"
0#
1$
#50
0%
b100000 !
b100000 (
1"
#60
1%
b1000000 !
b1000000 (
0&
0"
1#
#70
0%
b10000000 !
b10000000 (
1"
#80
