INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/project_1/project_1.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/01_Test/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/project_1/project_1.srcs/sources_1/new/barrelshifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelshifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-2938] 'rs_imm_s' is already implicitly declared on line 46 [E:/VivadoProject/CSON/src/controller.v:56]
WARNING: [VRFC 10-2938] 'SHIFT_OP' is already implicitly declared on line 47 [E:/VivadoProject/CSON/src/controller.v:57]
WARNING: [VRFC 10-2938] 'ALU_OP' is already implicitly declared on line 48 [E:/VivadoProject/CSON/src/controller.v:58]
WARNING: [VRFC 10-2938] 'S' is already implicitly declared on line 49 [E:/VivadoProject/CSON/src/controller.v:59]
WARNING: [VRFC 10-2938] 'rm_imm_s' is already implicitly declared on line 45 [E:/VivadoProject/CSON/src/controller.v:60]
WARNING: [VRFC 10-2938] 'TTCC' is already implicitly declared on line 50 [E:/VivadoProject/CSON/src/controller.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/src/translation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/CSON/01_Test/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
