// Seed: 2581979928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15[-1'd0 :-1]
);
  input logic [7:0] id_15;
  assign module_1.id_9 = 0;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_14 = id_13;
  tri1 id_16 = 1, id_17 = -1'd0 & 1, id_18 = 1 & -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[1|1 : 1'b0],
    id_7
);
  output wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_4,
      id_4,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_2,
      id_3,
      id_5,
      id_5,
      id_6
  );
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_8;
  ;
  wor [!  -1 : -1] id_9 = -1;
endmodule
