
CONDOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b38  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08008e08  08008e08  00009e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008eb0  08008eb0  00009eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008eb8  08008eb8  00009eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008ebc  08008ebc  00009ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000074  24000000  08008ec0  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008b4  24000078  08008f34  0000a078  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2400092c  08008f34  0000a92c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a074  2**0
                  CONTENTS, READONLY
 10 .debug_info   000161ca  00000000  00000000  0000a0a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000282a  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001198  00000000  00000000  00022a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dc1  00000000  00000000  00023c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033d19  00000000  00000000  000249f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001758d  00000000  00000000  0005870a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f5f8  00000000  00000000  0006fc97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bf28f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005250  00000000  00000000  001bf2d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000062  00000000  00000000  001c4524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08008df0 	.word	0x08008df0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	08008df0 	.word	0x08008df0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e0:	f000 fb22 	bl	8000d28 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e4:	f000 fe30 	bl	8001348 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e8:	f000 f816 	bl	8000718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ec:	f000 f946 	bl	800097c <MX_GPIO_Init>
  MX_TIM2_Init();
 80006f0:	f000 f882 	bl	80007f8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80006f4:	f000 f8f6 	bl	80008e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2101      	movs	r1, #1
 80006fc:	201c      	movs	r0, #28
 80006fe:	f000 ff90 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000702:	201c      	movs	r0, #28
 8000704:	f000 ffa7 	bl	8001656 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim2);
 8000708:	4802      	ldr	r0, [pc, #8]	@ (8000714 <main+0x38>)
 800070a:	f004 fd17 	bl	800513c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070e:	bf00      	nop
 8000710:	e7fd      	b.n	800070e <main+0x32>
 8000712:	bf00      	nop
 8000714:	24000094 	.word	0x24000094

08000718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b09c      	sub	sp, #112	@ 0x70
 800071c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000722:	224c      	movs	r2, #76	@ 0x4c
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f007 fd4b 	bl	80081c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	2220      	movs	r2, #32
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f007 fd45 	bl	80081c2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000738:	2002      	movs	r0, #2
 800073a:	f001 ff45 	bl	80025c8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800073e:	2300      	movs	r3, #0
 8000740:	603b      	str	r3, [r7, #0]
 8000742:	4b2c      	ldr	r3, [pc, #176]	@ (80007f4 <SystemClock_Config+0xdc>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800074a:	4a2a      	ldr	r2, [pc, #168]	@ (80007f4 <SystemClock_Config+0xdc>)
 800074c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000750:	6193      	str	r3, [r2, #24]
 8000752:	4b28      	ldr	r3, [pc, #160]	@ (80007f4 <SystemClock_Config+0xdc>)
 8000754:	699b      	ldr	r3, [r3, #24]
 8000756:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800075e:	bf00      	nop
 8000760:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <SystemClock_Config+0xdc>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000768:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800076c:	d1f8      	bne.n	8000760 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800076e:	2302      	movs	r3, #2
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000772:	2301      	movs	r3, #1
 8000774:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000776:	2340      	movs	r3, #64	@ 0x40
 8000778:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077a:	2302      	movs	r3, #2
 800077c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800077e:	2300      	movs	r3, #0
 8000780:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000782:	2304      	movs	r3, #4
 8000784:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000786:	230c      	movs	r3, #12
 8000788:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800078a:	2301      	movs	r3, #1
 800078c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800078e:	2304      	movs	r3, #4
 8000790:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000792:	2302      	movs	r3, #2
 8000794:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000796:	230c      	movs	r3, #12
 8000798:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800079a:	2300      	movs	r3, #0
 800079c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a6:	4618      	mov	r0, r3
 80007a8:	f001 ff48 	bl	800263c <HAL_RCC_OscConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007b2:	f000 fae5 	bl	8000d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	233f      	movs	r3, #63	@ 0x3f
 80007b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2303      	movs	r3, #3
 80007bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007c2:	2308      	movs	r3, #8
 80007c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007c6:	2340      	movs	r3, #64	@ 0x40
 80007c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007ca:	2340      	movs	r3, #64	@ 0x40
 80007cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007d2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007d4:	2340      	movs	r3, #64	@ 0x40
 80007d6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2101      	movs	r1, #1
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 fb07 	bl	8002df0 <HAL_RCC_ClockConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80007e8:	f000 faca 	bl	8000d80 <Error_Handler>
  }
}
 80007ec:	bf00      	nop
 80007ee:	3770      	adds	r7, #112	@ 0x70
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	58024800 	.word	0x58024800

080007f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08e      	sub	sp, #56	@ 0x38
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000818:	463b      	mov	r3, r7
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]
 8000826:	615a      	str	r2, [r3, #20]
 8000828:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800082a:	4b2d      	ldr	r3, [pc, #180]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 800082c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000830:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8000832:	4b2b      	ldr	r3, [pc, #172]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 8000834:	22ef      	movs	r2, #239	@ 0xef
 8000836:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000838:	4b29      	ldr	r3, [pc, #164]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800083e:	4b28      	ldr	r3, [pc, #160]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 8000840:	f04f 32ff 	mov.w	r2, #4294967295
 8000844:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000846:	4b26      	ldr	r3, [pc, #152]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084c:	4b24      	ldr	r3, [pc, #144]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 800084e:	2200      	movs	r2, #0
 8000850:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000852:	4823      	ldr	r0, [pc, #140]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 8000854:	f004 fc1a 	bl	800508c <HAL_TIM_Base_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800085e:	f000 fa8f 	bl	8000d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000862:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000866:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000868:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800086c:	4619      	mov	r1, r3
 800086e:	481c      	ldr	r0, [pc, #112]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 8000870:	f004 ff66 	bl	8005740 <HAL_TIM_ConfigClockSource>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800087a:	f000 fa81 	bl	8000d80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800087e:	4818      	ldr	r0, [pc, #96]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 8000880:	f004 fce2 	bl	8005248 <HAL_TIM_PWM_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800088a:	f000 fa79 	bl	8000d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	4810      	ldr	r0, [pc, #64]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 800089e:	f005 fc8f 	bl	80061c0 <HAL_TIMEx_MasterConfigSynchronization>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80008a8:	f000 fa6a 	bl	8000d80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008ac:	2360      	movs	r3, #96	@ 0x60
 80008ae:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008b0:	2300      	movs	r3, #0
 80008b2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	4619      	mov	r1, r3
 80008c2:	4807      	ldr	r0, [pc, #28]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 80008c4:	f004 fe28 	bl	8005518 <HAL_TIM_PWM_ConfigChannel>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80008ce:	f000 fa57 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80008d2:	4803      	ldr	r0, [pc, #12]	@ (80008e0 <MX_TIM2_Init+0xe8>)
 80008d4:	f000 fa9a 	bl	8000e0c <HAL_TIM_MspPostInit>

}
 80008d8:	bf00      	nop
 80008da:	3738      	adds	r7, #56	@ 0x38
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	24000094 	.word	0x24000094

080008e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <MX_USART1_UART_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800090a:	220c      	movs	r2, #12
 800090c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800092e:	f005 fd01 	bl	8006334 <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 fa22 	bl	8000d80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000940:	f007 fa5e 	bl	8007e00 <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 fa19 	bl	8000d80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000952:	f007 fa93 	bl	8007e7c <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 fa10 	bl	8000d80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000962:	f007 fa14 	bl	8007d8e <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 fa08 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	240000e0 	.word	0x240000e0
 8000978:	40011000 	.word	0x40011000

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b088      	sub	sp, #32
 8000980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000992:	4b37      	ldr	r3, [pc, #220]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000998:	4a35      	ldr	r2, [pc, #212]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 800099a:	f043 0320 	orr.w	r3, r3, #32
 800099e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a2:	4b33      	ldr	r3, [pc, #204]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a8:	f003 0320 	and.w	r3, r3, #32
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b6:	4a2e      	ldr	r2, [pc, #184]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ce:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d4:	4a26      	ldr	r2, [pc, #152]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009d6:	f043 0302 	orr.w	r3, r3, #2
 80009da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009de:	4b24      	ldr	r3, [pc, #144]	@ (8000a70 <MX_GPIO_Init+0xf4>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e4:	f003 0302 	and.w	r3, r3, #2
 80009e8:	603b      	str	r3, [r7, #0]
 80009ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF6 PF7
                           PF8 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009ec:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80009f0:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009f2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f8:	2301      	movs	r3, #1
 80009fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80009fc:	f107 030c 	add.w	r3, r7, #12
 8000a00:	4619      	mov	r1, r3
 8000a02:	481c      	ldr	r0, [pc, #112]	@ (8000a74 <MX_GPIO_Init+0xf8>)
 8000a04:	f001 fc1e 	bl	8002244 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2006      	movs	r0, #6
 8000a0e:	f000 fe08 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a12:	2006      	movs	r0, #6
 8000a14:	f000 fe1f 	bl	8001656 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2007      	movs	r0, #7
 8000a1e:	f000 fe00 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000a22:	2007      	movs	r0, #7
 8000a24:	f000 fe17 	bl	8001656 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	2008      	movs	r0, #8
 8000a2e:	f000 fdf8 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000a32:	2008      	movs	r0, #8
 8000a34:	f000 fe0f 	bl	8001656 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	2009      	movs	r0, #9
 8000a3e:	f000 fdf0 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000a42:	2009      	movs	r0, #9
 8000a44:	f000 fe07 	bl	8001656 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	200a      	movs	r0, #10
 8000a4e:	f000 fde8 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000a52:	200a      	movs	r0, #10
 8000a54:	f000 fdff 	bl	8001656 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	2017      	movs	r0, #23
 8000a5e:	f000 fde0 	bl	8001622 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a62:	2017      	movs	r0, #23
 8000a64:	f000 fdf7 	bl	8001656 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a68:	bf00      	nop
 8000a6a:	3720      	adds	r7, #32
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	58024400 	.word	0x58024400
 8000a74:	58021400 	.word	0x58021400

08000a78 <get_channel_id>:
// Último evento
volatile Event last_event = {0, 0};

// Asignación de canal según pin
uint8_t get_channel_id(uint16_t GPIO_Pin)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin)
 8000a82:	88fb      	ldrh	r3, [r7, #6]
 8000a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a88:	d06b      	beq.n	8000b62 <get_channel_id+0xea>
 8000a8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a8e:	dc6a      	bgt.n	8000b66 <get_channel_id+0xee>
 8000a90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a94:	d063      	beq.n	8000b5e <get_channel_id+0xe6>
 8000a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a9a:	dc64      	bgt.n	8000b66 <get_channel_id+0xee>
 8000a9c:	2b80      	cmp	r3, #128	@ 0x80
 8000a9e:	d05c      	beq.n	8000b5a <get_channel_id+0xe2>
 8000aa0:	2b80      	cmp	r3, #128	@ 0x80
 8000aa2:	dc60      	bgt.n	8000b66 <get_channel_id+0xee>
 8000aa4:	2b20      	cmp	r3, #32
 8000aa6:	dc47      	bgt.n	8000b38 <get_channel_id+0xc0>
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	dd5c      	ble.n	8000b66 <get_channel_id+0xee>
 8000aac:	3b01      	subs	r3, #1
 8000aae:	2b1f      	cmp	r3, #31
 8000ab0:	d859      	bhi.n	8000b66 <get_channel_id+0xee>
 8000ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ab8 <get_channel_id+0x40>)
 8000ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab8:	08000b3f 	.word	0x08000b3f
 8000abc:	08000b43 	.word	0x08000b43
 8000ac0:	08000b67 	.word	0x08000b67
 8000ac4:	08000b47 	.word	0x08000b47
 8000ac8:	08000b67 	.word	0x08000b67
 8000acc:	08000b67 	.word	0x08000b67
 8000ad0:	08000b67 	.word	0x08000b67
 8000ad4:	08000b4b 	.word	0x08000b4b
 8000ad8:	08000b67 	.word	0x08000b67
 8000adc:	08000b67 	.word	0x08000b67
 8000ae0:	08000b67 	.word	0x08000b67
 8000ae4:	08000b67 	.word	0x08000b67
 8000ae8:	08000b67 	.word	0x08000b67
 8000aec:	08000b67 	.word	0x08000b67
 8000af0:	08000b67 	.word	0x08000b67
 8000af4:	08000b4f 	.word	0x08000b4f
 8000af8:	08000b67 	.word	0x08000b67
 8000afc:	08000b67 	.word	0x08000b67
 8000b00:	08000b67 	.word	0x08000b67
 8000b04:	08000b67 	.word	0x08000b67
 8000b08:	08000b67 	.word	0x08000b67
 8000b0c:	08000b67 	.word	0x08000b67
 8000b10:	08000b67 	.word	0x08000b67
 8000b14:	08000b67 	.word	0x08000b67
 8000b18:	08000b67 	.word	0x08000b67
 8000b1c:	08000b67 	.word	0x08000b67
 8000b20:	08000b67 	.word	0x08000b67
 8000b24:	08000b67 	.word	0x08000b67
 8000b28:	08000b67 	.word	0x08000b67
 8000b2c:	08000b67 	.word	0x08000b67
 8000b30:	08000b67 	.word	0x08000b67
 8000b34:	08000b53 	.word	0x08000b53
 8000b38:	2b40      	cmp	r3, #64	@ 0x40
 8000b3a:	d00c      	beq.n	8000b56 <get_channel_id+0xde>
 8000b3c:	e013      	b.n	8000b66 <get_channel_id+0xee>
    {
        case GPIO_PIN_0: return 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e012      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_1: return 2;
 8000b42:	2302      	movs	r3, #2
 8000b44:	e010      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_2: return 3;
 8000b46:	2303      	movs	r3, #3
 8000b48:	e00e      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_3: return 4;
 8000b4a:	2304      	movs	r3, #4
 8000b4c:	e00c      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_4: return 5;
 8000b4e:	2305      	movs	r3, #5
 8000b50:	e00a      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_5: return 6;
 8000b52:	2306      	movs	r3, #6
 8000b54:	e008      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_6: return 7;
 8000b56:	2307      	movs	r3, #7
 8000b58:	e006      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_7: return 8;
 8000b5a:	2308      	movs	r3, #8
 8000b5c:	e004      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_8: return 9;
 8000b5e:	2309      	movs	r3, #9
 8000b60:	e002      	b.n	8000b68 <get_channel_id+0xf0>
        case GPIO_PIN_9: return 10;
 8000b62:	230a      	movs	r3, #10
 8000b64:	e000      	b.n	8000b68 <get_channel_id+0xf0>
        default: return 0;
 8000b66:	2300      	movs	r3, #0
    }
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <micros64>:

// Función de timestamp extendido (64 bits)
uint64_t micros64(void)
{
 8000b74:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000b78:	b085      	sub	sp, #20
 8000b7a:	af00      	add	r7, sp, #0
    uint32_t low = __HAL_TIM_GET_COUNTER(&htim2);
 8000b7c:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <micros64+0x70>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b82:	60fb      	str	r3, [r7, #12]
    uint64_t high = timer_high;
 8000b84:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <micros64+0x74>)
 8000b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b8a:	e9c7 2300 	strd	r2, r3, [r7]

    if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE)) // Si hubo overflow
 8000b8e:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <micros64+0x70>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	691b      	ldr	r3, [r3, #16]
 8000b94:	f003 0301 	and.w	r3, r3, #1
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d10a      	bne.n	8000bb2 <micros64+0x3e>
    {
        high++;
 8000b9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ba0:	1c54      	adds	r4, r2, #1
 8000ba2:	f143 0500 	adc.w	r5, r3, #0
 8000ba6:	e9c7 4500 	strd	r4, r5, [r7]
        low = __HAL_TIM_GET_COUNTER(&htim2);
 8000baa:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <micros64+0x70>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bb0:	60fb      	str	r3, [r7, #12]
    }
    return (high << 32) | low;
 8000bb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8000bb6:	f04f 0200 	mov.w	r2, #0
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	0023      	movs	r3, r4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	68fc      	ldr	r4, [r7, #12]
 8000bc4:	2500      	movs	r5, #0
 8000bc6:	4620      	mov	r0, r4
 8000bc8:	4629      	mov	r1, r5
 8000bca:	ea42 0800 	orr.w	r8, r2, r0
 8000bce:	ea43 0901 	orr.w	r9, r3, r1
 8000bd2:	4642      	mov	r2, r8
 8000bd4:	464b      	mov	r3, r9
}
 8000bd6:	4610      	mov	r0, r2
 8000bd8:	4619      	mov	r1, r3
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000be2:	4770      	bx	lr
 8000be4:	24000094 	.word	0x24000094
 8000be8:	240007c0 	.word	0x240007c0

08000bec <HAL_TIM_PeriodElapsedCallback>:

// Callback de overflow de TIM2
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bec:	b4b0      	push	{r4, r5, r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bfc:	d108      	bne.n	8000c10 <HAL_TIM_PeriodElapsedCallback+0x24>
        timer_high++;
 8000bfe:	4b07      	ldr	r3, [pc, #28]	@ (8000c1c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c04:	1c54      	adds	r4, r2, #1
 8000c06:	f143 0500 	adc.w	r5, r3, #0
 8000c0a:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000c0c:	e9c3 4500 	strd	r4, r5, [r3]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bcb0      	pop	{r4, r5, r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	240007c0 	.word	0x240007c0

08000c20 <HAL_GPIO_EXTI_Callback>:

// Callback de interrupciones GPIO
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c20:	b5b0      	push	{r4, r5, r7, lr}
 8000c22:	b08a      	sub	sp, #40	@ 0x28
 8000c24:	af02      	add	r7, sp, #8
 8000c26:	4603      	mov	r3, r0
 8000c28:	80fb      	strh	r3, [r7, #6]
    uint64_t now = micros64();
 8000c2a:	f7ff ffa3 	bl	8000b74 <micros64>
 8000c2e:	e9c7 0106 	strd	r0, r1, [r7, #24]
    uint8_t channel = get_channel_id(GPIO_Pin);
 8000c32:	88fb      	ldrh	r3, [r7, #6]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff1f 	bl	8000a78 <get_channel_id>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	75fb      	strb	r3, [r7, #23]
    /* Probar hacer la Asignación de canal dentro de la funcion */

    // Guardar evento en buffer circular
    event_buffer[event_index].channel_id = channel;
 8000c3e:	4b34      	ldr	r3, [pc, #208]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a34      	ldr	r2, [pc, #208]	@ (8000d14 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000c44:	011b      	lsls	r3, r3, #4
 8000c46:	4413      	add	r3, r2
 8000c48:	7dfa      	ldrb	r2, [r7, #23]
 8000c4a:	701a      	strb	r2, [r3, #0]
    event_buffer[event_index].timestamp_us = now;
 8000c4c:	4b30      	ldr	r3, [pc, #192]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a30      	ldr	r2, [pc, #192]	@ (8000d14 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000c52:	011b      	lsls	r3, r3, #4
 8000c54:	4413      	add	r3, r2
 8000c56:	f103 0108 	add.w	r1, r3, #8
 8000c5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000c5e:	e9c1 2300 	strd	r2, r3, [r1]
    event_index++;
 8000c62:	4b2b      	ldr	r3, [pc, #172]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3301      	adds	r3, #1
 8000c68:	4a29      	ldr	r2, [pc, #164]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c6a:	6013      	str	r3, [r2, #0]
    if (event_index >= MAX_EVENTS)
 8000c6c:	4b28      	ldr	r3, [pc, #160]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b63      	cmp	r3, #99	@ 0x63
 8000c72:	d902      	bls.n	8000c7a <HAL_GPIO_EXTI_Callback+0x5a>
        event_index = 0;
 8000c74:	4b26      	ldr	r3, [pc, #152]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]

    // Calcular diferencia de tiempo con el evento anterior
    uint64_t delta = (now > last_event.timestamp_us)
 8000c7a:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000c7c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
                     ? (now - last_event.timestamp_us)
                     : (last_event.timestamp_us - now);
 8000c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000c84:	4290      	cmp	r0, r2
 8000c86:	eb71 0303 	sbcs.w	r3, r1, r3
 8000c8a:	d208      	bcs.n	8000c9e <HAL_GPIO_EXTI_Callback+0x7e>
                     ? (now - last_event.timestamp_us)
 8000c8c:	4b22      	ldr	r3, [pc, #136]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000c8e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
                     : (last_event.timestamp_us - now);
 8000c92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000c96:	1a84      	subs	r4, r0, r2
 8000c98:	eb61 0503 	sbc.w	r5, r1, r3
 8000c9c:	e007      	b.n	8000cae <HAL_GPIO_EXTI_Callback+0x8e>
 8000c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000ca0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000ca4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0503 	sbc.w	r5, r1, r3
    uint64_t delta = (now > last_event.timestamp_us)
 8000cae:	e9c7 4502 	strd	r4, r5, [r7, #8]

    // Quitar coincidencia (No es necesaria)
    if (last_event.channel_id != 0 && delta <= coincidence_window_us)
 8000cb2:	4b19      	ldr	r3, [pc, #100]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d017      	beq.n	8000cec <HAL_GPIO_EXTI_Callback+0xcc>
 8000cbc:	4b17      	ldr	r3, [pc, #92]	@ (8000d1c <HAL_GPIO_EXTI_Callback+0xfc>)
 8000cbe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000cc2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cc6:	4290      	cmp	r0, r2
 8000cc8:	eb71 0303 	sbcs.w	r3, r1, r3
 8000ccc:	d30e      	bcc.n	8000cec <HAL_GPIO_EXTI_Callback+0xcc>
    {
        // Coincidencia detectada
        printf("C: CH%u & CH%u (delta_t=%llu us)\r\n",
               last_event.channel_id, channel, delta);
 8000cce:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	b2db      	uxtb	r3, r3
        printf("C: CH%u & CH%u (delta_t=%llu us)\r\n",
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	7df9      	ldrb	r1, [r7, #23]
 8000cd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000cdc:	e9cd 2300 	strd	r2, r3, [sp]
 8000ce0:	460a      	mov	r2, r1
 8000ce2:	4601      	mov	r1, r0
 8000ce4:	480e      	ldr	r0, [pc, #56]	@ (8000d20 <HAL_GPIO_EXTI_Callback+0x100>)
 8000ce6:	f007 fa17 	bl	8008118 <iprintf>
    {
 8000cea:	e005      	b.n	8000cf8 <HAL_GPIO_EXTI_Callback+0xd8>
    }
    else
    {
        // Evento normal
        printf("D: CH%u (t=%llu us)\r\n", channel, now);
 8000cec:	7df9      	ldrb	r1, [r7, #23]
 8000cee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000cf2:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <HAL_GPIO_EXTI_Callback+0x104>)
 8000cf4:	f007 fa10 	bl	8008118 <iprintf>
    }

    // Actualizar último evento
    last_event.channel_id = channel;
 8000cf8:	4a07      	ldr	r2, [pc, #28]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000cfa:	7dfb      	ldrb	r3, [r7, #23]
 8000cfc:	7013      	strb	r3, [r2, #0]
    last_event.timestamp_us = now;
 8000cfe:	4906      	ldr	r1, [pc, #24]	@ (8000d18 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000d00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d04:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8000d08:	bf00      	nop
 8000d0a:	3720      	adds	r7, #32
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8000d10:	240007b8 	.word	0x240007b8
 8000d14:	24000178 	.word	0x24000178
 8000d18:	240007c8 	.word	0x240007c8
 8000d1c:	24000000 	.word	0x24000000
 8000d20:	08008e08 	.word	0x08008e08
 8000d24:	08008e2c 	.word	0x08008e2c

08000d28 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d2e:	463b      	mov	r3, r7
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d3a:	f000 fca7 	bl	800168c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d4a:	231f      	movs	r3, #31
 8000d4c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d4e:	2387      	movs	r3, #135	@ 0x87
 8000d50:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d56:	2300      	movs	r3, #0
 8000d58:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d66:	2300      	movs	r3, #0
 8000d68:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 fcc5 	bl	80016fc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d72:	2004      	movs	r0, #4
 8000d74:	f000 fca2 	bl	80016bc <HAL_MPU_Enable>

}
 8000d78:	bf00      	nop
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <Error_Handler+0x8>

08000d8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	4b0a      	ldr	r3, [pc, #40]	@ (8000dbc <HAL_MspInit+0x30>)
 8000d94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d98:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_MspInit+0x30>)
 8000d9a:	f043 0302 	orr.w	r3, r3, #2
 8000d9e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <HAL_MspInit+0x30>)
 8000da4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	607b      	str	r3, [r7, #4]
 8000dae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	58024400 	.word	0x58024400

08000dc0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000dd0:	d116      	bne.n	8000e00 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <HAL_TIM_Base_MspInit+0x48>)
 8000dd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8000e08 <HAL_TIM_Base_MspInit+0x48>)
 8000dda:	f043 0301 	orr.w	r3, r3, #1
 8000dde:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000de2:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <HAL_TIM_Base_MspInit+0x48>)
 8000de4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000df0:	2200      	movs	r2, #0
 8000df2:	2100      	movs	r1, #0
 8000df4:	201c      	movs	r0, #28
 8000df6:	f000 fc14 	bl	8001622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000dfa:	201c      	movs	r0, #28
 8000dfc:	f000 fc2b 	bl	8001656 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000e00:	bf00      	nop
 8000e02:	3710      	adds	r7, #16
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	58024400 	.word	0x58024400

08000e0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b088      	sub	sp, #32
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e2c:	d11e      	bne.n	8000e6c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <HAL_TIM_MspPostInit+0x68>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	4a0f      	ldr	r2, [pc, #60]	@ (8000e74 <HAL_TIM_MspPostInit+0x68>)
 8000e36:	f043 0301 	orr.w	r3, r3, #1
 8000e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <HAL_TIM_MspPostInit+0x68>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	f003 0301 	and.w	r3, r3, #1
 8000e48:	60bb      	str	r3, [r7, #8]
 8000e4a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e60:	f107 030c 	add.w	r3, r7, #12
 8000e64:	4619      	mov	r1, r3
 8000e66:	4804      	ldr	r0, [pc, #16]	@ (8000e78 <HAL_TIM_MspPostInit+0x6c>)
 8000e68:	f001 f9ec 	bl	8002244 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000e6c:	bf00      	nop
 8000e6e:	3720      	adds	r7, #32
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	58024400 	.word	0x58024400
 8000e78:	58020000 	.word	0x58020000

08000e7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b0b8      	sub	sp, #224	@ 0xe0
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e94:	f107 0310 	add.w	r3, r7, #16
 8000e98:	22b8      	movs	r2, #184	@ 0xb8
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f007 f990 	bl	80081c2 <memset>
  if(huart->Instance==USART1)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a2b      	ldr	r2, [pc, #172]	@ (8000f54 <HAL_UART_MspInit+0xd8>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d14e      	bne.n	8000f4a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000eac:	f04f 0201 	mov.w	r2, #1
 8000eb0:	f04f 0300 	mov.w	r3, #0
 8000eb4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f002 fb20 	bl	8003508 <HAL_RCCEx_PeriphCLKConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000ece:	f7ff ff57 	bl	8000d80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ed2:	4b21      	ldr	r3, [pc, #132]	@ (8000f58 <HAL_UART_MspInit+0xdc>)
 8000ed4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ed8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f58 <HAL_UART_MspInit+0xdc>)
 8000eda:	f043 0310 	orr.w	r3, r3, #16
 8000ede:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f58 <HAL_UART_MspInit+0xdc>)
 8000ee4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ee8:	f003 0310 	and.w	r3, r3, #16
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef0:	4b19      	ldr	r3, [pc, #100]	@ (8000f58 <HAL_UART_MspInit+0xdc>)
 8000ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef6:	4a18      	ldr	r2, [pc, #96]	@ (8000f58 <HAL_UART_MspInit+0xdc>)
 8000ef8:	f043 0302 	orr.w	r3, r3, #2
 8000efc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f00:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <HAL_UART_MspInit+0xdc>)
 8000f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	60bb      	str	r3, [r7, #8]
 8000f0c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000f0e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f12:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f16:	2302      	movs	r3, #2
 8000f18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f28:	2304      	movs	r3, #4
 8000f2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000f32:	4619      	mov	r1, r3
 8000f34:	4809      	ldr	r0, [pc, #36]	@ (8000f5c <HAL_UART_MspInit+0xe0>)
 8000f36:	f001 f985 	bl	8002244 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	2025      	movs	r0, #37	@ 0x25
 8000f40:	f000 fb6f 	bl	8001622 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f44:	2025      	movs	r0, #37	@ 0x25
 8000f46:	f000 fb86 	bl	8001656 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000f4a:	bf00      	nop
 8000f4c:	37e0      	adds	r7, #224	@ 0xe0
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40011000 	.word	0x40011000
 8000f58:	58024400 	.word	0x58024400
 8000f5c:	58020400 	.word	0x58020400

08000f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <NMI_Handler+0x4>

08000f68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <HardFault_Handler+0x4>

08000f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <MemManage_Handler+0x4>

08000f78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <BusFault_Handler+0x4>

08000f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <UsageFault_Handler+0x4>

08000f88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb6:	f000 fa39 	bl	800142c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f001 fae6 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000fd0:	2002      	movs	r0, #2
 8000fd2:	f001 fadf 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000fde:	2004      	movs	r0, #4
 8000fe0:	f001 fad8 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000fec:	2008      	movs	r0, #8
 8000fee:	f001 fad1 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000ffa:	2010      	movs	r0, #16
 8000ffc:	f001 faca 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001008:	2020      	movs	r0, #32
 800100a:	f001 fac3 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800100e:	2040      	movs	r0, #64	@ 0x40
 8001010:	f001 fac0 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001014:	2080      	movs	r0, #128	@ 0x80
 8001016:	f001 fabd 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800101a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800101e:	f001 fab9 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001022:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001026:	f001 fab5 	bl	8002594 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001034:	4802      	ldr	r0, [pc, #8]	@ (8001040 <TIM2_IRQHandler+0x10>)
 8001036:	f004 f968 	bl	800530a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	24000094 	.word	0x24000094

08001044 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001048:	4802      	ldr	r0, [pc, #8]	@ (8001054 <USART1_IRQHandler+0x10>)
 800104a:	f005 f9c3 	bl	80063d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	240000e0 	.word	0x240000e0

08001058 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	e00a      	b.n	8001080 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800106a:	f3af 8000 	nop.w
 800106e:	4601      	mov	r1, r0
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	60ba      	str	r2, [r7, #8]
 8001076:	b2ca      	uxtb	r2, r1
 8001078:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	3301      	adds	r3, #1
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	697a      	ldr	r2, [r7, #20]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	429a      	cmp	r2, r3
 8001086:	dbf0      	blt.n	800106a <_read+0x12>
  }

  return len;
 8001088:	687b      	ldr	r3, [r7, #4]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	60f8      	str	r0, [r7, #12]
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	e009      	b.n	80010b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	1c5a      	adds	r2, r3, #1
 80010a8:	60ba      	str	r2, [r7, #8]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	3301      	adds	r3, #1
 80010b6:	617b      	str	r3, [r7, #20]
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	429a      	cmp	r2, r3
 80010be:	dbf1      	blt.n	80010a4 <_write+0x12>
  }
  return len;
 80010c0:	687b      	ldr	r3, [r7, #4]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <_close>:

int _close(int file)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b083      	sub	sp, #12
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010f2:	605a      	str	r2, [r3, #4]
  return 0;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <_isatty>:

int _isatty(int file)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800110a:	2301      	movs	r3, #1
}
 800110c:	4618      	mov	r0, r3
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
	...

08001134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800113c:	4a14      	ldr	r2, [pc, #80]	@ (8001190 <_sbrk+0x5c>)
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <_sbrk+0x60>)
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <_sbrk+0x64>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d102      	bne.n	8001156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001150:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <_sbrk+0x64>)
 8001152:	4a12      	ldr	r2, [pc, #72]	@ (800119c <_sbrk+0x68>)
 8001154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <_sbrk+0x64>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	429a      	cmp	r2, r3
 8001162:	d207      	bcs.n	8001174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001164:	f007 f87c 	bl	8008260 <__errno>
 8001168:	4603      	mov	r3, r0
 800116a:	220c      	movs	r2, #12
 800116c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	e009      	b.n	8001188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117a:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <_sbrk+0x64>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	4a05      	ldr	r2, [pc, #20]	@ (8001198 <_sbrk+0x64>)
 8001184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001186:	68fb      	ldr	r3, [r7, #12]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	24050000 	.word	0x24050000
 8001194:	00000400 	.word	0x00000400
 8001198:	240007d8 	.word	0x240007d8
 800119c:	24000930 	.word	0x24000930

080011a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011a4:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <SystemInit+0x100>)
 80011a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011aa:	4a3d      	ldr	r2, [pc, #244]	@ (80012a0 <SystemInit+0x100>)
 80011ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011b4:	4b3b      	ldr	r3, [pc, #236]	@ (80012a4 <SystemInit+0x104>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	2b06      	cmp	r3, #6
 80011be:	d807      	bhi.n	80011d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011c0:	4b38      	ldr	r3, [pc, #224]	@ (80012a4 <SystemInit+0x104>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f023 030f 	bic.w	r3, r3, #15
 80011c8:	4a36      	ldr	r2, [pc, #216]	@ (80012a4 <SystemInit+0x104>)
 80011ca:	f043 0307 	orr.w	r3, r3, #7
 80011ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011d0:	4b35      	ldr	r3, [pc, #212]	@ (80012a8 <SystemInit+0x108>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a34      	ldr	r2, [pc, #208]	@ (80012a8 <SystemInit+0x108>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011dc:	4b32      	ldr	r3, [pc, #200]	@ (80012a8 <SystemInit+0x108>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011e2:	4b31      	ldr	r3, [pc, #196]	@ (80012a8 <SystemInit+0x108>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	4930      	ldr	r1, [pc, #192]	@ (80012a8 <SystemInit+0x108>)
 80011e8:	4b30      	ldr	r3, [pc, #192]	@ (80012ac <SystemInit+0x10c>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ee:	4b2d      	ldr	r3, [pc, #180]	@ (80012a4 <SystemInit+0x104>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d007      	beq.n	800120a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011fa:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <SystemInit+0x104>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f023 030f 	bic.w	r3, r3, #15
 8001202:	4a28      	ldr	r2, [pc, #160]	@ (80012a4 <SystemInit+0x104>)
 8001204:	f043 0307 	orr.w	r3, r3, #7
 8001208:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800120a:	4b27      	ldr	r3, [pc, #156]	@ (80012a8 <SystemInit+0x108>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001210:	4b25      	ldr	r3, [pc, #148]	@ (80012a8 <SystemInit+0x108>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001216:	4b24      	ldr	r3, [pc, #144]	@ (80012a8 <SystemInit+0x108>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <SystemInit+0x108>)
 800121e:	4a24      	ldr	r2, [pc, #144]	@ (80012b0 <SystemInit+0x110>)
 8001220:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001222:	4b21      	ldr	r3, [pc, #132]	@ (80012a8 <SystemInit+0x108>)
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <SystemInit+0x114>)
 8001226:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001228:	4b1f      	ldr	r3, [pc, #124]	@ (80012a8 <SystemInit+0x108>)
 800122a:	4a23      	ldr	r2, [pc, #140]	@ (80012b8 <SystemInit+0x118>)
 800122c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800122e:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <SystemInit+0x108>)
 8001230:	2200      	movs	r2, #0
 8001232:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001234:	4b1c      	ldr	r3, [pc, #112]	@ (80012a8 <SystemInit+0x108>)
 8001236:	4a20      	ldr	r2, [pc, #128]	@ (80012b8 <SystemInit+0x118>)
 8001238:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800123a:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <SystemInit+0x108>)
 800123c:	2200      	movs	r2, #0
 800123e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001240:	4b19      	ldr	r3, [pc, #100]	@ (80012a8 <SystemInit+0x108>)
 8001242:	4a1d      	ldr	r2, [pc, #116]	@ (80012b8 <SystemInit+0x118>)
 8001244:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001246:	4b18      	ldr	r3, [pc, #96]	@ (80012a8 <SystemInit+0x108>)
 8001248:	2200      	movs	r2, #0
 800124a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800124c:	4b16      	ldr	r3, [pc, #88]	@ (80012a8 <SystemInit+0x108>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a15      	ldr	r2, [pc, #84]	@ (80012a8 <SystemInit+0x108>)
 8001252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001256:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <SystemInit+0x108>)
 800125a:	2200      	movs	r2, #0
 800125c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800125e:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <SystemInit+0x108>)
 8001260:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001264:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d113      	bne.n	8001294 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800126c:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <SystemInit+0x108>)
 800126e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001272:	4a0d      	ldr	r2, [pc, #52]	@ (80012a8 <SystemInit+0x108>)
 8001274:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001278:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <SystemInit+0x11c>)
 800127e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001282:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001284:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <SystemInit+0x108>)
 8001286:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800128a:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <SystemInit+0x108>)
 800128c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001290:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00
 80012a4:	52002000 	.word	0x52002000
 80012a8:	58024400 	.word	0x58024400
 80012ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80012b0:	02020200 	.word	0x02020200
 80012b4:	01ff0000 	.word	0x01ff0000
 80012b8:	01010280 	.word	0x01010280
 80012bc:	52004000 	.word	0x52004000

080012c0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <ExitRun0Mode+0x2c>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <ExitRun0Mode+0x2c>)
 80012ca:	f043 0302 	orr.w	r3, r3, #2
 80012ce:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80012d0:	bf00      	nop
 80012d2:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <ExitRun0Mode+0x2c>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d0f9      	beq.n	80012d2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80012de:	bf00      	nop
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	58024800 	.word	0x58024800

080012f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012f0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800132c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80012f4:	f7ff ffe4 	bl	80012c0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012f8:	f7ff ff52 	bl	80011a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	@ (8001334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	@ (8001340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001322:	f006 ffa3 	bl	800826c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001326:	f7ff f9d9 	bl	80006dc <main>
  bx  lr
 800132a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800132c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001330:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001334:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001338:	08008ec0 	.word	0x08008ec0
  ldr r2, =_sbss
 800133c:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001340:	2400092c 	.word	0x2400092c

08001344 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC3_IRQHandler>
	...

08001348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800134e:	2003      	movs	r0, #3
 8001350:	f000 f95c 	bl	800160c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001354:	f001 ff02 	bl	800315c <HAL_RCC_GetSysClockFreq>
 8001358:	4602      	mov	r2, r0
 800135a:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <HAL_Init+0x68>)
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	f003 030f 	and.w	r3, r3, #15
 8001364:	4913      	ldr	r1, [pc, #76]	@ (80013b4 <HAL_Init+0x6c>)
 8001366:	5ccb      	ldrb	r3, [r1, r3]
 8001368:	f003 031f 	and.w	r3, r3, #31
 800136c:	fa22 f303 	lsr.w	r3, r2, r3
 8001370:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001372:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <HAL_Init+0x68>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <HAL_Init+0x6c>)
 800137c:	5cd3      	ldrb	r3, [r2, r3]
 800137e:	f003 031f 	and.w	r3, r3, #31
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	fa22 f303 	lsr.w	r3, r2, r3
 8001388:	4a0b      	ldr	r2, [pc, #44]	@ (80013b8 <HAL_Init+0x70>)
 800138a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800138c:	4a0b      	ldr	r2, [pc, #44]	@ (80013bc <HAL_Init+0x74>)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001392:	2000      	movs	r0, #0
 8001394:	f000 f814 	bl	80013c0 <HAL_InitTick>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e002      	b.n	80013a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013a2:	f7ff fcf3 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	58024400 	.word	0x58024400
 80013b4:	08008e44 	.word	0x08008e44
 80013b8:	2400000c 	.word	0x2400000c
 80013bc:	24000008 	.word	0x24000008

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013c8:	4b15      	ldr	r3, [pc, #84]	@ (8001420 <HAL_InitTick+0x60>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e021      	b.n	8001418 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013d4:	4b13      	ldr	r3, [pc, #76]	@ (8001424 <HAL_InitTick+0x64>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <HAL_InitTick+0x60>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	4619      	mov	r1, r3
 80013de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f941 	bl	8001672 <HAL_SYSTICK_Config>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e00e      	b.n	8001418 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b0f      	cmp	r3, #15
 80013fe:	d80a      	bhi.n	8001416 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001400:	2200      	movs	r2, #0
 8001402:	6879      	ldr	r1, [r7, #4]
 8001404:	f04f 30ff 	mov.w	r0, #4294967295
 8001408:	f000 f90b 	bl	8001622 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800140c:	4a06      	ldr	r2, [pc, #24]	@ (8001428 <HAL_InitTick+0x68>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001412:	2300      	movs	r3, #0
 8001414:	e000      	b.n	8001418 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	24000014 	.word	0x24000014
 8001424:	24000008 	.word	0x24000008
 8001428:	24000010 	.word	0x24000010

0800142c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_IncTick+0x20>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	461a      	mov	r2, r3
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <HAL_IncTick+0x24>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4413      	add	r3, r2
 800143c:	4a04      	ldr	r2, [pc, #16]	@ (8001450 <HAL_IncTick+0x24>)
 800143e:	6013      	str	r3, [r2, #0]
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	24000014 	.word	0x24000014
 8001450:	240007dc 	.word	0x240007dc

08001454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  return uwTick;
 8001458:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <HAL_GetTick+0x14>)
 800145a:	681b      	ldr	r3, [r3, #0]
}
 800145c:	4618      	mov	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	240007dc 	.word	0x240007dc

0800146c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800147c:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <__NVIC_SetPriorityGrouping+0x40>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001488:	4013      	ands	r3, r2
 800148a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <__NVIC_SetPriorityGrouping+0x44>)
 8001496:	4313      	orrs	r3, r2
 8001498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149a:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <__NVIC_SetPriorityGrouping+0x40>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	60d3      	str	r3, [r2, #12]
}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000ed00 	.word	0xe000ed00
 80014b0:	05fa0000 	.word	0x05fa0000

080014b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b8:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <__NVIC_GetPriorityGrouping+0x18>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	0a1b      	lsrs	r3, r3, #8
 80014be:	f003 0307 	and.w	r3, r3, #7
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	db0b      	blt.n	80014fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e2:	88fb      	ldrh	r3, [r7, #6]
 80014e4:	f003 021f 	and.w	r2, r3, #31
 80014e8:	4907      	ldr	r1, [pc, #28]	@ (8001508 <__NVIC_EnableIRQ+0x38>)
 80014ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014ee:	095b      	lsrs	r3, r3, #5
 80014f0:	2001      	movs	r0, #1
 80014f2:	fa00 f202 	lsl.w	r2, r0, r2
 80014f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	e000e100 	.word	0xe000e100

0800150c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001518:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800151c:	2b00      	cmp	r3, #0
 800151e:	db0a      	blt.n	8001536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	b2da      	uxtb	r2, r3
 8001524:	490c      	ldr	r1, [pc, #48]	@ (8001558 <__NVIC_SetPriority+0x4c>)
 8001526:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800152a:	0112      	lsls	r2, r2, #4
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	440b      	add	r3, r1
 8001530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001534:	e00a      	b.n	800154c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4908      	ldr	r1, [pc, #32]	@ (800155c <__NVIC_SetPriority+0x50>)
 800153c:	88fb      	ldrh	r3, [r7, #6]
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	3b04      	subs	r3, #4
 8001544:	0112      	lsls	r2, r2, #4
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	440b      	add	r3, r1
 800154a:	761a      	strb	r2, [r3, #24]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000e100 	.word	0xe000e100
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001560:	b480      	push	{r7}
 8001562:	b089      	sub	sp, #36	@ 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f003 0307 	and.w	r3, r3, #7
 8001572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f1c3 0307 	rsb	r3, r3, #7
 800157a:	2b04      	cmp	r3, #4
 800157c:	bf28      	it	cs
 800157e:	2304      	movcs	r3, #4
 8001580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3304      	adds	r3, #4
 8001586:	2b06      	cmp	r3, #6
 8001588:	d902      	bls.n	8001590 <NVIC_EncodePriority+0x30>
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3b03      	subs	r3, #3
 800158e:	e000      	b.n	8001592 <NVIC_EncodePriority+0x32>
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	f04f 32ff 	mov.w	r2, #4294967295
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43da      	mvns	r2, r3
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	401a      	ands	r2, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	fa01 f303 	lsl.w	r3, r1, r3
 80015b2:	43d9      	mvns	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	4313      	orrs	r3, r2
         );
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3724      	adds	r7, #36	@ 0x24
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
	...

080015c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015d8:	d301      	bcc.n	80015de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015da:	2301      	movs	r3, #1
 80015dc:	e00f      	b.n	80015fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015de:	4a0a      	ldr	r2, [pc, #40]	@ (8001608 <SysTick_Config+0x40>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015e6:	210f      	movs	r1, #15
 80015e8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ec:	f7ff ff8e 	bl	800150c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f0:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <SysTick_Config+0x40>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f6:	4b04      	ldr	r3, [pc, #16]	@ (8001608 <SysTick_Config+0x40>)
 80015f8:	2207      	movs	r2, #7
 80015fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	e000e010 	.word	0xe000e010

0800160c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff ff29 	bl	800146c <__NVIC_SetPriorityGrouping>
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b086      	sub	sp, #24
 8001626:	af00      	add	r7, sp, #0
 8001628:	4603      	mov	r3, r0
 800162a:	60b9      	str	r1, [r7, #8]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001630:	f7ff ff40 	bl	80014b4 <__NVIC_GetPriorityGrouping>
 8001634:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	6978      	ldr	r0, [r7, #20]
 800163c:	f7ff ff90 	bl	8001560 <NVIC_EncodePriority>
 8001640:	4602      	mov	r2, r0
 8001642:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ff5f 	bl	800150c <__NVIC_SetPriority>
}
 800164e:	bf00      	nop
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	4603      	mov	r3, r0
 800165e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001660:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff ff33 	bl	80014d0 <__NVIC_EnableIRQ>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ffa4 	bl	80015c8 <SysTick_Config>
 8001680:	4603      	mov	r3, r0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001690:	f3bf 8f5f 	dmb	sy
}
 8001694:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001696:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <HAL_MPU_Disable+0x28>)
 8001698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169a:	4a06      	ldr	r2, [pc, #24]	@ (80016b4 <HAL_MPU_Disable+0x28>)
 800169c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016a0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80016a2:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <HAL_MPU_Disable+0x2c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	605a      	str	r2, [r3, #4]
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000ed00 	.word	0xe000ed00
 80016b8:	e000ed90 	.word	0xe000ed90

080016bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80016c4:	4a0b      	ldr	r2, [pc, #44]	@ (80016f4 <HAL_MPU_Enable+0x38>)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80016ce:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <HAL_MPU_Enable+0x3c>)
 80016d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d2:	4a09      	ldr	r2, [pc, #36]	@ (80016f8 <HAL_MPU_Enable+0x3c>)
 80016d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016d8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80016da:	f3bf 8f4f 	dsb	sy
}
 80016de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016e0:	f3bf 8f6f 	isb	sy
}
 80016e4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000ed90 	.word	0xe000ed90
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	785a      	ldrb	r2, [r3, #1]
 8001708:	4b1b      	ldr	r3, [pc, #108]	@ (8001778 <HAL_MPU_ConfigRegion+0x7c>)
 800170a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800170c:	4b1a      	ldr	r3, [pc, #104]	@ (8001778 <HAL_MPU_ConfigRegion+0x7c>)
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	4a19      	ldr	r2, [pc, #100]	@ (8001778 <HAL_MPU_ConfigRegion+0x7c>)
 8001712:	f023 0301 	bic.w	r3, r3, #1
 8001716:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001718:	4a17      	ldr	r2, [pc, #92]	@ (8001778 <HAL_MPU_ConfigRegion+0x7c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	7b1b      	ldrb	r3, [r3, #12]
 8001724:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	7adb      	ldrb	r3, [r3, #11]
 800172a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800172c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	7a9b      	ldrb	r3, [r3, #10]
 8001732:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001734:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7b5b      	ldrb	r3, [r3, #13]
 800173a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800173c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	7b9b      	ldrb	r3, [r3, #14]
 8001742:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001744:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	7bdb      	ldrb	r3, [r3, #15]
 800174a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800174c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	7a5b      	ldrb	r3, [r3, #9]
 8001752:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001754:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	7a1b      	ldrb	r3, [r3, #8]
 800175a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800175c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	7812      	ldrb	r2, [r2, #0]
 8001762:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001764:	4a04      	ldr	r2, [pc, #16]	@ (8001778 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001766:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001768:	6113      	str	r3, [r2, #16]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000ed90 	.word	0xe000ed90

0800177c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff fe66 	bl	8001454 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d101      	bne.n	8001794 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e2dc      	b.n	8001d4e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d008      	beq.n	80017b2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2280      	movs	r2, #128	@ 0x80
 80017a4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e2cd      	b.n	8001d4e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a76      	ldr	r2, [pc, #472]	@ (8001990 <HAL_DMA_Abort+0x214>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d04a      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a74      	ldr	r2, [pc, #464]	@ (8001994 <HAL_DMA_Abort+0x218>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d045      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a73      	ldr	r2, [pc, #460]	@ (8001998 <HAL_DMA_Abort+0x21c>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d040      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a71      	ldr	r2, [pc, #452]	@ (800199c <HAL_DMA_Abort+0x220>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d03b      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a70      	ldr	r2, [pc, #448]	@ (80019a0 <HAL_DMA_Abort+0x224>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d036      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a6e      	ldr	r2, [pc, #440]	@ (80019a4 <HAL_DMA_Abort+0x228>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d031      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a6d      	ldr	r2, [pc, #436]	@ (80019a8 <HAL_DMA_Abort+0x22c>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d02c      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a6b      	ldr	r2, [pc, #428]	@ (80019ac <HAL_DMA_Abort+0x230>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d027      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a6a      	ldr	r2, [pc, #424]	@ (80019b0 <HAL_DMA_Abort+0x234>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d022      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a68      	ldr	r2, [pc, #416]	@ (80019b4 <HAL_DMA_Abort+0x238>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d01d      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a67      	ldr	r2, [pc, #412]	@ (80019b8 <HAL_DMA_Abort+0x23c>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d018      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a65      	ldr	r2, [pc, #404]	@ (80019bc <HAL_DMA_Abort+0x240>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d013      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a64      	ldr	r2, [pc, #400]	@ (80019c0 <HAL_DMA_Abort+0x244>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d00e      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a62      	ldr	r2, [pc, #392]	@ (80019c4 <HAL_DMA_Abort+0x248>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d009      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a61      	ldr	r2, [pc, #388]	@ (80019c8 <HAL_DMA_Abort+0x24c>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d004      	beq.n	8001852 <HAL_DMA_Abort+0xd6>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a5f      	ldr	r2, [pc, #380]	@ (80019cc <HAL_DMA_Abort+0x250>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d101      	bne.n	8001856 <HAL_DMA_Abort+0xda>
 8001852:	2301      	movs	r3, #1
 8001854:	e000      	b.n	8001858 <HAL_DMA_Abort+0xdc>
 8001856:	2300      	movs	r3, #0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d013      	beq.n	8001884 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f022 021e 	bic.w	r2, r2, #30
 800186a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	695a      	ldr	r2, [r3, #20]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800187a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	e00a      	b.n	800189a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 020e 	bic.w	r2, r2, #14
 8001892:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a3c      	ldr	r2, [pc, #240]	@ (8001990 <HAL_DMA_Abort+0x214>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d072      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a3a      	ldr	r2, [pc, #232]	@ (8001994 <HAL_DMA_Abort+0x218>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d06d      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a39      	ldr	r2, [pc, #228]	@ (8001998 <HAL_DMA_Abort+0x21c>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d068      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a37      	ldr	r2, [pc, #220]	@ (800199c <HAL_DMA_Abort+0x220>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d063      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a36      	ldr	r2, [pc, #216]	@ (80019a0 <HAL_DMA_Abort+0x224>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d05e      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a34      	ldr	r2, [pc, #208]	@ (80019a4 <HAL_DMA_Abort+0x228>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d059      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a33      	ldr	r2, [pc, #204]	@ (80019a8 <HAL_DMA_Abort+0x22c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d054      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a31      	ldr	r2, [pc, #196]	@ (80019ac <HAL_DMA_Abort+0x230>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d04f      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a30      	ldr	r2, [pc, #192]	@ (80019b0 <HAL_DMA_Abort+0x234>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d04a      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a2e      	ldr	r2, [pc, #184]	@ (80019b4 <HAL_DMA_Abort+0x238>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d045      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a2d      	ldr	r2, [pc, #180]	@ (80019b8 <HAL_DMA_Abort+0x23c>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d040      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a2b      	ldr	r2, [pc, #172]	@ (80019bc <HAL_DMA_Abort+0x240>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d03b      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a2a      	ldr	r2, [pc, #168]	@ (80019c0 <HAL_DMA_Abort+0x244>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d036      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a28      	ldr	r2, [pc, #160]	@ (80019c4 <HAL_DMA_Abort+0x248>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d031      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a27      	ldr	r2, [pc, #156]	@ (80019c8 <HAL_DMA_Abort+0x24c>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d02c      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a25      	ldr	r2, [pc, #148]	@ (80019cc <HAL_DMA_Abort+0x250>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d027      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a24      	ldr	r2, [pc, #144]	@ (80019d0 <HAL_DMA_Abort+0x254>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d022      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a22      	ldr	r2, [pc, #136]	@ (80019d4 <HAL_DMA_Abort+0x258>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d01d      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a21      	ldr	r2, [pc, #132]	@ (80019d8 <HAL_DMA_Abort+0x25c>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d018      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a1f      	ldr	r2, [pc, #124]	@ (80019dc <HAL_DMA_Abort+0x260>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d013      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a1e      	ldr	r2, [pc, #120]	@ (80019e0 <HAL_DMA_Abort+0x264>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d00e      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a1c      	ldr	r2, [pc, #112]	@ (80019e4 <HAL_DMA_Abort+0x268>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d009      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a1b      	ldr	r2, [pc, #108]	@ (80019e8 <HAL_DMA_Abort+0x26c>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d004      	beq.n	800198a <HAL_DMA_Abort+0x20e>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a19      	ldr	r2, [pc, #100]	@ (80019ec <HAL_DMA_Abort+0x270>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d132      	bne.n	80019f0 <HAL_DMA_Abort+0x274>
 800198a:	2301      	movs	r3, #1
 800198c:	e031      	b.n	80019f2 <HAL_DMA_Abort+0x276>
 800198e:	bf00      	nop
 8001990:	40020010 	.word	0x40020010
 8001994:	40020028 	.word	0x40020028
 8001998:	40020040 	.word	0x40020040
 800199c:	40020058 	.word	0x40020058
 80019a0:	40020070 	.word	0x40020070
 80019a4:	40020088 	.word	0x40020088
 80019a8:	400200a0 	.word	0x400200a0
 80019ac:	400200b8 	.word	0x400200b8
 80019b0:	40020410 	.word	0x40020410
 80019b4:	40020428 	.word	0x40020428
 80019b8:	40020440 	.word	0x40020440
 80019bc:	40020458 	.word	0x40020458
 80019c0:	40020470 	.word	0x40020470
 80019c4:	40020488 	.word	0x40020488
 80019c8:	400204a0 	.word	0x400204a0
 80019cc:	400204b8 	.word	0x400204b8
 80019d0:	58025408 	.word	0x58025408
 80019d4:	5802541c 	.word	0x5802541c
 80019d8:	58025430 	.word	0x58025430
 80019dc:	58025444 	.word	0x58025444
 80019e0:	58025458 	.word	0x58025458
 80019e4:	5802546c 	.word	0x5802546c
 80019e8:	58025480 	.word	0x58025480
 80019ec:	58025494 	.word	0x58025494
 80019f0:	2300      	movs	r3, #0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d007      	beq.n	8001a06 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a04:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a6d      	ldr	r2, [pc, #436]	@ (8001bc0 <HAL_DMA_Abort+0x444>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d04a      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a6b      	ldr	r2, [pc, #428]	@ (8001bc4 <HAL_DMA_Abort+0x448>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d045      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a6a      	ldr	r2, [pc, #424]	@ (8001bc8 <HAL_DMA_Abort+0x44c>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d040      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a68      	ldr	r2, [pc, #416]	@ (8001bcc <HAL_DMA_Abort+0x450>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d03b      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a67      	ldr	r2, [pc, #412]	@ (8001bd0 <HAL_DMA_Abort+0x454>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d036      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a65      	ldr	r2, [pc, #404]	@ (8001bd4 <HAL_DMA_Abort+0x458>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d031      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a64      	ldr	r2, [pc, #400]	@ (8001bd8 <HAL_DMA_Abort+0x45c>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d02c      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a62      	ldr	r2, [pc, #392]	@ (8001bdc <HAL_DMA_Abort+0x460>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d027      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a61      	ldr	r2, [pc, #388]	@ (8001be0 <HAL_DMA_Abort+0x464>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d022      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a5f      	ldr	r2, [pc, #380]	@ (8001be4 <HAL_DMA_Abort+0x468>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d01d      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a5e      	ldr	r2, [pc, #376]	@ (8001be8 <HAL_DMA_Abort+0x46c>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d018      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a5c      	ldr	r2, [pc, #368]	@ (8001bec <HAL_DMA_Abort+0x470>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a5b      	ldr	r2, [pc, #364]	@ (8001bf0 <HAL_DMA_Abort+0x474>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d00e      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a59      	ldr	r2, [pc, #356]	@ (8001bf4 <HAL_DMA_Abort+0x478>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d009      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a58      	ldr	r2, [pc, #352]	@ (8001bf8 <HAL_DMA_Abort+0x47c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d004      	beq.n	8001aa6 <HAL_DMA_Abort+0x32a>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a56      	ldr	r2, [pc, #344]	@ (8001bfc <HAL_DMA_Abort+0x480>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d108      	bne.n	8001ab8 <HAL_DMA_Abort+0x33c>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0201 	bic.w	r2, r2, #1
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	e007      	b.n	8001ac8 <HAL_DMA_Abort+0x34c>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0201 	bic.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001ac8:	e013      	b.n	8001af2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001aca:	f7ff fcc3 	bl	8001454 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b05      	cmp	r3, #5
 8001ad6:	d90c      	bls.n	8001af2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2220      	movs	r2, #32
 8001adc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e12d      	b.n	8001d4e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1e5      	bne.n	8001aca <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a2f      	ldr	r2, [pc, #188]	@ (8001bc0 <HAL_DMA_Abort+0x444>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d04a      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001bc4 <HAL_DMA_Abort+0x448>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d045      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a2c      	ldr	r2, [pc, #176]	@ (8001bc8 <HAL_DMA_Abort+0x44c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d040      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a2a      	ldr	r2, [pc, #168]	@ (8001bcc <HAL_DMA_Abort+0x450>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d03b      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a29      	ldr	r2, [pc, #164]	@ (8001bd0 <HAL_DMA_Abort+0x454>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d036      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a27      	ldr	r2, [pc, #156]	@ (8001bd4 <HAL_DMA_Abort+0x458>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d031      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a26      	ldr	r2, [pc, #152]	@ (8001bd8 <HAL_DMA_Abort+0x45c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d02c      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a24      	ldr	r2, [pc, #144]	@ (8001bdc <HAL_DMA_Abort+0x460>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d027      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a23      	ldr	r2, [pc, #140]	@ (8001be0 <HAL_DMA_Abort+0x464>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d022      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a21      	ldr	r2, [pc, #132]	@ (8001be4 <HAL_DMA_Abort+0x468>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d01d      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a20      	ldr	r2, [pc, #128]	@ (8001be8 <HAL_DMA_Abort+0x46c>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d018      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a1e      	ldr	r2, [pc, #120]	@ (8001bec <HAL_DMA_Abort+0x470>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d013      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf0 <HAL_DMA_Abort+0x474>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d00e      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf4 <HAL_DMA_Abort+0x478>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d009      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001bf8 <HAL_DMA_Abort+0x47c>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d004      	beq.n	8001b9e <HAL_DMA_Abort+0x422>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a18      	ldr	r2, [pc, #96]	@ (8001bfc <HAL_DMA_Abort+0x480>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d101      	bne.n	8001ba2 <HAL_DMA_Abort+0x426>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <HAL_DMA_Abort+0x428>
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d02b      	beq.n	8001c00 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bac:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb2:	f003 031f 	and.w	r3, r3, #31
 8001bb6:	223f      	movs	r2, #63	@ 0x3f
 8001bb8:	409a      	lsls	r2, r3
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	e02a      	b.n	8001c16 <HAL_DMA_Abort+0x49a>
 8001bc0:	40020010 	.word	0x40020010
 8001bc4:	40020028 	.word	0x40020028
 8001bc8:	40020040 	.word	0x40020040
 8001bcc:	40020058 	.word	0x40020058
 8001bd0:	40020070 	.word	0x40020070
 8001bd4:	40020088 	.word	0x40020088
 8001bd8:	400200a0 	.word	0x400200a0
 8001bdc:	400200b8 	.word	0x400200b8
 8001be0:	40020410 	.word	0x40020410
 8001be4:	40020428 	.word	0x40020428
 8001be8:	40020440 	.word	0x40020440
 8001bec:	40020458 	.word	0x40020458
 8001bf0:	40020470 	.word	0x40020470
 8001bf4:	40020488 	.word	0x40020488
 8001bf8:	400204a0 	.word	0x400204a0
 8001bfc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c04:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0a:	f003 031f 	and.w	r3, r3, #31
 8001c0e:	2201      	movs	r2, #1
 8001c10:	409a      	lsls	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a4f      	ldr	r2, [pc, #316]	@ (8001d58 <HAL_DMA_Abort+0x5dc>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d072      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a4d      	ldr	r2, [pc, #308]	@ (8001d5c <HAL_DMA_Abort+0x5e0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d06d      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a4c      	ldr	r2, [pc, #304]	@ (8001d60 <HAL_DMA_Abort+0x5e4>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d068      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a4a      	ldr	r2, [pc, #296]	@ (8001d64 <HAL_DMA_Abort+0x5e8>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d063      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a49      	ldr	r2, [pc, #292]	@ (8001d68 <HAL_DMA_Abort+0x5ec>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d05e      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a47      	ldr	r2, [pc, #284]	@ (8001d6c <HAL_DMA_Abort+0x5f0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d059      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a46      	ldr	r2, [pc, #280]	@ (8001d70 <HAL_DMA_Abort+0x5f4>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d054      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a44      	ldr	r2, [pc, #272]	@ (8001d74 <HAL_DMA_Abort+0x5f8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d04f      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a43      	ldr	r2, [pc, #268]	@ (8001d78 <HAL_DMA_Abort+0x5fc>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d04a      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a41      	ldr	r2, [pc, #260]	@ (8001d7c <HAL_DMA_Abort+0x600>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d045      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a40      	ldr	r2, [pc, #256]	@ (8001d80 <HAL_DMA_Abort+0x604>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d040      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a3e      	ldr	r2, [pc, #248]	@ (8001d84 <HAL_DMA_Abort+0x608>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d03b      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a3d      	ldr	r2, [pc, #244]	@ (8001d88 <HAL_DMA_Abort+0x60c>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d036      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d8c <HAL_DMA_Abort+0x610>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d031      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a3a      	ldr	r2, [pc, #232]	@ (8001d90 <HAL_DMA_Abort+0x614>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d02c      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a38      	ldr	r2, [pc, #224]	@ (8001d94 <HAL_DMA_Abort+0x618>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d027      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a37      	ldr	r2, [pc, #220]	@ (8001d98 <HAL_DMA_Abort+0x61c>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d022      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a35      	ldr	r2, [pc, #212]	@ (8001d9c <HAL_DMA_Abort+0x620>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d01d      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a34      	ldr	r2, [pc, #208]	@ (8001da0 <HAL_DMA_Abort+0x624>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d018      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a32      	ldr	r2, [pc, #200]	@ (8001da4 <HAL_DMA_Abort+0x628>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d013      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a31      	ldr	r2, [pc, #196]	@ (8001da8 <HAL_DMA_Abort+0x62c>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d00e      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a2f      	ldr	r2, [pc, #188]	@ (8001dac <HAL_DMA_Abort+0x630>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d009      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a2e      	ldr	r2, [pc, #184]	@ (8001db0 <HAL_DMA_Abort+0x634>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d004      	beq.n	8001d06 <HAL_DMA_Abort+0x58a>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a2c      	ldr	r2, [pc, #176]	@ (8001db4 <HAL_DMA_Abort+0x638>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d101      	bne.n	8001d0a <HAL_DMA_Abort+0x58e>
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <HAL_DMA_Abort+0x590>
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d015      	beq.n	8001d3c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001d18:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00c      	beq.n	8001d3c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d30:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001d3a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40020010 	.word	0x40020010
 8001d5c:	40020028 	.word	0x40020028
 8001d60:	40020040 	.word	0x40020040
 8001d64:	40020058 	.word	0x40020058
 8001d68:	40020070 	.word	0x40020070
 8001d6c:	40020088 	.word	0x40020088
 8001d70:	400200a0 	.word	0x400200a0
 8001d74:	400200b8 	.word	0x400200b8
 8001d78:	40020410 	.word	0x40020410
 8001d7c:	40020428 	.word	0x40020428
 8001d80:	40020440 	.word	0x40020440
 8001d84:	40020458 	.word	0x40020458
 8001d88:	40020470 	.word	0x40020470
 8001d8c:	40020488 	.word	0x40020488
 8001d90:	400204a0 	.word	0x400204a0
 8001d94:	400204b8 	.word	0x400204b8
 8001d98:	58025408 	.word	0x58025408
 8001d9c:	5802541c 	.word	0x5802541c
 8001da0:	58025430 	.word	0x58025430
 8001da4:	58025444 	.word	0x58025444
 8001da8:	58025458 	.word	0x58025458
 8001dac:	5802546c 	.word	0x5802546c
 8001db0:	58025480 	.word	0x58025480
 8001db4:	58025494 	.word	0x58025494

08001db8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e237      	b.n	800223a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d004      	beq.n	8001de0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2280      	movs	r2, #128	@ 0x80
 8001dda:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e22c      	b.n	800223a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a5c      	ldr	r2, [pc, #368]	@ (8001f58 <HAL_DMA_Abort_IT+0x1a0>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d04a      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a5b      	ldr	r2, [pc, #364]	@ (8001f5c <HAL_DMA_Abort_IT+0x1a4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d045      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a59      	ldr	r2, [pc, #356]	@ (8001f60 <HAL_DMA_Abort_IT+0x1a8>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d040      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a58      	ldr	r2, [pc, #352]	@ (8001f64 <HAL_DMA_Abort_IT+0x1ac>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d03b      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a56      	ldr	r2, [pc, #344]	@ (8001f68 <HAL_DMA_Abort_IT+0x1b0>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d036      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a55      	ldr	r2, [pc, #340]	@ (8001f6c <HAL_DMA_Abort_IT+0x1b4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d031      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a53      	ldr	r2, [pc, #332]	@ (8001f70 <HAL_DMA_Abort_IT+0x1b8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d02c      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a52      	ldr	r2, [pc, #328]	@ (8001f74 <HAL_DMA_Abort_IT+0x1bc>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d027      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a50      	ldr	r2, [pc, #320]	@ (8001f78 <HAL_DMA_Abort_IT+0x1c0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d022      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a4f      	ldr	r2, [pc, #316]	@ (8001f7c <HAL_DMA_Abort_IT+0x1c4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d01d      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a4d      	ldr	r2, [pc, #308]	@ (8001f80 <HAL_DMA_Abort_IT+0x1c8>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d018      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a4c      	ldr	r2, [pc, #304]	@ (8001f84 <HAL_DMA_Abort_IT+0x1cc>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d013      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a4a      	ldr	r2, [pc, #296]	@ (8001f88 <HAL_DMA_Abort_IT+0x1d0>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d00e      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a49      	ldr	r2, [pc, #292]	@ (8001f8c <HAL_DMA_Abort_IT+0x1d4>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d009      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a47      	ldr	r2, [pc, #284]	@ (8001f90 <HAL_DMA_Abort_IT+0x1d8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d004      	beq.n	8001e80 <HAL_DMA_Abort_IT+0xc8>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a46      	ldr	r2, [pc, #280]	@ (8001f94 <HAL_DMA_Abort_IT+0x1dc>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d101      	bne.n	8001e84 <HAL_DMA_Abort_IT+0xcc>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <HAL_DMA_Abort_IT+0xce>
 8001e84:	2300      	movs	r3, #0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f000 8086 	beq.w	8001f98 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2204      	movs	r2, #4
 8001e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a2f      	ldr	r2, [pc, #188]	@ (8001f58 <HAL_DMA_Abort_IT+0x1a0>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d04a      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a2e      	ldr	r2, [pc, #184]	@ (8001f5c <HAL_DMA_Abort_IT+0x1a4>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d045      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a2c      	ldr	r2, [pc, #176]	@ (8001f60 <HAL_DMA_Abort_IT+0x1a8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d040      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a2b      	ldr	r2, [pc, #172]	@ (8001f64 <HAL_DMA_Abort_IT+0x1ac>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d03b      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a29      	ldr	r2, [pc, #164]	@ (8001f68 <HAL_DMA_Abort_IT+0x1b0>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d036      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a28      	ldr	r2, [pc, #160]	@ (8001f6c <HAL_DMA_Abort_IT+0x1b4>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d031      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a26      	ldr	r2, [pc, #152]	@ (8001f70 <HAL_DMA_Abort_IT+0x1b8>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d02c      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a25      	ldr	r2, [pc, #148]	@ (8001f74 <HAL_DMA_Abort_IT+0x1bc>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d027      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a23      	ldr	r2, [pc, #140]	@ (8001f78 <HAL_DMA_Abort_IT+0x1c0>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d022      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a22      	ldr	r2, [pc, #136]	@ (8001f7c <HAL_DMA_Abort_IT+0x1c4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d01d      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a20      	ldr	r2, [pc, #128]	@ (8001f80 <HAL_DMA_Abort_IT+0x1c8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d018      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a1f      	ldr	r2, [pc, #124]	@ (8001f84 <HAL_DMA_Abort_IT+0x1cc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d013      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1d      	ldr	r2, [pc, #116]	@ (8001f88 <HAL_DMA_Abort_IT+0x1d0>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d00e      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8001f8c <HAL_DMA_Abort_IT+0x1d4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d009      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a1a      	ldr	r2, [pc, #104]	@ (8001f90 <HAL_DMA_Abort_IT+0x1d8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d004      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x17c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a19      	ldr	r2, [pc, #100]	@ (8001f94 <HAL_DMA_Abort_IT+0x1dc>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d108      	bne.n	8001f46 <HAL_DMA_Abort_IT+0x18e>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0201 	bic.w	r2, r2, #1
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	e178      	b.n	8002238 <HAL_DMA_Abort_IT+0x480>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f022 0201 	bic.w	r2, r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	e16f      	b.n	8002238 <HAL_DMA_Abort_IT+0x480>
 8001f58:	40020010 	.word	0x40020010
 8001f5c:	40020028 	.word	0x40020028
 8001f60:	40020040 	.word	0x40020040
 8001f64:	40020058 	.word	0x40020058
 8001f68:	40020070 	.word	0x40020070
 8001f6c:	40020088 	.word	0x40020088
 8001f70:	400200a0 	.word	0x400200a0
 8001f74:	400200b8 	.word	0x400200b8
 8001f78:	40020410 	.word	0x40020410
 8001f7c:	40020428 	.word	0x40020428
 8001f80:	40020440 	.word	0x40020440
 8001f84:	40020458 	.word	0x40020458
 8001f88:	40020470 	.word	0x40020470
 8001f8c:	40020488 	.word	0x40020488
 8001f90:	400204a0 	.word	0x400204a0
 8001f94:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f022 020e 	bic.w	r2, r2, #14
 8001fa6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a6c      	ldr	r2, [pc, #432]	@ (8002160 <HAL_DMA_Abort_IT+0x3a8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d04a      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002164 <HAL_DMA_Abort_IT+0x3ac>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d045      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a69      	ldr	r2, [pc, #420]	@ (8002168 <HAL_DMA_Abort_IT+0x3b0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d040      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a68      	ldr	r2, [pc, #416]	@ (800216c <HAL_DMA_Abort_IT+0x3b4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d03b      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a66      	ldr	r2, [pc, #408]	@ (8002170 <HAL_DMA_Abort_IT+0x3b8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d036      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a65      	ldr	r2, [pc, #404]	@ (8002174 <HAL_DMA_Abort_IT+0x3bc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d031      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a63      	ldr	r2, [pc, #396]	@ (8002178 <HAL_DMA_Abort_IT+0x3c0>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d02c      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a62      	ldr	r2, [pc, #392]	@ (800217c <HAL_DMA_Abort_IT+0x3c4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d027      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a60      	ldr	r2, [pc, #384]	@ (8002180 <HAL_DMA_Abort_IT+0x3c8>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d022      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a5f      	ldr	r2, [pc, #380]	@ (8002184 <HAL_DMA_Abort_IT+0x3cc>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d01d      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a5d      	ldr	r2, [pc, #372]	@ (8002188 <HAL_DMA_Abort_IT+0x3d0>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d018      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a5c      	ldr	r2, [pc, #368]	@ (800218c <HAL_DMA_Abort_IT+0x3d4>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d013      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a5a      	ldr	r2, [pc, #360]	@ (8002190 <HAL_DMA_Abort_IT+0x3d8>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00e      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a59      	ldr	r2, [pc, #356]	@ (8002194 <HAL_DMA_Abort_IT+0x3dc>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d009      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a57      	ldr	r2, [pc, #348]	@ (8002198 <HAL_DMA_Abort_IT+0x3e0>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d004      	beq.n	8002048 <HAL_DMA_Abort_IT+0x290>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a56      	ldr	r2, [pc, #344]	@ (800219c <HAL_DMA_Abort_IT+0x3e4>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d108      	bne.n	800205a <HAL_DMA_Abort_IT+0x2a2>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f022 0201 	bic.w	r2, r2, #1
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	e007      	b.n	800206a <HAL_DMA_Abort_IT+0x2b2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 0201 	bic.w	r2, r2, #1
 8002068:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a3c      	ldr	r2, [pc, #240]	@ (8002160 <HAL_DMA_Abort_IT+0x3a8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d072      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a3a      	ldr	r2, [pc, #232]	@ (8002164 <HAL_DMA_Abort_IT+0x3ac>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d06d      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a39      	ldr	r2, [pc, #228]	@ (8002168 <HAL_DMA_Abort_IT+0x3b0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d068      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a37      	ldr	r2, [pc, #220]	@ (800216c <HAL_DMA_Abort_IT+0x3b4>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d063      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a36      	ldr	r2, [pc, #216]	@ (8002170 <HAL_DMA_Abort_IT+0x3b8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d05e      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a34      	ldr	r2, [pc, #208]	@ (8002174 <HAL_DMA_Abort_IT+0x3bc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d059      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a33      	ldr	r2, [pc, #204]	@ (8002178 <HAL_DMA_Abort_IT+0x3c0>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d054      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a31      	ldr	r2, [pc, #196]	@ (800217c <HAL_DMA_Abort_IT+0x3c4>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d04f      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a30      	ldr	r2, [pc, #192]	@ (8002180 <HAL_DMA_Abort_IT+0x3c8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d04a      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a2e      	ldr	r2, [pc, #184]	@ (8002184 <HAL_DMA_Abort_IT+0x3cc>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d045      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002188 <HAL_DMA_Abort_IT+0x3d0>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d040      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a2b      	ldr	r2, [pc, #172]	@ (800218c <HAL_DMA_Abort_IT+0x3d4>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d03b      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002190 <HAL_DMA_Abort_IT+0x3d8>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d036      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a28      	ldr	r2, [pc, #160]	@ (8002194 <HAL_DMA_Abort_IT+0x3dc>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d031      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a27      	ldr	r2, [pc, #156]	@ (8002198 <HAL_DMA_Abort_IT+0x3e0>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d02c      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a25      	ldr	r2, [pc, #148]	@ (800219c <HAL_DMA_Abort_IT+0x3e4>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d027      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a24      	ldr	r2, [pc, #144]	@ (80021a0 <HAL_DMA_Abort_IT+0x3e8>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d022      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a22      	ldr	r2, [pc, #136]	@ (80021a4 <HAL_DMA_Abort_IT+0x3ec>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d01d      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a21      	ldr	r2, [pc, #132]	@ (80021a8 <HAL_DMA_Abort_IT+0x3f0>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d018      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a1f      	ldr	r2, [pc, #124]	@ (80021ac <HAL_DMA_Abort_IT+0x3f4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d013      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a1e      	ldr	r2, [pc, #120]	@ (80021b0 <HAL_DMA_Abort_IT+0x3f8>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d00e      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1c      	ldr	r2, [pc, #112]	@ (80021b4 <HAL_DMA_Abort_IT+0x3fc>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d009      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a1b      	ldr	r2, [pc, #108]	@ (80021b8 <HAL_DMA_Abort_IT+0x400>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d004      	beq.n	800215a <HAL_DMA_Abort_IT+0x3a2>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a19      	ldr	r2, [pc, #100]	@ (80021bc <HAL_DMA_Abort_IT+0x404>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d132      	bne.n	80021c0 <HAL_DMA_Abort_IT+0x408>
 800215a:	2301      	movs	r3, #1
 800215c:	e031      	b.n	80021c2 <HAL_DMA_Abort_IT+0x40a>
 800215e:	bf00      	nop
 8002160:	40020010 	.word	0x40020010
 8002164:	40020028 	.word	0x40020028
 8002168:	40020040 	.word	0x40020040
 800216c:	40020058 	.word	0x40020058
 8002170:	40020070 	.word	0x40020070
 8002174:	40020088 	.word	0x40020088
 8002178:	400200a0 	.word	0x400200a0
 800217c:	400200b8 	.word	0x400200b8
 8002180:	40020410 	.word	0x40020410
 8002184:	40020428 	.word	0x40020428
 8002188:	40020440 	.word	0x40020440
 800218c:	40020458 	.word	0x40020458
 8002190:	40020470 	.word	0x40020470
 8002194:	40020488 	.word	0x40020488
 8002198:	400204a0 	.word	0x400204a0
 800219c:	400204b8 	.word	0x400204b8
 80021a0:	58025408 	.word	0x58025408
 80021a4:	5802541c 	.word	0x5802541c
 80021a8:	58025430 	.word	0x58025430
 80021ac:	58025444 	.word	0x58025444
 80021b0:	58025458 	.word	0x58025458
 80021b4:	5802546c 	.word	0x5802546c
 80021b8:	58025480 	.word	0x58025480
 80021bc:	58025494 	.word	0x58025494
 80021c0:	2300      	movs	r3, #0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d028      	beq.n	8002218 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021d4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021da:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e0:	f003 031f 	and.w	r3, r3, #31
 80021e4:	2201      	movs	r2, #1
 80021e6:	409a      	lsls	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80021f4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00c      	beq.n	8002218 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002208:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800220c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002216:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop

08002244 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002244:	b480      	push	{r7}
 8002246:	b089      	sub	sp, #36	@ 0x24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002252:	4b86      	ldr	r3, [pc, #536]	@ (800246c <HAL_GPIO_Init+0x228>)
 8002254:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002256:	e18c      	b.n	8002572 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	2101      	movs	r1, #1
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	2b00      	cmp	r3, #0
 800226c:	f000 817e 	beq.w	800256c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b01      	cmp	r3, #1
 800227a:	d005      	beq.n	8002288 <HAL_GPIO_Init+0x44>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b02      	cmp	r3, #2
 8002286:	d130      	bne.n	80022ea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	2203      	movs	r2, #3
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	68da      	ldr	r2, [r3, #12]
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022be:	2201      	movs	r2, #1
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	091b      	lsrs	r3, r3, #4
 80022d4:	f003 0201 	and.w	r2, r3, #1
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 0303 	and.w	r3, r3, #3
 80022f2:	2b03      	cmp	r3, #3
 80022f4:	d017      	beq.n	8002326 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	2203      	movs	r2, #3
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43db      	mvns	r3, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4013      	ands	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4313      	orrs	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d123      	bne.n	800237a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	08da      	lsrs	r2, r3, #3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3208      	adds	r2, #8
 800233a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	220f      	movs	r2, #15
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	691a      	ldr	r2, [r3, #16]
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	08da      	lsrs	r2, r3, #3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3208      	adds	r2, #8
 8002374:	69b9      	ldr	r1, [r7, #24]
 8002376:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	2203      	movs	r2, #3
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4013      	ands	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 0203 	and.w	r2, r3, #3
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 80d8 	beq.w	800256c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002470 <HAL_GPIO_Init+0x22c>)
 80023be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002470 <HAL_GPIO_Init+0x22c>)
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80023cc:	4b28      	ldr	r3, [pc, #160]	@ (8002470 <HAL_GPIO_Init+0x22c>)
 80023ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023da:	4a26      	ldr	r2, [pc, #152]	@ (8002474 <HAL_GPIO_Init+0x230>)
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	089b      	lsrs	r3, r3, #2
 80023e0:	3302      	adds	r3, #2
 80023e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	220f      	movs	r2, #15
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4013      	ands	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a1d      	ldr	r2, [pc, #116]	@ (8002478 <HAL_GPIO_Init+0x234>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d04a      	beq.n	800249c <HAL_GPIO_Init+0x258>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a1c      	ldr	r2, [pc, #112]	@ (800247c <HAL_GPIO_Init+0x238>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d02b      	beq.n	8002466 <HAL_GPIO_Init+0x222>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a1b      	ldr	r2, [pc, #108]	@ (8002480 <HAL_GPIO_Init+0x23c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d025      	beq.n	8002462 <HAL_GPIO_Init+0x21e>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a1a      	ldr	r2, [pc, #104]	@ (8002484 <HAL_GPIO_Init+0x240>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d01f      	beq.n	800245e <HAL_GPIO_Init+0x21a>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a19      	ldr	r2, [pc, #100]	@ (8002488 <HAL_GPIO_Init+0x244>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d019      	beq.n	800245a <HAL_GPIO_Init+0x216>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a18      	ldr	r2, [pc, #96]	@ (800248c <HAL_GPIO_Init+0x248>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d013      	beq.n	8002456 <HAL_GPIO_Init+0x212>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a17      	ldr	r2, [pc, #92]	@ (8002490 <HAL_GPIO_Init+0x24c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00d      	beq.n	8002452 <HAL_GPIO_Init+0x20e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a16      	ldr	r2, [pc, #88]	@ (8002494 <HAL_GPIO_Init+0x250>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d007      	beq.n	800244e <HAL_GPIO_Init+0x20a>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a15      	ldr	r2, [pc, #84]	@ (8002498 <HAL_GPIO_Init+0x254>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d101      	bne.n	800244a <HAL_GPIO_Init+0x206>
 8002446:	2309      	movs	r3, #9
 8002448:	e029      	b.n	800249e <HAL_GPIO_Init+0x25a>
 800244a:	230a      	movs	r3, #10
 800244c:	e027      	b.n	800249e <HAL_GPIO_Init+0x25a>
 800244e:	2307      	movs	r3, #7
 8002450:	e025      	b.n	800249e <HAL_GPIO_Init+0x25a>
 8002452:	2306      	movs	r3, #6
 8002454:	e023      	b.n	800249e <HAL_GPIO_Init+0x25a>
 8002456:	2305      	movs	r3, #5
 8002458:	e021      	b.n	800249e <HAL_GPIO_Init+0x25a>
 800245a:	2304      	movs	r3, #4
 800245c:	e01f      	b.n	800249e <HAL_GPIO_Init+0x25a>
 800245e:	2303      	movs	r3, #3
 8002460:	e01d      	b.n	800249e <HAL_GPIO_Init+0x25a>
 8002462:	2302      	movs	r3, #2
 8002464:	e01b      	b.n	800249e <HAL_GPIO_Init+0x25a>
 8002466:	2301      	movs	r3, #1
 8002468:	e019      	b.n	800249e <HAL_GPIO_Init+0x25a>
 800246a:	bf00      	nop
 800246c:	58000080 	.word	0x58000080
 8002470:	58024400 	.word	0x58024400
 8002474:	58000400 	.word	0x58000400
 8002478:	58020000 	.word	0x58020000
 800247c:	58020400 	.word	0x58020400
 8002480:	58020800 	.word	0x58020800
 8002484:	58020c00 	.word	0x58020c00
 8002488:	58021000 	.word	0x58021000
 800248c:	58021400 	.word	0x58021400
 8002490:	58021800 	.word	0x58021800
 8002494:	58021c00 	.word	0x58021c00
 8002498:	58022400 	.word	0x58022400
 800249c:	2300      	movs	r3, #0
 800249e:	69fa      	ldr	r2, [r7, #28]
 80024a0:	f002 0203 	and.w	r2, r2, #3
 80024a4:	0092      	lsls	r2, r2, #2
 80024a6:	4093      	lsls	r3, r2
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024ae:	4938      	ldr	r1, [pc, #224]	@ (8002590 <HAL_GPIO_Init+0x34c>)
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3302      	adds	r3, #2
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	43db      	mvns	r3, r3
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	4013      	ands	r3, r2
 80024cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80024e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002510:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	43db      	mvns	r3, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4013      	ands	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	43db      	mvns	r3, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4013      	ands	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	3301      	adds	r3, #1
 8002570:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	fa22 f303 	lsr.w	r3, r2, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	f47f ae6b 	bne.w	8002258 <HAL_GPIO_Init+0x14>
  }
}
 8002582:	bf00      	nop
 8002584:	bf00      	nop
 8002586:	3724      	adds	r7, #36	@ 0x24
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	58000400 	.word	0x58000400

08002594 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800259e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80025a6:	88fb      	ldrh	r3, [r7, #6]
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d008      	beq.n	80025c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025b2:	88fb      	ldrh	r3, [r7, #6]
 80025b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025b8:	88fb      	ldrh	r3, [r7, #6]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fe fb30 	bl	8000c20 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80025d0:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <HAL_PWREx_ConfigSupply+0x70>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d00a      	beq.n	80025f2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80025dc:	4b16      	ldr	r3, [pc, #88]	@ (8002638 <HAL_PWREx_ConfigSupply+0x70>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d001      	beq.n	80025ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e01f      	b.n	800262e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	e01d      	b.n	800262e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80025f2:	4b11      	ldr	r3, [pc, #68]	@ (8002638 <HAL_PWREx_ConfigSupply+0x70>)
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	f023 0207 	bic.w	r2, r3, #7
 80025fa:	490f      	ldr	r1, [pc, #60]	@ (8002638 <HAL_PWREx_ConfigSupply+0x70>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4313      	orrs	r3, r2
 8002600:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002602:	f7fe ff27 	bl	8001454 <HAL_GetTick>
 8002606:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002608:	e009      	b.n	800261e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800260a:	f7fe ff23 	bl	8001454 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002618:	d901      	bls.n	800261e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e007      	b.n	800262e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800261e:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <HAL_PWREx_ConfigSupply+0x70>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002626:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800262a:	d1ee      	bne.n	800260a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	58024800 	.word	0x58024800

0800263c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08c      	sub	sp, #48	@ 0x30
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e3c8      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8087 	beq.w	800276a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800265c:	4b88      	ldr	r3, [pc, #544]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002666:	4b86      	ldr	r3, [pc, #536]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800266c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800266e:	2b10      	cmp	r3, #16
 8002670:	d007      	beq.n	8002682 <HAL_RCC_OscConfig+0x46>
 8002672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002674:	2b18      	cmp	r3, #24
 8002676:	d110      	bne.n	800269a <HAL_RCC_OscConfig+0x5e>
 8002678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d10b      	bne.n	800269a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002682:	4b7f      	ldr	r3, [pc, #508]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d06c      	beq.n	8002768 <HAL_RCC_OscConfig+0x12c>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d168      	bne.n	8002768 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e3a2      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026a2:	d106      	bne.n	80026b2 <HAL_RCC_OscConfig+0x76>
 80026a4:	4b76      	ldr	r3, [pc, #472]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a75      	ldr	r2, [pc, #468]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ae:	6013      	str	r3, [r2, #0]
 80026b0:	e02e      	b.n	8002710 <HAL_RCC_OscConfig+0xd4>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10c      	bne.n	80026d4 <HAL_RCC_OscConfig+0x98>
 80026ba:	4b71      	ldr	r3, [pc, #452]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a70      	ldr	r2, [pc, #448]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	4b6e      	ldr	r3, [pc, #440]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a6d      	ldr	r2, [pc, #436]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	e01d      	b.n	8002710 <HAL_RCC_OscConfig+0xd4>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026dc:	d10c      	bne.n	80026f8 <HAL_RCC_OscConfig+0xbc>
 80026de:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a67      	ldr	r2, [pc, #412]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	4b65      	ldr	r3, [pc, #404]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a64      	ldr	r2, [pc, #400]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f4:	6013      	str	r3, [r2, #0]
 80026f6:	e00b      	b.n	8002710 <HAL_RCC_OscConfig+0xd4>
 80026f8:	4b61      	ldr	r3, [pc, #388]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a60      	ldr	r2, [pc, #384]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80026fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002702:	6013      	str	r3, [r2, #0]
 8002704:	4b5e      	ldr	r3, [pc, #376]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a5d      	ldr	r2, [pc, #372]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800270a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800270e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d013      	beq.n	8002740 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002718:	f7fe fe9c 	bl	8001454 <HAL_GetTick>
 800271c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002720:	f7fe fe98 	bl	8001454 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	@ 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e356      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002732:	4b53      	ldr	r3, [pc, #332]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f0      	beq.n	8002720 <HAL_RCC_OscConfig+0xe4>
 800273e:	e014      	b.n	800276a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002740:	f7fe fe88 	bl	8001454 <HAL_GetTick>
 8002744:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002748:	f7fe fe84 	bl	8001454 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b64      	cmp	r3, #100	@ 0x64
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e342      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800275a:	4b49      	ldr	r3, [pc, #292]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f0      	bne.n	8002748 <HAL_RCC_OscConfig+0x10c>
 8002766:	e000      	b.n	800276a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002768:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 808c 	beq.w	8002890 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002778:	4b41      	ldr	r3, [pc, #260]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002780:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002782:	4b3f      	ldr	r3, [pc, #252]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002786:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_RCC_OscConfig+0x162>
 800278e:	6a3b      	ldr	r3, [r7, #32]
 8002790:	2b18      	cmp	r3, #24
 8002792:	d137      	bne.n	8002804 <HAL_RCC_OscConfig+0x1c8>
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d132      	bne.n	8002804 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800279e:	4b38      	ldr	r3, [pc, #224]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_RCC_OscConfig+0x17a>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e314      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027b6:	4b32      	ldr	r3, [pc, #200]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 0219 	bic.w	r2, r3, #25
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	492f      	ldr	r1, [pc, #188]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c8:	f7fe fe44 	bl	8001454 <HAL_GetTick>
 80027cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d0:	f7fe fe40 	bl	8001454 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e2fe      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027e2:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0304 	and.w	r3, r3, #4
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d0f0      	beq.n	80027d0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ee:	4b24      	ldr	r3, [pc, #144]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	061b      	lsls	r3, r3, #24
 80027fc:	4920      	ldr	r1, [pc, #128]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002802:	e045      	b.n	8002890 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d026      	beq.n	800285a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800280c:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f023 0219 	bic.w	r2, r3, #25
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	4919      	ldr	r1, [pc, #100]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800281a:	4313      	orrs	r3, r2
 800281c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281e:	f7fe fe19 	bl	8001454 <HAL_GetTick>
 8002822:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002826:	f7fe fe15 	bl	8001454 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e2d3      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002838:	4b11      	ldr	r3, [pc, #68]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	d0f0      	beq.n	8002826 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002844:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	061b      	lsls	r3, r3, #24
 8002852:	490b      	ldr	r1, [pc, #44]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002854:	4313      	orrs	r3, r2
 8002856:	604b      	str	r3, [r1, #4]
 8002858:	e01a      	b.n	8002890 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800285a:	4b09      	ldr	r3, [pc, #36]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a08      	ldr	r2, [pc, #32]	@ (8002880 <HAL_RCC_OscConfig+0x244>)
 8002860:	f023 0301 	bic.w	r3, r3, #1
 8002864:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002866:	f7fe fdf5 	bl	8001454 <HAL_GetTick>
 800286a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800286c:	e00a      	b.n	8002884 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800286e:	f7fe fdf1 	bl	8001454 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d903      	bls.n	8002884 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e2af      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
 8002880:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002884:	4b96      	ldr	r3, [pc, #600]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ee      	bne.n	800286e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0310 	and.w	r3, r3, #16
 8002898:	2b00      	cmp	r3, #0
 800289a:	d06a      	beq.n	8002972 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800289c:	4b90      	ldr	r3, [pc, #576]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028a4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028a6:	4b8e      	ldr	r3, [pc, #568]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d007      	beq.n	80028c2 <HAL_RCC_OscConfig+0x286>
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	2b18      	cmp	r3, #24
 80028b6:	d11b      	bne.n	80028f0 <HAL_RCC_OscConfig+0x2b4>
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d116      	bne.n	80028f0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028c2:	4b87      	ldr	r3, [pc, #540]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d005      	beq.n	80028da <HAL_RCC_OscConfig+0x29e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	2b80      	cmp	r3, #128	@ 0x80
 80028d4:	d001      	beq.n	80028da <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e282      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028da:	4b81      	ldr	r3, [pc, #516]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	061b      	lsls	r3, r3, #24
 80028e8:	497d      	ldr	r1, [pc, #500]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028ee:	e040      	b.n	8002972 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d023      	beq.n	8002940 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80028f8:	4b79      	ldr	r3, [pc, #484]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a78      	ldr	r2, [pc, #480]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80028fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002904:	f7fe fda6 	bl	8001454 <HAL_GetTick>
 8002908:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800290c:	f7fe fda2 	bl	8001454 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e260      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800291e:	4b70      	ldr	r3, [pc, #448]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0f0      	beq.n	800290c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800292a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	061b      	lsls	r3, r3, #24
 8002938:	4969      	ldr	r1, [pc, #420]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 800293a:	4313      	orrs	r3, r2
 800293c:	60cb      	str	r3, [r1, #12]
 800293e:	e018      	b.n	8002972 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002940:	4b67      	ldr	r3, [pc, #412]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a66      	ldr	r2, [pc, #408]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002946:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800294a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7fe fd82 	bl	8001454 <HAL_GetTick>
 8002950:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002954:	f7fe fd7e 	bl	8001454 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e23c      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002966:	4b5e      	ldr	r3, [pc, #376]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0308 	and.w	r3, r3, #8
 800297a:	2b00      	cmp	r3, #0
 800297c:	d036      	beq.n	80029ec <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d019      	beq.n	80029ba <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002986:	4b56      	ldr	r3, [pc, #344]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800298a:	4a55      	ldr	r2, [pc, #340]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002992:	f7fe fd5f 	bl	8001454 <HAL_GetTick>
 8002996:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002998:	e008      	b.n	80029ac <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800299a:	f7fe fd5b 	bl	8001454 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d901      	bls.n	80029ac <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e219      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029ac:	4b4c      	ldr	r3, [pc, #304]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80029ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d0f0      	beq.n	800299a <HAL_RCC_OscConfig+0x35e>
 80029b8:	e018      	b.n	80029ec <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ba:	4b49      	ldr	r3, [pc, #292]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80029bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029be:	4a48      	ldr	r2, [pc, #288]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80029c0:	f023 0301 	bic.w	r3, r3, #1
 80029c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c6:	f7fe fd45 	bl	8001454 <HAL_GetTick>
 80029ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ce:	f7fe fd41 	bl	8001454 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e1ff      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029e0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 80029e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1f0      	bne.n	80029ce <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0320 	and.w	r3, r3, #32
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d036      	beq.n	8002a66 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d019      	beq.n	8002a34 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a00:	4b37      	ldr	r3, [pc, #220]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a36      	ldr	r2, [pc, #216]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002a06:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a0a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a0c:	f7fe fd22 	bl	8001454 <HAL_GetTick>
 8002a10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a14:	f7fe fd1e 	bl	8001454 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e1dc      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a26:	4b2e      	ldr	r3, [pc, #184]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCC_OscConfig+0x3d8>
 8002a32:	e018      	b.n	8002a66 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a34:	4b2a      	ldr	r3, [pc, #168]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a29      	ldr	r2, [pc, #164]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002a3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a3e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a40:	f7fe fd08 	bl	8001454 <HAL_GetTick>
 8002a44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a48:	f7fe fd04 	bl	8001454 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e1c2      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a5a:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1f0      	bne.n	8002a48 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0304 	and.w	r3, r3, #4
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 8086 	beq.w	8002b80 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae4 <HAL_RCC_OscConfig+0x4a8>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a1a      	ldr	r2, [pc, #104]	@ (8002ae4 <HAL_RCC_OscConfig+0x4a8>)
 8002a7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a80:	f7fe fce8 	bl	8001454 <HAL_GetTick>
 8002a84:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a88:	f7fe fce4 	bl	8001454 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e1a2      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ae4 <HAL_RCC_OscConfig+0x4a8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d106      	bne.n	8002abc <HAL_RCC_OscConfig+0x480>
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aba:	e032      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e6>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d111      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x4ac>
 8002ac4:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac8:	4a05      	ldr	r2, [pc, #20]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002aca:	f023 0301 	bic.w	r3, r3, #1
 8002ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad0:	4b03      	ldr	r3, [pc, #12]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad4:	4a02      	ldr	r2, [pc, #8]	@ (8002ae0 <HAL_RCC_OscConfig+0x4a4>)
 8002ad6:	f023 0304 	bic.w	r3, r3, #4
 8002ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8002adc:	e021      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e6>
 8002ade:	bf00      	nop
 8002ae0:	58024400 	.word	0x58024400
 8002ae4:	58024800 	.word	0x58024800
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	2b05      	cmp	r3, #5
 8002aee:	d10c      	bne.n	8002b0a <HAL_RCC_OscConfig+0x4ce>
 8002af0:	4b83      	ldr	r3, [pc, #524]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af4:	4a82      	ldr	r2, [pc, #520]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002af6:	f043 0304 	orr.w	r3, r3, #4
 8002afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002afc:	4b80      	ldr	r3, [pc, #512]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b00:	4a7f      	ldr	r2, [pc, #508]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b08:	e00b      	b.n	8002b22 <HAL_RCC_OscConfig+0x4e6>
 8002b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b10:	f023 0301 	bic.w	r3, r3, #1
 8002b14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b16:	4b7a      	ldr	r3, [pc, #488]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1a:	4a79      	ldr	r2, [pc, #484]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b1c:	f023 0304 	bic.w	r3, r3, #4
 8002b20:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d015      	beq.n	8002b56 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2a:	f7fe fc93 	bl	8001454 <HAL_GetTick>
 8002b2e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b30:	e00a      	b.n	8002b48 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b32:	f7fe fc8f 	bl	8001454 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e14b      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b48:	4b6d      	ldr	r3, [pc, #436]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0ee      	beq.n	8002b32 <HAL_RCC_OscConfig+0x4f6>
 8002b54:	e014      	b.n	8002b80 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b56:	f7fe fc7d 	bl	8001454 <HAL_GetTick>
 8002b5a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b5c:	e00a      	b.n	8002b74 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5e:	f7fe fc79 	bl	8001454 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e135      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b74:	4b62      	ldr	r3, [pc, #392]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1ee      	bne.n	8002b5e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 812a 	beq.w	8002dde <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002b8a:	4b5d      	ldr	r3, [pc, #372]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b92:	2b18      	cmp	r3, #24
 8002b94:	f000 80ba 	beq.w	8002d0c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	f040 8095 	bne.w	8002ccc <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba2:	4b57      	ldr	r3, [pc, #348]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a56      	ldr	r2, [pc, #344]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002ba8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bae:	f7fe fc51 	bl	8001454 <HAL_GetTick>
 8002bb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bb4:	e008      	b.n	8002bc8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bb6:	f7fe fc4d 	bl	8001454 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e10b      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bc8:	4b4d      	ldr	r3, [pc, #308]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1f0      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bd4:	4b4a      	ldr	r3, [pc, #296]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002bd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bd8:	4b4a      	ldr	r3, [pc, #296]	@ (8002d04 <HAL_RCC_OscConfig+0x6c8>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002be4:	0112      	lsls	r2, r2, #4
 8002be6:	430a      	orrs	r2, r1
 8002be8:	4945      	ldr	r1, [pc, #276]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	628b      	str	r3, [r1, #40]	@ 0x28
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	025b      	lsls	r3, r3, #9
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	041b      	lsls	r3, r3, #16
 8002c0c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c10:	431a      	orrs	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c16:	3b01      	subs	r3, #1
 8002c18:	061b      	lsls	r3, r3, #24
 8002c1a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002c1e:	4938      	ldr	r1, [pc, #224]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002c24:	4b36      	ldr	r3, [pc, #216]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c28:	4a35      	ldr	r2, [pc, #212]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c2a:	f023 0301 	bic.w	r3, r3, #1
 8002c2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c30:	4b33      	ldr	r3, [pc, #204]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c34:	4b34      	ldr	r3, [pc, #208]	@ (8002d08 <HAL_RCC_OscConfig+0x6cc>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c3c:	00d2      	lsls	r2, r2, #3
 8002c3e:	4930      	ldr	r1, [pc, #192]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002c44:	4b2e      	ldr	r3, [pc, #184]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c48:	f023 020c 	bic.w	r2, r3, #12
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c50:	492b      	ldr	r1, [pc, #172]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c56:	4b2a      	ldr	r3, [pc, #168]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5a:	f023 0202 	bic.w	r2, r3, #2
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c62:	4927      	ldr	r1, [pc, #156]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c68:	4b25      	ldr	r3, [pc, #148]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6c:	4a24      	ldr	r2, [pc, #144]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c74:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c78:	4a21      	ldr	r2, [pc, #132]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002c80:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c84:	4a1e      	ldr	r2, [pc, #120]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c90:	4a1b      	ldr	r2, [pc, #108]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c92:	f043 0301 	orr.w	r3, r3, #1
 8002c96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c98:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a18      	ldr	r2, [pc, #96]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002c9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca4:	f7fe fbd6 	bl	8001454 <HAL_GetTick>
 8002ca8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cac:	f7fe fbd2 	bl	8001454 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e090      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cbe:	4b10      	ldr	r3, [pc, #64]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0x670>
 8002cca:	e088      	b.n	8002dde <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002cd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd8:	f7fe fbbc 	bl	8001454 <HAL_GetTick>
 8002cdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce0:	f7fe fbb8 	bl	8001454 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e076      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002cf2:	4b03      	ldr	r3, [pc, #12]	@ (8002d00 <HAL_RCC_OscConfig+0x6c4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x6a4>
 8002cfe:	e06e      	b.n	8002dde <HAL_RCC_OscConfig+0x7a2>
 8002d00:	58024400 	.word	0x58024400
 8002d04:	fffffc0c 	.word	0xfffffc0c
 8002d08:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d0c:	4b36      	ldr	r3, [pc, #216]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d12:	4b35      	ldr	r3, [pc, #212]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d031      	beq.n	8002d84 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	f003 0203 	and.w	r2, r3, #3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d12a      	bne.n	8002d84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	091b      	lsrs	r3, r3, #4
 8002d32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d122      	bne.n	8002d84 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d48:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d11a      	bne.n	8002d84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	0a5b      	lsrs	r3, r3, #9
 8002d52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d5a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d111      	bne.n	8002d84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	0c1b      	lsrs	r3, r3, #16
 8002d64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d108      	bne.n	8002d84 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	0e1b      	lsrs	r3, r3, #24
 8002d76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d7e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d001      	beq.n	8002d88 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e02b      	b.n	8002de0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002d88:	4b17      	ldr	r3, [pc, #92]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8c:	08db      	lsrs	r3, r3, #3
 8002d8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d92:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d01f      	beq.n	8002dde <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002d9e:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da2:	4a11      	ldr	r2, [pc, #68]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002da4:	f023 0301 	bic.w	r3, r3, #1
 8002da8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002daa:	f7fe fb53 	bl	8001454 <HAL_GetTick>
 8002dae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002db0:	bf00      	nop
 8002db2:	f7fe fb4f 	bl	8001454 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d0f9      	beq.n	8002db2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002dc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dec <HAL_RCC_OscConfig+0x7b0>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002dca:	00d2      	lsls	r2, r2, #3
 8002dcc:	4906      	ldr	r1, [pc, #24]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002dd2:	4b05      	ldr	r3, [pc, #20]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd6:	4a04      	ldr	r2, [pc, #16]	@ (8002de8 <HAL_RCC_OscConfig+0x7ac>)
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3730      	adds	r7, #48	@ 0x30
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	58024400 	.word	0x58024400
 8002dec:	ffff0007 	.word	0xffff0007

08002df0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e19c      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e04:	4b8a      	ldr	r3, [pc, #552]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d910      	bls.n	8002e34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e12:	4b87      	ldr	r3, [pc, #540]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 020f 	bic.w	r2, r3, #15
 8002e1a:	4985      	ldr	r1, [pc, #532]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b83      	ldr	r3, [pc, #524]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e184      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d010      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691a      	ldr	r2, [r3, #16]
 8002e44:	4b7b      	ldr	r3, [pc, #492]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d908      	bls.n	8002e62 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e50:	4b78      	ldr	r3, [pc, #480]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	4975      	ldr	r1, [pc, #468]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d010      	beq.n	8002e90 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695a      	ldr	r2, [r3, #20]
 8002e72:	4b70      	ldr	r3, [pc, #448]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e74:	69db      	ldr	r3, [r3, #28]
 8002e76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d908      	bls.n	8002e90 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e7e:	4b6d      	ldr	r3, [pc, #436]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	496a      	ldr	r1, [pc, #424]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0310 	and.w	r3, r3, #16
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d010      	beq.n	8002ebe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	699a      	ldr	r2, [r3, #24]
 8002ea0:	4b64      	ldr	r3, [pc, #400]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d908      	bls.n	8002ebe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002eac:	4b61      	ldr	r3, [pc, #388]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	495e      	ldr	r1, [pc, #376]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0320 	and.w	r3, r3, #32
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d010      	beq.n	8002eec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69da      	ldr	r2, [r3, #28]
 8002ece:	4b59      	ldr	r3, [pc, #356]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d908      	bls.n	8002eec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002eda:	4b56      	ldr	r3, [pc, #344]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	4953      	ldr	r1, [pc, #332]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d010      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	4b4d      	ldr	r3, [pc, #308]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f003 030f 	and.w	r3, r3, #15
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d908      	bls.n	8002f1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f08:	4b4a      	ldr	r3, [pc, #296]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	f023 020f 	bic.w	r2, r3, #15
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	4947      	ldr	r1, [pc, #284]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d055      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f26:	4b43      	ldr	r3, [pc, #268]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	4940      	ldr	r1, [pc, #256]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d107      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f40:	4b3c      	ldr	r3, [pc, #240]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d121      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0f6      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	d107      	bne.n	8002f68 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f58:	4b36      	ldr	r3, [pc, #216]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d115      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0ea      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f70:	4b30      	ldr	r3, [pc, #192]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d109      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0de      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f80:	4b2c      	ldr	r3, [pc, #176]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0d6      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f90:	4b28      	ldr	r3, [pc, #160]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	f023 0207 	bic.w	r2, r3, #7
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4925      	ldr	r1, [pc, #148]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa2:	f7fe fa57 	bl	8001454 <HAL_GetTick>
 8002fa6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa8:	e00a      	b.n	8002fc0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002faa:	f7fe fa53 	bl	8001454 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e0be      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d1eb      	bne.n	8002faa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d010      	beq.n	8003000 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68da      	ldr	r2, [r3, #12]
 8002fe2:	4b14      	ldr	r3, [pc, #80]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d208      	bcs.n	8003000 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fee:	4b11      	ldr	r3, [pc, #68]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	f023 020f 	bic.w	r2, r3, #15
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	490e      	ldr	r1, [pc, #56]	@ (8003034 <HAL_RCC_ClockConfig+0x244>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003000:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 030f 	and.w	r3, r3, #15
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d214      	bcs.n	8003038 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300e:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f023 020f 	bic.w	r2, r3, #15
 8003016:	4906      	ldr	r1, [pc, #24]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	4313      	orrs	r3, r2
 800301c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301e:	4b04      	ldr	r3, [pc, #16]	@ (8003030 <HAL_RCC_ClockConfig+0x240>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 030f 	and.w	r3, r3, #15
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d005      	beq.n	8003038 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e086      	b.n	800313e <HAL_RCC_ClockConfig+0x34e>
 8003030:	52002000 	.word	0x52002000
 8003034:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d010      	beq.n	8003066 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	4b3f      	ldr	r3, [pc, #252]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003050:	429a      	cmp	r2, r3
 8003052:	d208      	bcs.n	8003066 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003054:	4b3c      	ldr	r3, [pc, #240]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	4939      	ldr	r1, [pc, #228]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003062:	4313      	orrs	r3, r2
 8003064:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d010      	beq.n	8003094 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	4b34      	ldr	r3, [pc, #208]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800307e:	429a      	cmp	r2, r3
 8003080:	d208      	bcs.n	8003094 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003082:	4b31      	ldr	r3, [pc, #196]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	492e      	ldr	r1, [pc, #184]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003090:	4313      	orrs	r3, r2
 8003092:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	2b00      	cmp	r3, #0
 800309e:	d010      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	699a      	ldr	r2, [r3, #24]
 80030a4:	4b28      	ldr	r3, [pc, #160]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d208      	bcs.n	80030c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030b0:	4b25      	ldr	r3, [pc, #148]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030b2:	69db      	ldr	r3, [r3, #28]
 80030b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	4922      	ldr	r1, [pc, #136]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0320 	and.w	r3, r3, #32
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d010      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	69da      	ldr	r2, [r3, #28]
 80030d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030da:	429a      	cmp	r2, r3
 80030dc:	d208      	bcs.n	80030f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80030de:	4b1a      	ldr	r3, [pc, #104]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	4917      	ldr	r1, [pc, #92]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80030f0:	f000 f834 	bl	800315c <HAL_RCC_GetSysClockFreq>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4b14      	ldr	r3, [pc, #80]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	4912      	ldr	r1, [pc, #72]	@ (800314c <HAL_RCC_ClockConfig+0x35c>)
 8003102:	5ccb      	ldrb	r3, [r1, r3]
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
 800310c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800310e:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <HAL_RCC_ClockConfig+0x358>)
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f003 030f 	and.w	r3, r3, #15
 8003116:	4a0d      	ldr	r2, [pc, #52]	@ (800314c <HAL_RCC_ClockConfig+0x35c>)
 8003118:	5cd3      	ldrb	r3, [r2, r3]
 800311a:	f003 031f 	and.w	r3, r3, #31
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	fa22 f303 	lsr.w	r3, r2, r3
 8003124:	4a0a      	ldr	r2, [pc, #40]	@ (8003150 <HAL_RCC_ClockConfig+0x360>)
 8003126:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003128:	4a0a      	ldr	r2, [pc, #40]	@ (8003154 <HAL_RCC_ClockConfig+0x364>)
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800312e:	4b0a      	ldr	r3, [pc, #40]	@ (8003158 <HAL_RCC_ClockConfig+0x368>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f7fe f944 	bl	80013c0 <HAL_InitTick>
 8003138:	4603      	mov	r3, r0
 800313a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800313c:	7bfb      	ldrb	r3, [r7, #15]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3718      	adds	r7, #24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	58024400 	.word	0x58024400
 800314c:	08008e44 	.word	0x08008e44
 8003150:	2400000c 	.word	0x2400000c
 8003154:	24000008 	.word	0x24000008
 8003158:	24000010 	.word	0x24000010

0800315c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800315c:	b480      	push	{r7}
 800315e:	b089      	sub	sp, #36	@ 0x24
 8003160:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003162:	4bb3      	ldr	r3, [pc, #716]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800316a:	2b18      	cmp	r3, #24
 800316c:	f200 8155 	bhi.w	800341a <HAL_RCC_GetSysClockFreq+0x2be>
 8003170:	a201      	add	r2, pc, #4	@ (adr r2, 8003178 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003176:	bf00      	nop
 8003178:	080031dd 	.word	0x080031dd
 800317c:	0800341b 	.word	0x0800341b
 8003180:	0800341b 	.word	0x0800341b
 8003184:	0800341b 	.word	0x0800341b
 8003188:	0800341b 	.word	0x0800341b
 800318c:	0800341b 	.word	0x0800341b
 8003190:	0800341b 	.word	0x0800341b
 8003194:	0800341b 	.word	0x0800341b
 8003198:	08003203 	.word	0x08003203
 800319c:	0800341b 	.word	0x0800341b
 80031a0:	0800341b 	.word	0x0800341b
 80031a4:	0800341b 	.word	0x0800341b
 80031a8:	0800341b 	.word	0x0800341b
 80031ac:	0800341b 	.word	0x0800341b
 80031b0:	0800341b 	.word	0x0800341b
 80031b4:	0800341b 	.word	0x0800341b
 80031b8:	08003209 	.word	0x08003209
 80031bc:	0800341b 	.word	0x0800341b
 80031c0:	0800341b 	.word	0x0800341b
 80031c4:	0800341b 	.word	0x0800341b
 80031c8:	0800341b 	.word	0x0800341b
 80031cc:	0800341b 	.word	0x0800341b
 80031d0:	0800341b 	.word	0x0800341b
 80031d4:	0800341b 	.word	0x0800341b
 80031d8:	0800320f 	.word	0x0800320f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031dc:	4b94      	ldr	r3, [pc, #592]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0320 	and.w	r3, r3, #32
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d009      	beq.n	80031fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80031e8:	4b91      	ldr	r3, [pc, #580]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	08db      	lsrs	r3, r3, #3
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	4a90      	ldr	r2, [pc, #576]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031f4:	fa22 f303 	lsr.w	r3, r2, r3
 80031f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80031fa:	e111      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80031fc:	4b8d      	ldr	r3, [pc, #564]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80031fe:	61bb      	str	r3, [r7, #24]
      break;
 8003200:	e10e      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003202:	4b8d      	ldr	r3, [pc, #564]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003204:	61bb      	str	r3, [r7, #24]
      break;
 8003206:	e10b      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003208:	4b8c      	ldr	r3, [pc, #560]	@ (800343c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800320a:	61bb      	str	r3, [r7, #24]
      break;
 800320c:	e108      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800320e:	4b88      	ldr	r3, [pc, #544]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003212:	f003 0303 	and.w	r3, r3, #3
 8003216:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003218:	4b85      	ldr	r3, [pc, #532]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	091b      	lsrs	r3, r3, #4
 800321e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003222:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003224:	4b82      	ldr	r3, [pc, #520]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800322e:	4b80      	ldr	r3, [pc, #512]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003232:	08db      	lsrs	r3, r3, #3
 8003234:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	fb02 f303 	mul.w	r3, r2, r3
 800323e:	ee07 3a90 	vmov	s15, r3
 8003242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003246:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 80e1 	beq.w	8003414 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2b02      	cmp	r3, #2
 8003256:	f000 8083 	beq.w	8003360 <HAL_RCC_GetSysClockFreq+0x204>
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2b02      	cmp	r3, #2
 800325e:	f200 80a1 	bhi.w	80033a4 <HAL_RCC_GetSysClockFreq+0x248>
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_RCC_GetSysClockFreq+0x114>
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d056      	beq.n	800331c <HAL_RCC_GetSysClockFreq+0x1c0>
 800326e:	e099      	b.n	80033a4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003270:	4b6f      	ldr	r3, [pc, #444]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0320 	and.w	r3, r3, #32
 8003278:	2b00      	cmp	r3, #0
 800327a:	d02d      	beq.n	80032d8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800327c:	4b6c      	ldr	r3, [pc, #432]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	08db      	lsrs	r3, r3, #3
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	4a6b      	ldr	r2, [pc, #428]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003288:	fa22 f303 	lsr.w	r3, r2, r3
 800328c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	ee07 3a90 	vmov	s15, r3
 8003294:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	ee07 3a90 	vmov	s15, r3
 800329e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032a6:	4b62      	ldr	r3, [pc, #392]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ae:	ee07 3a90 	vmov	s15, r3
 80032b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80032ba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003440 <HAL_RCC_GetSysClockFreq+0x2e4>
 80032be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80032d6:	e087      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	ee07 3a90 	vmov	s15, r3
 80032de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032e2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003444 <HAL_RCC_GetSysClockFreq+0x2e8>
 80032e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ea:	4b51      	ldr	r3, [pc, #324]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032f2:	ee07 3a90 	vmov	s15, r3
 80032f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80032fe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003440 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003302:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003306:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800330a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800330e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003312:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003316:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800331a:	e065      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003326:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003448 <HAL_RCC_GetSysClockFreq+0x2ec>
 800332a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800332e:	4b40      	ldr	r3, [pc, #256]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003336:	ee07 3a90 	vmov	s15, r3
 800333a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800333e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003342:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003440 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003346:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800334a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800334e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003352:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800335e:	e043      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	ee07 3a90 	vmov	s15, r3
 8003366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800336a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800344c <HAL_RCC_GetSysClockFreq+0x2f0>
 800336e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003372:	4b2f      	ldr	r3, [pc, #188]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800337a:	ee07 3a90 	vmov	s15, r3
 800337e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003382:	ed97 6a02 	vldr	s12, [r7, #8]
 8003386:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003440 <HAL_RCC_GetSysClockFreq+0x2e4>
 800338a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800338e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003392:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003396:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800339a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033a2:	e021      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	ee07 3a90 	vmov	s15, r3
 80033aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003448 <HAL_RCC_GetSysClockFreq+0x2ec>
 80033b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033be:	ee07 3a90 	vmov	s15, r3
 80033c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80033ca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003440 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033e6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80033e8:	4b11      	ldr	r3, [pc, #68]	@ (8003430 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ec:	0a5b      	lsrs	r3, r3, #9
 80033ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033f2:	3301      	adds	r3, #1
 80033f4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	ee07 3a90 	vmov	s15, r3
 80033fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003400:	edd7 6a07 	vldr	s13, [r7, #28]
 8003404:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340c:	ee17 3a90 	vmov	r3, s15
 8003410:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003412:	e005      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	61bb      	str	r3, [r7, #24]
      break;
 8003418:	e002      	b.n	8003420 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800341a:	4b07      	ldr	r3, [pc, #28]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800341c:	61bb      	str	r3, [r7, #24]
      break;
 800341e:	bf00      	nop
  }

  return sysclockfreq;
 8003420:	69bb      	ldr	r3, [r7, #24]
}
 8003422:	4618      	mov	r0, r3
 8003424:	3724      	adds	r7, #36	@ 0x24
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	58024400 	.word	0x58024400
 8003434:	03d09000 	.word	0x03d09000
 8003438:	003d0900 	.word	0x003d0900
 800343c:	007a1200 	.word	0x007a1200
 8003440:	46000000 	.word	0x46000000
 8003444:	4c742400 	.word	0x4c742400
 8003448:	4a742400 	.word	0x4a742400
 800344c:	4af42400 	.word	0x4af42400

08003450 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003456:	f7ff fe81 	bl	800315c <HAL_RCC_GetSysClockFreq>
 800345a:	4602      	mov	r2, r0
 800345c:	4b10      	ldr	r3, [pc, #64]	@ (80034a0 <HAL_RCC_GetHCLKFreq+0x50>)
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	0a1b      	lsrs	r3, r3, #8
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	490f      	ldr	r1, [pc, #60]	@ (80034a4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003468:	5ccb      	ldrb	r3, [r1, r3]
 800346a:	f003 031f 	and.w	r3, r3, #31
 800346e:	fa22 f303 	lsr.w	r3, r2, r3
 8003472:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003474:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	f003 030f 	and.w	r3, r3, #15
 800347c:	4a09      	ldr	r2, [pc, #36]	@ (80034a4 <HAL_RCC_GetHCLKFreq+0x54>)
 800347e:	5cd3      	ldrb	r3, [r2, r3]
 8003480:	f003 031f 	and.w	r3, r3, #31
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	fa22 f303 	lsr.w	r3, r2, r3
 800348a:	4a07      	ldr	r2, [pc, #28]	@ (80034a8 <HAL_RCC_GetHCLKFreq+0x58>)
 800348c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800348e:	4a07      	ldr	r2, [pc, #28]	@ (80034ac <HAL_RCC_GetHCLKFreq+0x5c>)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003494:	4b04      	ldr	r3, [pc, #16]	@ (80034a8 <HAL_RCC_GetHCLKFreq+0x58>)
 8003496:	681b      	ldr	r3, [r3, #0]
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	58024400 	.word	0x58024400
 80034a4:	08008e44 	.word	0x08008e44
 80034a8:	2400000c 	.word	0x2400000c
 80034ac:	24000008 	.word	0x24000008

080034b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80034b4:	f7ff ffcc 	bl	8003450 <HAL_RCC_GetHCLKFreq>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	4904      	ldr	r1, [pc, #16]	@ (80034d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034c6:	5ccb      	ldrb	r3, [r1, r3]
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	58024400 	.word	0x58024400
 80034d8:	08008e44 	.word	0x08008e44

080034dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80034e0:	f7ff ffb6 	bl	8003450 <HAL_RCC_GetHCLKFreq>
 80034e4:	4602      	mov	r2, r0
 80034e6:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	4904      	ldr	r1, [pc, #16]	@ (8003504 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034f2:	5ccb      	ldrb	r3, [r1, r3]
 80034f4:	f003 031f 	and.w	r3, r3, #31
 80034f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	58024400 	.word	0x58024400
 8003504:	08008e44 	.word	0x08008e44

08003508 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800350c:	b0c6      	sub	sp, #280	@ 0x118
 800350e:	af00      	add	r7, sp, #0
 8003510:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003514:	2300      	movs	r3, #0
 8003516:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800351a:	2300      	movs	r3, #0
 800351c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003528:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800352c:	2500      	movs	r5, #0
 800352e:	ea54 0305 	orrs.w	r3, r4, r5
 8003532:	d049      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003534:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003538:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800353a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800353e:	d02f      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003540:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003544:	d828      	bhi.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003546:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800354a:	d01a      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800354c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003550:	d822      	bhi.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800355a:	d007      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800355c:	e01c      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800355e:	4bab      	ldr	r3, [pc, #684]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	4aaa      	ldr	r2, [pc, #680]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003568:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800356a:	e01a      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800356c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003570:	3308      	adds	r3, #8
 8003572:	2102      	movs	r1, #2
 8003574:	4618      	mov	r0, r3
 8003576:	f001 fc25 	bl	8004dc4 <RCCEx_PLL2_Config>
 800357a:	4603      	mov	r3, r0
 800357c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003580:	e00f      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003582:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003586:	3328      	adds	r3, #40	@ 0x28
 8003588:	2102      	movs	r1, #2
 800358a:	4618      	mov	r0, r3
 800358c:	f001 fccc 	bl	8004f28 <RCCEx_PLL3_Config>
 8003590:	4603      	mov	r3, r0
 8003592:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003596:	e004      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800359e:	e000      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80035a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10a      	bne.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80035aa:	4b98      	ldr	r3, [pc, #608]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80035ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80035b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035b8:	4a94      	ldr	r2, [pc, #592]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80035ba:	430b      	orrs	r3, r1
 80035bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80035be:	e003      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80035c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80035d4:	f04f 0900 	mov.w	r9, #0
 80035d8:	ea58 0309 	orrs.w	r3, r8, r9
 80035dc:	d047      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80035de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d82a      	bhi.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80035e8:	a201      	add	r2, pc, #4	@ (adr r2, 80035f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80035ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ee:	bf00      	nop
 80035f0:	08003605 	.word	0x08003605
 80035f4:	08003613 	.word	0x08003613
 80035f8:	08003629 	.word	0x08003629
 80035fc:	08003647 	.word	0x08003647
 8003600:	08003647 	.word	0x08003647
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003604:	4b81      	ldr	r3, [pc, #516]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	4a80      	ldr	r2, [pc, #512]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800360a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800360e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003610:	e01a      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003616:	3308      	adds	r3, #8
 8003618:	2100      	movs	r1, #0
 800361a:	4618      	mov	r0, r3
 800361c:	f001 fbd2 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003620:	4603      	mov	r3, r0
 8003622:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003626:	e00f      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800362c:	3328      	adds	r3, #40	@ 0x28
 800362e:	2100      	movs	r1, #0
 8003630:	4618      	mov	r0, r3
 8003632:	f001 fc79 	bl	8004f28 <RCCEx_PLL3_Config>
 8003636:	4603      	mov	r3, r0
 8003638:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800363c:	e004      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003644:	e000      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003646:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003648:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10a      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003650:	4b6e      	ldr	r3, [pc, #440]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003654:	f023 0107 	bic.w	r1, r3, #7
 8003658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800365c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365e:	4a6b      	ldr	r2, [pc, #428]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003660:	430b      	orrs	r3, r1
 8003662:	6513      	str	r3, [r2, #80]	@ 0x50
 8003664:	e003      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003666:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800366a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800366e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003676:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800367a:	f04f 0b00 	mov.w	fp, #0
 800367e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003682:	d05b      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003688:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800368c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003690:	d03b      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003692:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003696:	d834      	bhi.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003698:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800369c:	d037      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800369e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80036a2:	d82e      	bhi.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80036a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036a8:	d033      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80036aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80036ae:	d828      	bhi.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80036b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036b4:	d01a      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80036b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036ba:	d822      	bhi.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80036c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036c4:	d007      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80036c6:	e01c      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c8:	4b50      	ldr	r3, [pc, #320]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80036ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036cc:	4a4f      	ldr	r2, [pc, #316]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80036ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036d4:	e01e      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036da:	3308      	adds	r3, #8
 80036dc:	2100      	movs	r1, #0
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 fb70 	bl	8004dc4 <RCCEx_PLL2_Config>
 80036e4:	4603      	mov	r3, r0
 80036e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036ea:	e013      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036f0:	3328      	adds	r3, #40	@ 0x28
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f001 fc17 	bl	8004f28 <RCCEx_PLL3_Config>
 80036fa:	4603      	mov	r3, r0
 80036fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003700:	e008      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003708:	e004      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800370a:	bf00      	nop
 800370c:	e002      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800370e:	bf00      	nop
 8003710:	e000      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10b      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800371c:	4b3b      	ldr	r3, [pc, #236]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800371e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003720:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003728:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800372c:	4a37      	ldr	r2, [pc, #220]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800372e:	430b      	orrs	r3, r1
 8003730:	6593      	str	r3, [r2, #88]	@ 0x58
 8003732:	e003      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003734:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003738:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800373c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003744:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003748:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800374c:	2300      	movs	r3, #0
 800374e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003752:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003756:	460b      	mov	r3, r1
 8003758:	4313      	orrs	r3, r2
 800375a:	d05d      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800375c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003760:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003764:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003768:	d03b      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800376a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800376e:	d834      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003770:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003774:	d037      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003776:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800377a:	d82e      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800377c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003780:	d033      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003782:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003786:	d828      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800378c:	d01a      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800378e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003792:	d822      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800379c:	d007      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800379e:	e01c      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a0:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80037a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a4:	4a19      	ldr	r2, [pc, #100]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80037a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037ac:	e01e      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037b2:	3308      	adds	r3, #8
 80037b4:	2100      	movs	r1, #0
 80037b6:	4618      	mov	r0, r3
 80037b8:	f001 fb04 	bl	8004dc4 <RCCEx_PLL2_Config>
 80037bc:	4603      	mov	r3, r0
 80037be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80037c2:	e013      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037c8:	3328      	adds	r3, #40	@ 0x28
 80037ca:	2100      	movs	r1, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	f001 fbab 	bl	8004f28 <RCCEx_PLL3_Config>
 80037d2:	4603      	mov	r3, r0
 80037d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037d8:	e008      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80037e0:	e004      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80037e2:	bf00      	nop
 80037e4:	e002      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80037e6:	bf00      	nop
 80037e8:	e000      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80037ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10d      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037f4:	4b05      	ldr	r3, [pc, #20]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80037f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003800:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003804:	4a01      	ldr	r2, [pc, #4]	@ (800380c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003806:	430b      	orrs	r3, r1
 8003808:	6593      	str	r3, [r2, #88]	@ 0x58
 800380a:	e005      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800380c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003810:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003814:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800381c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003820:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003824:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003828:	2300      	movs	r3, #0
 800382a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800382e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003832:	460b      	mov	r3, r1
 8003834:	4313      	orrs	r3, r2
 8003836:	d03a      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800383c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383e:	2b30      	cmp	r3, #48	@ 0x30
 8003840:	d01f      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003842:	2b30      	cmp	r3, #48	@ 0x30
 8003844:	d819      	bhi.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003846:	2b20      	cmp	r3, #32
 8003848:	d00c      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800384a:	2b20      	cmp	r3, #32
 800384c:	d815      	bhi.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800384e:	2b00      	cmp	r3, #0
 8003850:	d019      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003852:	2b10      	cmp	r3, #16
 8003854:	d111      	bne.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003856:	4baa      	ldr	r3, [pc, #680]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385a:	4aa9      	ldr	r2, [pc, #676]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800385c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003860:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003862:	e011      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003868:	3308      	adds	r3, #8
 800386a:	2102      	movs	r1, #2
 800386c:	4618      	mov	r0, r3
 800386e:	f001 faa9 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003872:	4603      	mov	r3, r0
 8003874:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003878:	e006      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003880:	e002      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003882:	bf00      	nop
 8003884:	e000      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003888:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10a      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003890:	4b9b      	ldr	r3, [pc, #620]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003894:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800389c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800389e:	4a98      	ldr	r2, [pc, #608]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80038a0:	430b      	orrs	r3, r1
 80038a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038a4:	e003      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80038ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80038ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80038be:	2300      	movs	r3, #0
 80038c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80038c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80038c8:	460b      	mov	r3, r1
 80038ca:	4313      	orrs	r3, r2
 80038cc:	d051      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80038ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038d8:	d035      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80038da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038de:	d82e      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80038e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038e4:	d031      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x442>
 80038e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80038ea:	d828      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80038ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f0:	d01a      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80038f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f6:	d822      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80038fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003900:	d007      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8003902:	e01c      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003904:	4b7e      	ldr	r3, [pc, #504]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003908:	4a7d      	ldr	r2, [pc, #500]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800390a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800390e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003910:	e01c      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003912:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003916:	3308      	adds	r3, #8
 8003918:	2100      	movs	r1, #0
 800391a:	4618      	mov	r0, r3
 800391c:	f001 fa52 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003920:	4603      	mov	r3, r0
 8003922:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003926:	e011      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800392c:	3328      	adds	r3, #40	@ 0x28
 800392e:	2100      	movs	r1, #0
 8003930:	4618      	mov	r0, r3
 8003932:	f001 faf9 	bl	8004f28 <RCCEx_PLL3_Config>
 8003936:	4603      	mov	r3, r0
 8003938:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800393c:	e006      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003944:	e002      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003946:	bf00      	nop
 8003948:	e000      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800394a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800394c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10a      	bne.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003954:	4b6a      	ldr	r3, [pc, #424]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003958:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800395c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003962:	4a67      	ldr	r2, [pc, #412]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003964:	430b      	orrs	r3, r1
 8003966:	6513      	str	r3, [r2, #80]	@ 0x50
 8003968:	e003      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800396a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800396e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800397e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003982:	2300      	movs	r3, #0
 8003984:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003988:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800398c:	460b      	mov	r3, r1
 800398e:	4313      	orrs	r3, r2
 8003990:	d053      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003998:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800399c:	d033      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800399e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039a2:	d82c      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80039a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039a8:	d02f      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x502>
 80039aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80039ae:	d826      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80039b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039b4:	d02b      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x506>
 80039b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80039ba:	d820      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80039bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039c0:	d012      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80039c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039c6:	d81a      	bhi.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d022      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80039cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d0:	d115      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039d6:	3308      	adds	r3, #8
 80039d8:	2101      	movs	r1, #1
 80039da:	4618      	mov	r0, r3
 80039dc:	f001 f9f2 	bl	8004dc4 <RCCEx_PLL2_Config>
 80039e0:	4603      	mov	r3, r0
 80039e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039e6:	e015      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039ec:	3328      	adds	r3, #40	@ 0x28
 80039ee:	2101      	movs	r1, #1
 80039f0:	4618      	mov	r0, r3
 80039f2:	f001 fa99 	bl	8004f28 <RCCEx_PLL3_Config>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039fc:	e00a      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a04:	e006      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003a06:	bf00      	nop
 8003a08:	e004      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003a0a:	bf00      	nop
 8003a0c:	e002      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003a0e:	bf00      	nop
 8003a10:	e000      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003a12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10a      	bne.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a1c:	4b38      	ldr	r3, [pc, #224]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a20:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2a:	4a35      	ldr	r2, [pc, #212]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a30:	e003      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a42:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003a46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003a50:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a54:	460b      	mov	r3, r1
 8003a56:	4313      	orrs	r3, r2
 8003a58:	d058      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a66:	d033      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003a68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a6c:	d82c      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a72:	d02f      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a78:	d826      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003a7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a7e:	d02b      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003a80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a84:	d820      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003a86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a8a:	d012      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003a8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a90:	d81a      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d022      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003a96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a9a:	d115      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aa0:	3308      	adds	r3, #8
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f001 f98d 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ab0:	e015      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ab6:	3328      	adds	r3, #40	@ 0x28
 8003ab8:	2101      	movs	r1, #1
 8003aba:	4618      	mov	r0, r3
 8003abc:	f001 fa34 	bl	8004f28 <RCCEx_PLL3_Config>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003ac6:	e00a      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ace:	e006      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003ad0:	bf00      	nop
 8003ad2:	e004      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003ad4:	bf00      	nop
 8003ad6:	e002      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003ad8:	bf00      	nop
 8003ada:	e000      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003adc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ade:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10e      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ae6:	4b06      	ldr	r3, [pc, #24]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003af2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003af6:	4a02      	ldr	r2, [pc, #8]	@ (8003b00 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003af8:	430b      	orrs	r3, r1
 8003afa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003afc:	e006      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003afe:	bf00      	nop
 8003b00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003b18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003b22:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003b26:	460b      	mov	r3, r1
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	d037      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b36:	d00e      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003b38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b3c:	d816      	bhi.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d018      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003b42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b46:	d111      	bne.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b48:	4bc4      	ldr	r3, [pc, #784]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4c:	4ac3      	ldr	r2, [pc, #780]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b54:	e00f      	b.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b5a:	3308      	adds	r3, #8
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f001 f930 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003b64:	4603      	mov	r3, r0
 8003b66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b6a:	e004      	b.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b72:	e000      	b.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003b74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10a      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b7e:	4bb7      	ldr	r3, [pc, #732]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b82:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b8c:	4ab3      	ldr	r2, [pc, #716]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003b8e:	430b      	orrs	r3, r1
 8003b90:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b92:	e003      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003ba8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bac:	2300      	movs	r3, #0
 8003bae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003bb2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	d039      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d81c      	bhi.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bcc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bcc:	08003c09 	.word	0x08003c09
 8003bd0:	08003bdd 	.word	0x08003bdd
 8003bd4:	08003beb 	.word	0x08003beb
 8003bd8:	08003c09 	.word	0x08003c09
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bdc:	4b9f      	ldr	r3, [pc, #636]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be0:	4a9e      	ldr	r2, [pc, #632]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003be8:	e00f      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bee:	3308      	adds	r3, #8
 8003bf0:	2102      	movs	r1, #2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f001 f8e6 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003bfe:	e004      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c06:	e000      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003c08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10a      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003c12:	4b92      	ldr	r3, [pc, #584]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c16:	f023 0103 	bic.w	r1, r3, #3
 8003c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c20:	4a8e      	ldr	r2, [pc, #568]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c22:	430b      	orrs	r3, r1
 8003c24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c26:	e003      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c38:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003c3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c40:	2300      	movs	r3, #0
 8003c42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c46:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	f000 8099 	beq.w	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c52:	4b83      	ldr	r3, [pc, #524]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a82      	ldr	r2, [pc, #520]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c5e:	f7fd fbf9 	bl	8001454 <HAL_GetTick>
 8003c62:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c66:	e00b      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c68:	f7fd fbf4 	bl	8001454 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b64      	cmp	r3, #100	@ 0x64
 8003c76:	d903      	bls.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c7e:	e005      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c80:	4b77      	ldr	r3, [pc, #476]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0ed      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003c8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d173      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c94:	4b71      	ldr	r3, [pc, #452]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ca0:	4053      	eors	r3, r2
 8003ca2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d015      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003caa:	4b6c      	ldr	r3, [pc, #432]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cb2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cb6:	4b69      	ldr	r3, [pc, #420]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cba:	4a68      	ldr	r2, [pc, #416]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003cc2:	4b66      	ldr	r3, [pc, #408]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc6:	4a65      	ldr	r2, [pc, #404]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ccc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003cce:	4a63      	ldr	r2, [pc, #396]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cd4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ce2:	d118      	bne.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fd fbb6 	bl	8001454 <HAL_GetTick>
 8003ce8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cec:	e00d      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cee:	f7fd fbb1 	bl	8001454 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003cf8:	1ad2      	subs	r2, r2, r3
 8003cfa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d903      	bls.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003d08:	e005      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d0a:	4b54      	ldr	r3, [pc, #336]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0eb      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003d16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d129      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d2e:	d10e      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003d30:	4b4a      	ldr	r3, [pc, #296]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003d38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d40:	091a      	lsrs	r2, r3, #4
 8003d42:	4b48      	ldr	r3, [pc, #288]	@ (8003e64 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003d44:	4013      	ands	r3, r2
 8003d46:	4a45      	ldr	r2, [pc, #276]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d48:	430b      	orrs	r3, r1
 8003d4a:	6113      	str	r3, [r2, #16]
 8003d4c:	e005      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003d4e:	4b43      	ldr	r3, [pc, #268]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	4a42      	ldr	r2, [pc, #264]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d58:	6113      	str	r3, [r2, #16]
 8003d5a:	4b40      	ldr	r3, [pc, #256]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d5c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d6a:	4a3c      	ldr	r2, [pc, #240]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d70:	e008      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003d7a:	e003      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8c:	f002 0301 	and.w	r3, r2, #1
 8003d90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d94:	2300      	movs	r3, #0
 8003d96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003d9a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f000 808f 	beq.w	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003daa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dac:	2b28      	cmp	r3, #40	@ 0x28
 8003dae:	d871      	bhi.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003db0:	a201      	add	r2, pc, #4	@ (adr r2, 8003db8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db6:	bf00      	nop
 8003db8:	08003e9d 	.word	0x08003e9d
 8003dbc:	08003e95 	.word	0x08003e95
 8003dc0:	08003e95 	.word	0x08003e95
 8003dc4:	08003e95 	.word	0x08003e95
 8003dc8:	08003e95 	.word	0x08003e95
 8003dcc:	08003e95 	.word	0x08003e95
 8003dd0:	08003e95 	.word	0x08003e95
 8003dd4:	08003e95 	.word	0x08003e95
 8003dd8:	08003e69 	.word	0x08003e69
 8003ddc:	08003e95 	.word	0x08003e95
 8003de0:	08003e95 	.word	0x08003e95
 8003de4:	08003e95 	.word	0x08003e95
 8003de8:	08003e95 	.word	0x08003e95
 8003dec:	08003e95 	.word	0x08003e95
 8003df0:	08003e95 	.word	0x08003e95
 8003df4:	08003e95 	.word	0x08003e95
 8003df8:	08003e7f 	.word	0x08003e7f
 8003dfc:	08003e95 	.word	0x08003e95
 8003e00:	08003e95 	.word	0x08003e95
 8003e04:	08003e95 	.word	0x08003e95
 8003e08:	08003e95 	.word	0x08003e95
 8003e0c:	08003e95 	.word	0x08003e95
 8003e10:	08003e95 	.word	0x08003e95
 8003e14:	08003e95 	.word	0x08003e95
 8003e18:	08003e9d 	.word	0x08003e9d
 8003e1c:	08003e95 	.word	0x08003e95
 8003e20:	08003e95 	.word	0x08003e95
 8003e24:	08003e95 	.word	0x08003e95
 8003e28:	08003e95 	.word	0x08003e95
 8003e2c:	08003e95 	.word	0x08003e95
 8003e30:	08003e95 	.word	0x08003e95
 8003e34:	08003e95 	.word	0x08003e95
 8003e38:	08003e9d 	.word	0x08003e9d
 8003e3c:	08003e95 	.word	0x08003e95
 8003e40:	08003e95 	.word	0x08003e95
 8003e44:	08003e95 	.word	0x08003e95
 8003e48:	08003e95 	.word	0x08003e95
 8003e4c:	08003e95 	.word	0x08003e95
 8003e50:	08003e95 	.word	0x08003e95
 8003e54:	08003e95 	.word	0x08003e95
 8003e58:	08003e9d 	.word	0x08003e9d
 8003e5c:	58024400 	.word	0x58024400
 8003e60:	58024800 	.word	0x58024800
 8003e64:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e6c:	3308      	adds	r3, #8
 8003e6e:	2101      	movs	r1, #1
 8003e70:	4618      	mov	r0, r3
 8003e72:	f000 ffa7 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e7c:	e00f      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e82:	3328      	adds	r3, #40	@ 0x28
 8003e84:	2101      	movs	r1, #1
 8003e86:	4618      	mov	r0, r3
 8003e88:	f001 f84e 	bl	8004f28 <RCCEx_PLL3_Config>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e92:	e004      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003e9a:	e000      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10a      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ea6:	4bbf      	ldr	r3, [pc, #764]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eaa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003eae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003eb4:	4abb      	ldr	r2, [pc, #748]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003eb6:	430b      	orrs	r3, r1
 8003eb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003eba:	e003      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ec0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003ec4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ecc:	f002 0302 	and.w	r3, r2, #2
 8003ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003eda:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	d041      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ee8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eea:	2b05      	cmp	r3, #5
 8003eec:	d824      	bhi.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003eee:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8003ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef4:	08003f41 	.word	0x08003f41
 8003ef8:	08003f0d 	.word	0x08003f0d
 8003efc:	08003f23 	.word	0x08003f23
 8003f00:	08003f41 	.word	0x08003f41
 8003f04:	08003f41 	.word	0x08003f41
 8003f08:	08003f41 	.word	0x08003f41
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f10:	3308      	adds	r3, #8
 8003f12:	2101      	movs	r1, #1
 8003f14:	4618      	mov	r0, r3
 8003f16:	f000 ff55 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f20:	e00f      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f26:	3328      	adds	r3, #40	@ 0x28
 8003f28:	2101      	movs	r1, #1
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 fffc 	bl	8004f28 <RCCEx_PLL3_Config>
 8003f30:	4603      	mov	r3, r0
 8003f32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003f36:	e004      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f3e:	e000      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8003f40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10a      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f4a:	4b96      	ldr	r3, [pc, #600]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f4e:	f023 0107 	bic.w	r1, r3, #7
 8003f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f58:	4a92      	ldr	r2, [pc, #584]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003f5a:	430b      	orrs	r3, r1
 8003f5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f5e:	e003      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f70:	f002 0304 	and.w	r3, r2, #4
 8003f74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f7e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f82:	460b      	mov	r3, r1
 8003f84:	4313      	orrs	r3, r2
 8003f86:	d044      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f90:	2b05      	cmp	r3, #5
 8003f92:	d825      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003f94:	a201      	add	r2, pc, #4	@ (adr r2, 8003f9c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9a:	bf00      	nop
 8003f9c:	08003fe9 	.word	0x08003fe9
 8003fa0:	08003fb5 	.word	0x08003fb5
 8003fa4:	08003fcb 	.word	0x08003fcb
 8003fa8:	08003fe9 	.word	0x08003fe9
 8003fac:	08003fe9 	.word	0x08003fe9
 8003fb0:	08003fe9 	.word	0x08003fe9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fb8:	3308      	adds	r3, #8
 8003fba:	2101      	movs	r1, #1
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 ff01 	bl	8004dc4 <RCCEx_PLL2_Config>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fc8:	e00f      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fce:	3328      	adds	r3, #40	@ 0x28
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 ffa8 	bl	8004f28 <RCCEx_PLL3_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003fde:	e004      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003fe6:	e000      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10b      	bne.n	800400a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ff2:	4b6c      	ldr	r3, [pc, #432]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff6:	f023 0107 	bic.w	r1, r3, #7
 8003ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004002:	4a68      	ldr	r2, [pc, #416]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004004:	430b      	orrs	r3, r1
 8004006:	6593      	str	r3, [r2, #88]	@ 0x58
 8004008:	e003      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800400a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800400e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401a:	f002 0320 	and.w	r3, r2, #32
 800401e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004022:	2300      	movs	r3, #0
 8004024:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004028:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800402c:	460b      	mov	r3, r1
 800402e:	4313      	orrs	r3, r2
 8004030:	d055      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004036:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800403a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800403e:	d033      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004040:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004044:	d82c      	bhi.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800404a:	d02f      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800404c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004050:	d826      	bhi.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004052:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004056:	d02b      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004058:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800405c:	d820      	bhi.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800405e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004062:	d012      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004064:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004068:	d81a      	bhi.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800406a:	2b00      	cmp	r3, #0
 800406c:	d022      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800406e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004072:	d115      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004078:	3308      	adds	r3, #8
 800407a:	2100      	movs	r1, #0
 800407c:	4618      	mov	r0, r3
 800407e:	f000 fea1 	bl	8004dc4 <RCCEx_PLL2_Config>
 8004082:	4603      	mov	r3, r0
 8004084:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004088:	e015      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800408a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800408e:	3328      	adds	r3, #40	@ 0x28
 8004090:	2102      	movs	r1, #2
 8004092:	4618      	mov	r0, r3
 8004094:	f000 ff48 	bl	8004f28 <RCCEx_PLL3_Config>
 8004098:	4603      	mov	r3, r0
 800409a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800409e:	e00a      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80040a6:	e006      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80040a8:	bf00      	nop
 80040aa:	e004      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80040ac:	bf00      	nop
 80040ae:	e002      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80040b0:	bf00      	nop
 80040b2:	e000      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80040b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10b      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040be:	4b39      	ldr	r3, [pc, #228]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80040c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80040c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040ce:	4a35      	ldr	r2, [pc, #212]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80040d0:	430b      	orrs	r3, r1
 80040d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80040d4:	e003      	b.n	80040de <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80040ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040ee:	2300      	movs	r3, #0
 80040f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040f4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80040f8:	460b      	mov	r3, r1
 80040fa:	4313      	orrs	r3, r2
 80040fc:	d058      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004102:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004106:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800410a:	d033      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800410c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004110:	d82c      	bhi.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004116:	d02f      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800411c:	d826      	bhi.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800411e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004122:	d02b      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004124:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004128:	d820      	bhi.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800412a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800412e:	d012      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004130:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004134:	d81a      	bhi.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004136:	2b00      	cmp	r3, #0
 8004138:	d022      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800413a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800413e:	d115      	bne.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004140:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004144:	3308      	adds	r3, #8
 8004146:	2100      	movs	r1, #0
 8004148:	4618      	mov	r0, r3
 800414a:	f000 fe3b 	bl	8004dc4 <RCCEx_PLL2_Config>
 800414e:	4603      	mov	r3, r0
 8004150:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004154:	e015      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800415a:	3328      	adds	r3, #40	@ 0x28
 800415c:	2102      	movs	r1, #2
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fee2 	bl	8004f28 <RCCEx_PLL3_Config>
 8004164:	4603      	mov	r3, r0
 8004166:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800416a:	e00a      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004172:	e006      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004174:	bf00      	nop
 8004176:	e004      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004178:	bf00      	nop
 800417a:	e002      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800417c:	bf00      	nop
 800417e:	e000      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004182:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10e      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800418a:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800418c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004196:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800419a:	4a02      	ldr	r2, [pc, #8]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800419c:	430b      	orrs	r3, r1
 800419e:	6593      	str	r3, [r2, #88]	@ 0x58
 80041a0:	e006      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80041a2:	bf00      	nop
 80041a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80041b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80041bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041c0:	2300      	movs	r3, #0
 80041c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80041c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80041ca:	460b      	mov	r3, r1
 80041cc:	4313      	orrs	r3, r2
 80041ce:	d055      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80041d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041d8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041dc:	d033      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80041de:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80041e2:	d82c      	bhi.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80041e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041e8:	d02f      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80041ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041ee:	d826      	bhi.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80041f0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041f4:	d02b      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80041f6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041fa:	d820      	bhi.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80041fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004200:	d012      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8004202:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004206:	d81a      	bhi.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004208:	2b00      	cmp	r3, #0
 800420a:	d022      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800420c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004210:	d115      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004216:	3308      	adds	r3, #8
 8004218:	2100      	movs	r1, #0
 800421a:	4618      	mov	r0, r3
 800421c:	f000 fdd2 	bl	8004dc4 <RCCEx_PLL2_Config>
 8004220:	4603      	mov	r3, r0
 8004222:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004226:	e015      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800422c:	3328      	adds	r3, #40	@ 0x28
 800422e:	2102      	movs	r1, #2
 8004230:	4618      	mov	r0, r3
 8004232:	f000 fe79 	bl	8004f28 <RCCEx_PLL3_Config>
 8004236:	4603      	mov	r3, r0
 8004238:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800423c:	e00a      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004244:	e006      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004246:	bf00      	nop
 8004248:	e004      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800424a:	bf00      	nop
 800424c:	e002      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800424e:	bf00      	nop
 8004250:	e000      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004252:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004254:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10b      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800425c:	4ba0      	ldr	r3, [pc, #640]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800425e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004260:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004268:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800426c:	4a9c      	ldr	r2, [pc, #624]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800426e:	430b      	orrs	r3, r1
 8004270:	6593      	str	r3, [r2, #88]	@ 0x58
 8004272:	e003      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004278:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800427c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004284:	f002 0308 	and.w	r3, r2, #8
 8004288:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800428c:	2300      	movs	r3, #0
 800428e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004292:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004296:	460b      	mov	r3, r1
 8004298:	4313      	orrs	r3, r2
 800429a:	d01e      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800429c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a8:	d10c      	bne.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042ae:	3328      	adds	r3, #40	@ 0x28
 80042b0:	2102      	movs	r1, #2
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fe38 	bl	8004f28 <RCCEx_PLL3_Config>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d002      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80042c4:	4b86      	ldr	r3, [pc, #536]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80042c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042d4:	4a82      	ldr	r2, [pc, #520]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80042d6:	430b      	orrs	r3, r1
 80042d8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e2:	f002 0310 	and.w	r3, r2, #16
 80042e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042ea:	2300      	movs	r3, #0
 80042ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042f0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80042f4:	460b      	mov	r3, r1
 80042f6:	4313      	orrs	r3, r2
 80042f8:	d01e      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004306:	d10c      	bne.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800430c:	3328      	adds	r3, #40	@ 0x28
 800430e:	2102      	movs	r1, #2
 8004310:	4618      	mov	r0, r3
 8004312:	f000 fe09 	bl	8004f28 <RCCEx_PLL3_Config>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004322:	4b6f      	ldr	r3, [pc, #444]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004326:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800432a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800432e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004332:	4a6b      	ldr	r2, [pc, #428]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004334:	430b      	orrs	r3, r1
 8004336:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800433c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004340:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004344:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004346:	2300      	movs	r3, #0
 8004348:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800434a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800434e:	460b      	mov	r3, r1
 8004350:	4313      	orrs	r3, r2
 8004352:	d03e      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004358:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800435c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004360:	d022      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004362:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004366:	d81b      	bhi.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800436c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004370:	d00b      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004372:	e015      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004378:	3308      	adds	r3, #8
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fd21 	bl	8004dc4 <RCCEx_PLL2_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004388:	e00f      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800438a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800438e:	3328      	adds	r3, #40	@ 0x28
 8004390:	2102      	movs	r1, #2
 8004392:	4618      	mov	r0, r3
 8004394:	f000 fdc8 	bl	8004f28 <RCCEx_PLL3_Config>
 8004398:	4603      	mov	r3, r0
 800439a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800439e:	e004      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80043a6:	e000      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80043a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10b      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043b2:	4b4b      	ldr	r3, [pc, #300]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80043b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80043ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043c2:	4a47      	ldr	r2, [pc, #284]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80043c4:	430b      	orrs	r3, r1
 80043c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c8:	e003      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80043de:	673b      	str	r3, [r7, #112]	@ 0x70
 80043e0:	2300      	movs	r3, #0
 80043e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80043e4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80043e8:	460b      	mov	r3, r1
 80043ea:	4313      	orrs	r3, r2
 80043ec:	d03b      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80043ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043fa:	d01f      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80043fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004400:	d818      	bhi.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004406:	d003      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004408:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800440c:	d007      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800440e:	e011      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004410:	4b33      	ldr	r3, [pc, #204]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	4a32      	ldr	r2, [pc, #200]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800441a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800441c:	e00f      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800441e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004422:	3328      	adds	r3, #40	@ 0x28
 8004424:	2101      	movs	r1, #1
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fd7e 	bl	8004f28 <RCCEx_PLL3_Config>
 800442c:	4603      	mov	r3, r0
 800442e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004432:	e004      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800443a:	e000      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800443c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800443e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10b      	bne.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004446:	4b26      	ldr	r3, [pc, #152]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800444e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004452:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004456:	4a22      	ldr	r2, [pc, #136]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004458:	430b      	orrs	r3, r1
 800445a:	6553      	str	r3, [r2, #84]	@ 0x54
 800445c:	e003      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004462:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800446a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004472:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004474:	2300      	movs	r3, #0
 8004476:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004478:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800447c:	460b      	mov	r3, r1
 800447e:	4313      	orrs	r3, r2
 8004480:	d034      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004488:	2b00      	cmp	r3, #0
 800448a:	d003      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004490:	d007      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004492:	e011      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004494:	4b12      	ldr	r3, [pc, #72]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004498:	4a11      	ldr	r2, [pc, #68]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800449a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800449e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044a0:	e00e      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044a6:	3308      	adds	r3, #8
 80044a8:	2102      	movs	r1, #2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 fc8a 	bl	8004dc4 <RCCEx_PLL2_Config>
 80044b0:	4603      	mov	r3, r0
 80044b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80044b6:	e003      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80044be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10d      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80044c8:	4b05      	ldr	r3, [pc, #20]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80044ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044d6:	4a02      	ldr	r2, [pc, #8]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80044d8:	430b      	orrs	r3, r1
 80044da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044dc:	e006      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80044de:	bf00      	nop
 80044e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80044fa:	2300      	movs	r3, #0
 80044fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80044fe:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004502:	460b      	mov	r3, r1
 8004504:	4313      	orrs	r3, r2
 8004506:	d00c      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004508:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800450c:	3328      	adds	r3, #40	@ 0x28
 800450e:	2102      	movs	r1, #2
 8004510:	4618      	mov	r0, r3
 8004512:	f000 fd09 	bl	8004f28 <RCCEx_PLL3_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d002      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800452e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004530:	2300      	movs	r3, #0
 8004532:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004534:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004538:	460b      	mov	r3, r1
 800453a:	4313      	orrs	r3, r2
 800453c:	d036      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800453e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004542:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004544:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004548:	d018      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800454a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800454e:	d811      	bhi.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004554:	d014      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800455a:	d80b      	bhi.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d011      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004564:	d106      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004566:	4bb7      	ldr	r3, [pc, #732]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456a:	4ab6      	ldr	r2, [pc, #728]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800456c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004570:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004572:	e008      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800457a:	e004      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800457c:	bf00      	nop
 800457e:	e002      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004580:	bf00      	nop
 8004582:	e000      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004584:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004586:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10a      	bne.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800458e:	4bad      	ldr	r3, [pc, #692]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004592:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004596:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800459a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800459c:	4aa9      	ldr	r2, [pc, #676]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800459e:	430b      	orrs	r3, r1
 80045a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80045a2:	e003      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80045b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80045ba:	2300      	movs	r3, #0
 80045bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80045be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045c2:	460b      	mov	r3, r1
 80045c4:	4313      	orrs	r3, r2
 80045c6:	d009      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045c8:	4b9e      	ldr	r3, [pc, #632]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80045ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80045d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d6:	4a9b      	ldr	r2, [pc, #620]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80045d8:	430b      	orrs	r3, r1
 80045da:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80045e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045ea:	2300      	movs	r3, #0
 80045ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045ee:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80045f2:	460b      	mov	r3, r1
 80045f4:	4313      	orrs	r3, r2
 80045f6:	d009      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045f8:	4b92      	ldr	r3, [pc, #584]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80045fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004604:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004606:	4a8f      	ldr	r2, [pc, #572]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004608:	430b      	orrs	r3, r1
 800460a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800460c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004614:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004618:	643b      	str	r3, [r7, #64]	@ 0x40
 800461a:	2300      	movs	r3, #0
 800461c:	647b      	str	r3, [r7, #68]	@ 0x44
 800461e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004622:	460b      	mov	r3, r1
 8004624:	4313      	orrs	r3, r2
 8004626:	d00e      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004628:	4b86      	ldr	r3, [pc, #536]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	4a85      	ldr	r2, [pc, #532]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800462e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004632:	6113      	str	r3, [r2, #16]
 8004634:	4b83      	ldr	r3, [pc, #524]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004636:	6919      	ldr	r1, [r3, #16]
 8004638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800463c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004640:	4a80      	ldr	r2, [pc, #512]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004642:	430b      	orrs	r3, r1
 8004644:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800464a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004652:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004654:	2300      	movs	r3, #0
 8004656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004658:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800465c:	460b      	mov	r3, r1
 800465e:	4313      	orrs	r3, r2
 8004660:	d009      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004662:	4b78      	ldr	r3, [pc, #480]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004666:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800466a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800466e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004670:	4a74      	ldr	r2, [pc, #464]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004672:	430b      	orrs	r3, r1
 8004674:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800467a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004682:	633b      	str	r3, [r7, #48]	@ 0x30
 8004684:	2300      	movs	r3, #0
 8004686:	637b      	str	r3, [r7, #52]	@ 0x34
 8004688:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800468c:	460b      	mov	r3, r1
 800468e:	4313      	orrs	r3, r2
 8004690:	d00a      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004692:	4b6c      	ldr	r3, [pc, #432]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004696:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800469a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	4a68      	ldr	r2, [pc, #416]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80046a4:	430b      	orrs	r3, r1
 80046a6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80046a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b0:	2100      	movs	r1, #0
 80046b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80046b4:	f003 0301 	and.w	r3, r3, #1
 80046b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046be:	460b      	mov	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	d011      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046c8:	3308      	adds	r3, #8
 80046ca:	2100      	movs	r1, #0
 80046cc:	4618      	mov	r0, r3
 80046ce:	f000 fb79 	bl	8004dc4 <RCCEx_PLL2_Config>
 80046d2:	4603      	mov	r3, r0
 80046d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80046d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80046e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f0:	2100      	movs	r1, #0
 80046f2:	6239      	str	r1, [r7, #32]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046fa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80046fe:	460b      	mov	r3, r1
 8004700:	4313      	orrs	r3, r2
 8004702:	d011      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004708:	3308      	adds	r3, #8
 800470a:	2101      	movs	r1, #1
 800470c:	4618      	mov	r0, r3
 800470e:	f000 fb59 	bl	8004dc4 <RCCEx_PLL2_Config>
 8004712:	4603      	mov	r3, r0
 8004714:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004718:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004720:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004724:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800472c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004730:	2100      	movs	r1, #0
 8004732:	61b9      	str	r1, [r7, #24]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	61fb      	str	r3, [r7, #28]
 800473a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800473e:	460b      	mov	r3, r1
 8004740:	4313      	orrs	r3, r2
 8004742:	d011      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004748:	3308      	adds	r3, #8
 800474a:	2102      	movs	r1, #2
 800474c:	4618      	mov	r0, r3
 800474e:	f000 fb39 	bl	8004dc4 <RCCEx_PLL2_Config>
 8004752:	4603      	mov	r3, r0
 8004754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004758:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004764:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800476c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004770:	2100      	movs	r1, #0
 8004772:	6139      	str	r1, [r7, #16]
 8004774:	f003 0308 	and.w	r3, r3, #8
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800477e:	460b      	mov	r3, r1
 8004780:	4313      	orrs	r3, r2
 8004782:	d011      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004788:	3328      	adds	r3, #40	@ 0x28
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fbcb 	bl	8004f28 <RCCEx_PLL3_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800479c:	2b00      	cmp	r3, #0
 800479e:	d003      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80047a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b0:	2100      	movs	r1, #0
 80047b2:	60b9      	str	r1, [r7, #8]
 80047b4:	f003 0310 	and.w	r3, r3, #16
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047be:	460b      	mov	r3, r1
 80047c0:	4313      	orrs	r3, r2
 80047c2:	d011      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c8:	3328      	adds	r3, #40	@ 0x28
 80047ca:	2101      	movs	r1, #1
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 fbab 	bl	8004f28 <RCCEx_PLL3_Config>
 80047d2:	4603      	mov	r3, r0
 80047d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80047d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d003      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80047e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f0:	2100      	movs	r1, #0
 80047f2:	6039      	str	r1, [r7, #0]
 80047f4:	f003 0320 	and.w	r3, r3, #32
 80047f8:	607b      	str	r3, [r7, #4]
 80047fa:	e9d7 1200 	ldrd	r1, r2, [r7]
 80047fe:	460b      	mov	r3, r1
 8004800:	4313      	orrs	r3, r2
 8004802:	d011      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004804:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004808:	3328      	adds	r3, #40	@ 0x28
 800480a:	2102      	movs	r1, #2
 800480c:	4618      	mov	r0, r3
 800480e:	f000 fb8b 	bl	8004f28 <RCCEx_PLL3_Config>
 8004812:	4603      	mov	r3, r0
 8004814:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004818:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800481c:	2b00      	cmp	r3, #0
 800481e:	d003      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004820:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004824:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8004828:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8004830:	2300      	movs	r3, #0
 8004832:	e000      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
}
 8004836:	4618      	mov	r0, r3
 8004838:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800483c:	46bd      	mov	sp, r7
 800483e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004842:	bf00      	nop
 8004844:	58024400 	.word	0x58024400

08004848 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800484c:	f7fe fe00 	bl	8003450 <HAL_RCC_GetHCLKFreq>
 8004850:	4602      	mov	r2, r0
 8004852:	4b06      	ldr	r3, [pc, #24]	@ (800486c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	091b      	lsrs	r3, r3, #4
 8004858:	f003 0307 	and.w	r3, r3, #7
 800485c:	4904      	ldr	r1, [pc, #16]	@ (8004870 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800485e:	5ccb      	ldrb	r3, [r1, r3]
 8004860:	f003 031f 	and.w	r3, r3, #31
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}
 800486c:	58024400 	.word	0x58024400
 8004870:	08008e44 	.word	0x08008e44

08004874 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004874:	b480      	push	{r7}
 8004876:	b089      	sub	sp, #36	@ 0x24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800487c:	4ba1      	ldr	r3, [pc, #644]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004886:	4b9f      	ldr	r3, [pc, #636]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800488a:	0b1b      	lsrs	r3, r3, #12
 800488c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004890:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004892:	4b9c      	ldr	r3, [pc, #624]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004896:	091b      	lsrs	r3, r3, #4
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800489e:	4b99      	ldr	r3, [pc, #612]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a2:	08db      	lsrs	r3, r3, #3
 80048a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	fb02 f303 	mul.w	r3, r2, r3
 80048ae:	ee07 3a90 	vmov	s15, r3
 80048b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 8111 	beq.w	8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	f000 8083 	beq.w	80049d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	f200 80a1 	bhi.w	8004a14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d003      	beq.n	80048e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d056      	beq.n	800498c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80048de:	e099      	b.n	8004a14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048e0:	4b88      	ldr	r3, [pc, #544]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0320 	and.w	r3, r3, #32
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d02d      	beq.n	8004948 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048ec:	4b85      	ldr	r3, [pc, #532]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	08db      	lsrs	r3, r3, #3
 80048f2:	f003 0303 	and.w	r3, r3, #3
 80048f6:	4a84      	ldr	r2, [pc, #528]	@ (8004b08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80048f8:	fa22 f303 	lsr.w	r3, r2, r3
 80048fc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	ee07 3a90 	vmov	s15, r3
 8004904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004916:	4b7b      	ldr	r3, [pc, #492]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004926:	ed97 6a03 	vldr	s12, [r7, #12]
 800492a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800492e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004936:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800493a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800493e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004942:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004946:	e087      	b.n	8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004952:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800495a:	4b6a      	ldr	r3, [pc, #424]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800495c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800496a:	ed97 6a03 	vldr	s12, [r7, #12]
 800496e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800497a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800497e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800498a:	e065      	b.n	8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	ee07 3a90 	vmov	s15, r3
 8004992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004996:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800499a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800499e:	4b59      	ldr	r3, [pc, #356]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a6:	ee07 3a90 	vmov	s15, r3
 80049aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80049b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049ce:	e043      	b.n	8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004b18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80049de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049e2:	4b48      	ldr	r3, [pc, #288]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ea:	ee07 3a90 	vmov	s15, r3
 80049ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a12:	e021      	b.n	8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a26:	4b37      	ldr	r3, [pc, #220]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2e:	ee07 3a90 	vmov	s15, r3
 8004a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004a58:	4b2a      	ldr	r3, [pc, #168]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5c:	0a5b      	lsrs	r3, r3, #9
 8004a5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a62:	ee07 3a90 	vmov	s15, r3
 8004a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a7e:	ee17 2a90 	vmov	r2, s15
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004a86:	4b1f      	ldr	r3, [pc, #124]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8a:	0c1b      	lsrs	r3, r3, #16
 8004a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a90:	ee07 3a90 	vmov	s15, r3
 8004a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aac:	ee17 2a90 	vmov	r2, s15
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004ab4:	4b13      	ldr	r3, [pc, #76]	@ (8004b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab8:	0e1b      	lsrs	r3, r3, #24
 8004aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ada:	ee17 2a90 	vmov	r2, s15
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004ae2:	e008      	b.n	8004af6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	609a      	str	r2, [r3, #8]
}
 8004af6:	bf00      	nop
 8004af8:	3724      	adds	r7, #36	@ 0x24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	58024400 	.word	0x58024400
 8004b08:	03d09000 	.word	0x03d09000
 8004b0c:	46000000 	.word	0x46000000
 8004b10:	4c742400 	.word	0x4c742400
 8004b14:	4a742400 	.word	0x4a742400
 8004b18:	4af42400 	.word	0x4af42400

08004b1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b089      	sub	sp, #36	@ 0x24
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b24:	4ba1      	ldr	r3, [pc, #644]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b28:	f003 0303 	and.w	r3, r3, #3
 8004b2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004b2e:	4b9f      	ldr	r3, [pc, #636]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b32:	0d1b      	lsrs	r3, r3, #20
 8004b34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004b3a:	4b9c      	ldr	r3, [pc, #624]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004b46:	4b99      	ldr	r3, [pc, #612]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4a:	08db      	lsrs	r3, r3, #3
 8004b4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 8111 	beq.w	8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	f000 8083 	beq.w	8004c78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	f200 80a1 	bhi.w	8004cbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d056      	beq.n	8004c34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004b86:	e099      	b.n	8004cbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b88:	4b88      	ldr	r3, [pc, #544]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0320 	and.w	r3, r3, #32
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d02d      	beq.n	8004bf0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b94:	4b85      	ldr	r3, [pc, #532]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	08db      	lsrs	r3, r3, #3
 8004b9a:	f003 0303 	and.w	r3, r3, #3
 8004b9e:	4a84      	ldr	r2, [pc, #528]	@ (8004db0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ba4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	ee07 3a90 	vmov	s15, r3
 8004bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	ee07 3a90 	vmov	s15, r3
 8004bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bbe:	4b7b      	ldr	r3, [pc, #492]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bc6:	ee07 3a90 	vmov	s15, r3
 8004bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bce:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004bee:	e087      	b.n	8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	ee07 3a90 	vmov	s15, r3
 8004bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bfa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004db8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c02:	4b6a      	ldr	r3, [pc, #424]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c0a:	ee07 3a90 	vmov	s15, r3
 8004c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c32:	e065      	b.n	8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	ee07 3a90 	vmov	s15, r3
 8004c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004dbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c46:	4b59      	ldr	r3, [pc, #356]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c4e:	ee07 3a90 	vmov	s15, r3
 8004c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c76:	e043      	b.n	8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	ee07 3a90 	vmov	s15, r3
 8004c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c8a:	4b48      	ldr	r3, [pc, #288]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c92:	ee07 3a90 	vmov	s15, r3
 8004c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cba:	e021      	b.n	8004d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	ee07 3a90 	vmov	s15, r3
 8004cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004dbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cce:	4b37      	ldr	r3, [pc, #220]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd6:	ee07 3a90 	vmov	s15, r3
 8004cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ce2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cfe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004d00:	4b2a      	ldr	r3, [pc, #168]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d04:	0a5b      	lsrs	r3, r3, #9
 8004d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d0a:	ee07 3a90 	vmov	s15, r3
 8004d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d26:	ee17 2a90 	vmov	r2, s15
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d32:	0c1b      	lsrs	r3, r3, #16
 8004d34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d38:	ee07 3a90 	vmov	s15, r3
 8004d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d48:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d54:	ee17 2a90 	vmov	r2, s15
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004d5c:	4b13      	ldr	r3, [pc, #76]	@ (8004dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d60:	0e1b      	lsrs	r3, r3, #24
 8004d62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d66:	ee07 3a90 	vmov	s15, r3
 8004d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d76:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d82:	ee17 2a90 	vmov	r2, s15
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004d8a:	e008      	b.n	8004d9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	609a      	str	r2, [r3, #8]
}
 8004d9e:	bf00      	nop
 8004da0:	3724      	adds	r7, #36	@ 0x24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	58024400 	.word	0x58024400
 8004db0:	03d09000 	.word	0x03d09000
 8004db4:	46000000 	.word	0x46000000
 8004db8:	4c742400 	.word	0x4c742400
 8004dbc:	4a742400 	.word	0x4a742400
 8004dc0:	4af42400 	.word	0x4af42400

08004dc4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004dd2:	4b53      	ldr	r3, [pc, #332]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d101      	bne.n	8004de2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e099      	b.n	8004f16 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004de2:	4b4f      	ldr	r3, [pc, #316]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a4e      	ldr	r2, [pc, #312]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004de8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dee:	f7fc fb31 	bl	8001454 <HAL_GetTick>
 8004df2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004df4:	e008      	b.n	8004e08 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004df6:	f7fc fb2d 	bl	8001454 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d901      	bls.n	8004e08 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e086      	b.n	8004f16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004e08:	4b45      	ldr	r3, [pc, #276]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1f0      	bne.n	8004df6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004e14:	4b42      	ldr	r3, [pc, #264]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e18:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	031b      	lsls	r3, r3, #12
 8004e22:	493f      	ldr	r1, [pc, #252]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	025b      	lsls	r3, r3, #9
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	431a      	orrs	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	3b01      	subs	r3, #1
 8004e44:	041b      	lsls	r3, r3, #16
 8004e46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	061b      	lsls	r3, r3, #24
 8004e54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e58:	4931      	ldr	r1, [pc, #196]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e5e:	4b30      	ldr	r3, [pc, #192]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	492d      	ldr	r1, [pc, #180]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e70:	4b2b      	ldr	r3, [pc, #172]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e74:	f023 0220 	bic.w	r2, r3, #32
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	4928      	ldr	r1, [pc, #160]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e82:	4b27      	ldr	r3, [pc, #156]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e86:	4a26      	ldr	r2, [pc, #152]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e88:	f023 0310 	bic.w	r3, r3, #16
 8004e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e8e:	4b24      	ldr	r3, [pc, #144]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e92:	4b24      	ldr	r3, [pc, #144]	@ (8004f24 <RCCEx_PLL2_Config+0x160>)
 8004e94:	4013      	ands	r3, r2
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	69d2      	ldr	r2, [r2, #28]
 8004e9a:	00d2      	lsls	r2, r2, #3
 8004e9c:	4920      	ldr	r1, [pc, #128]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004ea8:	f043 0310 	orr.w	r3, r3, #16
 8004eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d106      	bne.n	8004ec2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	4a19      	ldr	r2, [pc, #100]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004eba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ec0:	e00f      	b.n	8004ee2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d106      	bne.n	8004ed6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ec8:	4b15      	ldr	r3, [pc, #84]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	4a14      	ldr	r2, [pc, #80]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004ece:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ed4:	e005      	b.n	8004ee2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004ed6:	4b12      	ldr	r3, [pc, #72]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eda:	4a11      	ldr	r2, [pc, #68]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004edc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ee0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a0e      	ldr	r2, [pc, #56]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004ee8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004eec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eee:	f7fc fab1 	bl	8001454 <HAL_GetTick>
 8004ef2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ef4:	e008      	b.n	8004f08 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ef6:	f7fc faad 	bl	8001454 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d901      	bls.n	8004f08 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e006      	b.n	8004f16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004f08:	4b05      	ldr	r3, [pc, #20]	@ (8004f20 <RCCEx_PLL2_Config+0x15c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d0f0      	beq.n	8004ef6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	58024400 	.word	0x58024400
 8004f24:	ffff0007 	.word	0xffff0007

08004f28 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f32:	2300      	movs	r3, #0
 8004f34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f36:	4b53      	ldr	r3, [pc, #332]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f3a:	f003 0303 	and.w	r3, r3, #3
 8004f3e:	2b03      	cmp	r3, #3
 8004f40:	d101      	bne.n	8004f46 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e099      	b.n	800507a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004f46:	4b4f      	ldr	r3, [pc, #316]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a4e      	ldr	r2, [pc, #312]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004f4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f52:	f7fc fa7f 	bl	8001454 <HAL_GetTick>
 8004f56:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f58:	e008      	b.n	8004f6c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f5a:	f7fc fa7b 	bl	8001454 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e086      	b.n	800507a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f6c:	4b45      	ldr	r3, [pc, #276]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1f0      	bne.n	8004f5a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f78:	4b42      	ldr	r3, [pc, #264]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f7c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	051b      	lsls	r3, r3, #20
 8004f86:	493f      	ldr	r1, [pc, #252]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	3b01      	subs	r3, #1
 8004f92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	025b      	lsls	r3, r3, #9
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	041b      	lsls	r3, r3, #16
 8004faa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	061b      	lsls	r3, r3, #24
 8004fb8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fbc:	4931      	ldr	r1, [pc, #196]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004fc2:	4b30      	ldr	r3, [pc, #192]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	492d      	ldr	r1, [pc, #180]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	4928      	ldr	r1, [pc, #160]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004fe6:	4b27      	ldr	r3, [pc, #156]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fea:	4a26      	ldr	r2, [pc, #152]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004ff2:	4b24      	ldr	r3, [pc, #144]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8004ff4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ff6:	4b24      	ldr	r3, [pc, #144]	@ (8005088 <RCCEx_PLL3_Config+0x160>)
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	69d2      	ldr	r2, [r2, #28]
 8004ffe:	00d2      	lsls	r2, r2, #3
 8005000:	4920      	ldr	r1, [pc, #128]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8005002:	4313      	orrs	r3, r2
 8005004:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005006:	4b1f      	ldr	r3, [pc, #124]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	4a1e      	ldr	r2, [pc, #120]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800500c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005010:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d106      	bne.n	8005026 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005018:	4b1a      	ldr	r3, [pc, #104]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800501a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501c:	4a19      	ldr	r2, [pc, #100]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800501e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005022:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005024:	e00f      	b.n	8005046 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d106      	bne.n	800503a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800502c:	4b15      	ldr	r3, [pc, #84]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800502e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005030:	4a14      	ldr	r2, [pc, #80]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8005032:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005036:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005038:	e005      	b.n	8005046 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800503a:	4b12      	ldr	r3, [pc, #72]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800503c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503e:	4a11      	ldr	r2, [pc, #68]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8005040:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005044:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005046:	4b0f      	ldr	r3, [pc, #60]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a0e      	ldr	r2, [pc, #56]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800504c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005050:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005052:	f7fc f9ff 	bl	8001454 <HAL_GetTick>
 8005056:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005058:	e008      	b.n	800506c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800505a:	f7fc f9fb 	bl	8001454 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	2b02      	cmp	r3, #2
 8005066:	d901      	bls.n	800506c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e006      	b.n	800507a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800506c:	4b05      	ldr	r3, [pc, #20]	@ (8005084 <RCCEx_PLL3_Config+0x15c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0f0      	beq.n	800505a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005078:	7bfb      	ldrb	r3, [r7, #15]
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	58024400 	.word	0x58024400
 8005088:	ffff0007 	.word	0xffff0007

0800508c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e049      	b.n	8005132 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d106      	bne.n	80050b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7fb fe84 	bl	8000dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3304      	adds	r3, #4
 80050c8:	4619      	mov	r1, r3
 80050ca:	4610      	mov	r0, r2
 80050cc:	f000 fc58 	bl	8005980 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
	...

0800513c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b01      	cmp	r3, #1
 800514e:	d001      	beq.n	8005154 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e05e      	b.n	8005212 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68da      	ldr	r2, [r3, #12]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0201 	orr.w	r2, r2, #1
 800516a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a2b      	ldr	r2, [pc, #172]	@ (8005220 <HAL_TIM_Base_Start_IT+0xe4>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d02c      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800517e:	d027      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a27      	ldr	r2, [pc, #156]	@ (8005224 <HAL_TIM_Base_Start_IT+0xe8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d022      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a26      	ldr	r2, [pc, #152]	@ (8005228 <HAL_TIM_Base_Start_IT+0xec>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d01d      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a24      	ldr	r2, [pc, #144]	@ (800522c <HAL_TIM_Base_Start_IT+0xf0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d018      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a23      	ldr	r2, [pc, #140]	@ (8005230 <HAL_TIM_Base_Start_IT+0xf4>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d013      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a21      	ldr	r2, [pc, #132]	@ (8005234 <HAL_TIM_Base_Start_IT+0xf8>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00e      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a20      	ldr	r2, [pc, #128]	@ (8005238 <HAL_TIM_Base_Start_IT+0xfc>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d009      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a1e      	ldr	r2, [pc, #120]	@ (800523c <HAL_TIM_Base_Start_IT+0x100>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d004      	beq.n	80051d0 <HAL_TIM_Base_Start_IT+0x94>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005240 <HAL_TIM_Base_Start_IT+0x104>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d115      	bne.n	80051fc <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005244 <HAL_TIM_Base_Start_IT+0x108>)
 80051d8:	4013      	ands	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b06      	cmp	r3, #6
 80051e0:	d015      	beq.n	800520e <HAL_TIM_Base_Start_IT+0xd2>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051e8:	d011      	beq.n	800520e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0201 	orr.w	r2, r2, #1
 80051f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051fa:	e008      	b.n	800520e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	e000      	b.n	8005210 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800520e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	40010000 	.word	0x40010000
 8005224:	40000400 	.word	0x40000400
 8005228:	40000800 	.word	0x40000800
 800522c:	40000c00 	.word	0x40000c00
 8005230:	40010400 	.word	0x40010400
 8005234:	40001800 	.word	0x40001800
 8005238:	40014000 	.word	0x40014000
 800523c:	4000e000 	.word	0x4000e000
 8005240:	4000e400 	.word	0x4000e400
 8005244:	00010007 	.word	0x00010007

08005248 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e049      	b.n	80052ee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d106      	bne.n	8005274 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 f841 	bl	80052f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	4619      	mov	r1, r3
 8005286:	4610      	mov	r0, r2
 8005288:	f000 fb7a 	bl	8005980 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80052fe:	bf00      	nop
 8005300:	370c      	adds	r7, #12
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b084      	sub	sp, #16
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	f003 0302 	and.w	r3, r3, #2
 8005328:	2b00      	cmp	r3, #0
 800532a:	d020      	beq.n	800536e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d01b      	beq.n	800536e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f06f 0202 	mvn.w	r2, #2
 800533e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	f003 0303 	and.w	r3, r3, #3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 faf5 	bl	8005944 <HAL_TIM_IC_CaptureCallback>
 800535a:	e005      	b.n	8005368 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 fae7 	bl	8005930 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 faf8 	bl	8005958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	d020      	beq.n	80053ba <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	2b00      	cmp	r3, #0
 8005380:	d01b      	beq.n	80053ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f06f 0204 	mvn.w	r2, #4
 800538a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	699b      	ldr	r3, [r3, #24]
 8005398:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539c:	2b00      	cmp	r3, #0
 800539e:	d003      	beq.n	80053a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 facf 	bl	8005944 <HAL_TIM_IC_CaptureCallback>
 80053a6:	e005      	b.n	80053b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 fac1 	bl	8005930 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 fad2 	bl	8005958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d020      	beq.n	8005406 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f003 0308 	and.w	r3, r3, #8
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d01b      	beq.n	8005406 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f06f 0208 	mvn.w	r2, #8
 80053d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2204      	movs	r2, #4
 80053dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	f003 0303 	and.w	r3, r3, #3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d003      	beq.n	80053f4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 faa9 	bl	8005944 <HAL_TIM_IC_CaptureCallback>
 80053f2:	e005      	b.n	8005400 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 fa9b 	bl	8005930 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 faac 	bl	8005958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	f003 0310 	and.w	r3, r3, #16
 800540c:	2b00      	cmp	r3, #0
 800540e:	d020      	beq.n	8005452 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f003 0310 	and.w	r3, r3, #16
 8005416:	2b00      	cmp	r3, #0
 8005418:	d01b      	beq.n	8005452 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f06f 0210 	mvn.w	r2, #16
 8005422:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2208      	movs	r2, #8
 8005428:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	69db      	ldr	r3, [r3, #28]
 8005430:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005434:	2b00      	cmp	r3, #0
 8005436:	d003      	beq.n	8005440 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 fa83 	bl	8005944 <HAL_TIM_IC_CaptureCallback>
 800543e:	e005      	b.n	800544c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fa75 	bl	8005930 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fa86 	bl	8005958 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00c      	beq.n	8005476 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d007      	beq.n	8005476 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f06f 0201 	mvn.w	r2, #1
 800546e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7fb fbbb 	bl	8000bec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547c:	2b00      	cmp	r3, #0
 800547e:	d104      	bne.n	800548a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00c      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800549c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 ff34 	bl	800630c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00c      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d007      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80054c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 ff2c 	bl	8006320 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00c      	beq.n	80054ec <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d007      	beq.n	80054ec <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa40 	bl	800596c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f003 0320 	and.w	r3, r3, #32
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00c      	beq.n	8005510 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f003 0320 	and.w	r3, r3, #32
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d007      	beq.n	8005510 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f06f 0220 	mvn.w	r2, #32
 8005508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fef4 	bl	80062f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005510:	bf00      	nop
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800552e:	2b01      	cmp	r3, #1
 8005530:	d101      	bne.n	8005536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005532:	2302      	movs	r3, #2
 8005534:	e0ff      	b.n	8005736 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b14      	cmp	r3, #20
 8005542:	f200 80f0 	bhi.w	8005726 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005546:	a201      	add	r2, pc, #4	@ (adr r2, 800554c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554c:	080055a1 	.word	0x080055a1
 8005550:	08005727 	.word	0x08005727
 8005554:	08005727 	.word	0x08005727
 8005558:	08005727 	.word	0x08005727
 800555c:	080055e1 	.word	0x080055e1
 8005560:	08005727 	.word	0x08005727
 8005564:	08005727 	.word	0x08005727
 8005568:	08005727 	.word	0x08005727
 800556c:	08005623 	.word	0x08005623
 8005570:	08005727 	.word	0x08005727
 8005574:	08005727 	.word	0x08005727
 8005578:	08005727 	.word	0x08005727
 800557c:	08005663 	.word	0x08005663
 8005580:	08005727 	.word	0x08005727
 8005584:	08005727 	.word	0x08005727
 8005588:	08005727 	.word	0x08005727
 800558c:	080056a5 	.word	0x080056a5
 8005590:	08005727 	.word	0x08005727
 8005594:	08005727 	.word	0x08005727
 8005598:	08005727 	.word	0x08005727
 800559c:	080056e5 	.word	0x080056e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68b9      	ldr	r1, [r7, #8]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f000 fa96 	bl	8005ad8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699a      	ldr	r2, [r3, #24]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0208 	orr.w	r2, r2, #8
 80055ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	699a      	ldr	r2, [r3, #24]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f022 0204 	bic.w	r2, r2, #4
 80055ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	6999      	ldr	r1, [r3, #24]
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	430a      	orrs	r2, r1
 80055dc:	619a      	str	r2, [r3, #24]
      break;
 80055de:	e0a5      	b.n	800572c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68b9      	ldr	r1, [r7, #8]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 fb06 	bl	8005bf8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699a      	ldr	r2, [r3, #24]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800560a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6999      	ldr	r1, [r3, #24]
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	021a      	lsls	r2, r3, #8
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	619a      	str	r2, [r3, #24]
      break;
 8005620:	e084      	b.n	800572c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68b9      	ldr	r1, [r7, #8]
 8005628:	4618      	mov	r0, r3
 800562a:	f000 fb6f 	bl	8005d0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69da      	ldr	r2, [r3, #28]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f042 0208 	orr.w	r2, r2, #8
 800563c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	69da      	ldr	r2, [r3, #28]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0204 	bic.w	r2, r2, #4
 800564c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69d9      	ldr	r1, [r3, #28]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	691a      	ldr	r2, [r3, #16]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	61da      	str	r2, [r3, #28]
      break;
 8005660:	e064      	b.n	800572c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fbd7 	bl	8005e1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69da      	ldr	r2, [r3, #28]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800567c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69da      	ldr	r2, [r3, #28]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69d9      	ldr	r1, [r3, #28]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	021a      	lsls	r2, r3, #8
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	61da      	str	r2, [r3, #28]
      break;
 80056a2:	e043      	b.n	800572c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fc20 	bl	8005ef0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f042 0208 	orr.w	r2, r2, #8
 80056be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 0204 	bic.w	r2, r2, #4
 80056ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	691a      	ldr	r2, [r3, #16]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80056e2:	e023      	b.n	800572c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fc64 	bl	8005fb8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800570e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	021a      	lsls	r2, r3, #8
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005724:	e002      	b.n	800572c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	75fb      	strb	r3, [r7, #23]
      break;
 800572a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005734:	7dfb      	ldrb	r3, [r7, #23]
}
 8005736:	4618      	mov	r0, r3
 8005738:	3718      	adds	r7, #24
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop

08005740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_TIM_ConfigClockSource+0x1c>
 8005758:	2302      	movs	r3, #2
 800575a:	e0dc      	b.n	8005916 <HAL_TIM_ConfigClockSource+0x1d6>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	4b6a      	ldr	r3, [pc, #424]	@ (8005920 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005778:	4013      	ands	r3, r2
 800577a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005782:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a64      	ldr	r2, [pc, #400]	@ (8005924 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005792:	4293      	cmp	r3, r2
 8005794:	f000 80a9 	beq.w	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 8005798:	4a62      	ldr	r2, [pc, #392]	@ (8005924 <HAL_TIM_ConfigClockSource+0x1e4>)
 800579a:	4293      	cmp	r3, r2
 800579c:	f200 80ae 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057a0:	4a61      	ldr	r2, [pc, #388]	@ (8005928 <HAL_TIM_ConfigClockSource+0x1e8>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	f000 80a1 	beq.w	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 80057a8:	4a5f      	ldr	r2, [pc, #380]	@ (8005928 <HAL_TIM_ConfigClockSource+0x1e8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	f200 80a6 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057b0:	4a5e      	ldr	r2, [pc, #376]	@ (800592c <HAL_TIM_ConfigClockSource+0x1ec>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	f000 8099 	beq.w	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 80057b8:	4a5c      	ldr	r2, [pc, #368]	@ (800592c <HAL_TIM_ConfigClockSource+0x1ec>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	f200 809e 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80057c4:	f000 8091 	beq.w	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 80057c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80057cc:	f200 8096 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057d4:	f000 8089 	beq.w	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 80057d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057dc:	f200 808e 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e4:	d03e      	beq.n	8005864 <HAL_TIM_ConfigClockSource+0x124>
 80057e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057ea:	f200 8087 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f2:	f000 8086 	beq.w	8005902 <HAL_TIM_ConfigClockSource+0x1c2>
 80057f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057fa:	d87f      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 80057fc:	2b70      	cmp	r3, #112	@ 0x70
 80057fe:	d01a      	beq.n	8005836 <HAL_TIM_ConfigClockSource+0xf6>
 8005800:	2b70      	cmp	r3, #112	@ 0x70
 8005802:	d87b      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 8005804:	2b60      	cmp	r3, #96	@ 0x60
 8005806:	d050      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x16a>
 8005808:	2b60      	cmp	r3, #96	@ 0x60
 800580a:	d877      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 800580c:	2b50      	cmp	r3, #80	@ 0x50
 800580e:	d03c      	beq.n	800588a <HAL_TIM_ConfigClockSource+0x14a>
 8005810:	2b50      	cmp	r3, #80	@ 0x50
 8005812:	d873      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 8005814:	2b40      	cmp	r3, #64	@ 0x40
 8005816:	d058      	beq.n	80058ca <HAL_TIM_ConfigClockSource+0x18a>
 8005818:	2b40      	cmp	r3, #64	@ 0x40
 800581a:	d86f      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 800581c:	2b30      	cmp	r3, #48	@ 0x30
 800581e:	d064      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 8005820:	2b30      	cmp	r3, #48	@ 0x30
 8005822:	d86b      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 8005824:	2b20      	cmp	r3, #32
 8005826:	d060      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 8005828:	2b20      	cmp	r3, #32
 800582a:	d867      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
 800582c:	2b00      	cmp	r3, #0
 800582e:	d05c      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 8005830:	2b10      	cmp	r3, #16
 8005832:	d05a      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x1aa>
 8005834:	e062      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005846:	f000 fc9b 	bl	8006180 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005858:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	609a      	str	r2, [r3, #8]
      break;
 8005862:	e04f      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005874:	f000 fc84 	bl	8006180 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005886:	609a      	str	r2, [r3, #8]
      break;
 8005888:	e03c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005896:	461a      	mov	r2, r3
 8005898:	f000 fbf4 	bl	8006084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2150      	movs	r1, #80	@ 0x50
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fc4e 	bl	8006144 <TIM_ITRx_SetConfig>
      break;
 80058a8:	e02c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058b6:	461a      	mov	r2, r3
 80058b8:	f000 fc13 	bl	80060e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2160      	movs	r1, #96	@ 0x60
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fc3e 	bl	8006144 <TIM_ITRx_SetConfig>
      break;
 80058c8:	e01c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d6:	461a      	mov	r2, r3
 80058d8:	f000 fbd4 	bl	8006084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2140      	movs	r1, #64	@ 0x40
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fc2e 	bl	8006144 <TIM_ITRx_SetConfig>
      break;
 80058e8:	e00c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4619      	mov	r1, r3
 80058f4:	4610      	mov	r0, r2
 80058f6:	f000 fc25 	bl	8006144 <TIM_ITRx_SetConfig>
      break;
 80058fa:	e003      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005900:	e000      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8005902:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005914:	7bfb      	ldrb	r3, [r7, #15]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	ffceff88 	.word	0xffceff88
 8005924:	00100040 	.word	0x00100040
 8005928:	00100030 	.word	0x00100030
 800592c:	00100020 	.word	0x00100020

08005930 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005980:	b480      	push	{r7}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a47      	ldr	r2, [pc, #284]	@ (8005ab0 <TIM_Base_SetConfig+0x130>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d013      	beq.n	80059c0 <TIM_Base_SetConfig+0x40>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800599e:	d00f      	beq.n	80059c0 <TIM_Base_SetConfig+0x40>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a44      	ldr	r2, [pc, #272]	@ (8005ab4 <TIM_Base_SetConfig+0x134>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d00b      	beq.n	80059c0 <TIM_Base_SetConfig+0x40>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a43      	ldr	r2, [pc, #268]	@ (8005ab8 <TIM_Base_SetConfig+0x138>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d007      	beq.n	80059c0 <TIM_Base_SetConfig+0x40>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a42      	ldr	r2, [pc, #264]	@ (8005abc <TIM_Base_SetConfig+0x13c>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d003      	beq.n	80059c0 <TIM_Base_SetConfig+0x40>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a41      	ldr	r2, [pc, #260]	@ (8005ac0 <TIM_Base_SetConfig+0x140>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d108      	bne.n	80059d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a36      	ldr	r2, [pc, #216]	@ (8005ab0 <TIM_Base_SetConfig+0x130>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d027      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e0:	d023      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a33      	ldr	r2, [pc, #204]	@ (8005ab4 <TIM_Base_SetConfig+0x134>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d01f      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a32      	ldr	r2, [pc, #200]	@ (8005ab8 <TIM_Base_SetConfig+0x138>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d01b      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a31      	ldr	r2, [pc, #196]	@ (8005abc <TIM_Base_SetConfig+0x13c>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d017      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a30      	ldr	r2, [pc, #192]	@ (8005ac0 <TIM_Base_SetConfig+0x140>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d013      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a2f      	ldr	r2, [pc, #188]	@ (8005ac4 <TIM_Base_SetConfig+0x144>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d00f      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ac8 <TIM_Base_SetConfig+0x148>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d00b      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a2d      	ldr	r2, [pc, #180]	@ (8005acc <TIM_Base_SetConfig+0x14c>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d007      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ad0 <TIM_Base_SetConfig+0x150>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d003      	beq.n	8005a2a <TIM_Base_SetConfig+0xaa>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2b      	ldr	r2, [pc, #172]	@ (8005ad4 <TIM_Base_SetConfig+0x154>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d108      	bne.n	8005a3c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	689a      	ldr	r2, [r3, #8]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a14      	ldr	r2, [pc, #80]	@ (8005ab0 <TIM_Base_SetConfig+0x130>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d00f      	beq.n	8005a82 <TIM_Base_SetConfig+0x102>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a16      	ldr	r2, [pc, #88]	@ (8005ac0 <TIM_Base_SetConfig+0x140>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d00b      	beq.n	8005a82 <TIM_Base_SetConfig+0x102>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a15      	ldr	r2, [pc, #84]	@ (8005ac4 <TIM_Base_SetConfig+0x144>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d007      	beq.n	8005a82 <TIM_Base_SetConfig+0x102>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a14      	ldr	r2, [pc, #80]	@ (8005ac8 <TIM_Base_SetConfig+0x148>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d003      	beq.n	8005a82 <TIM_Base_SetConfig+0x102>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a13      	ldr	r2, [pc, #76]	@ (8005acc <TIM_Base_SetConfig+0x14c>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d103      	bne.n	8005a8a <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	691a      	ldr	r2, [r3, #16]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f043 0204 	orr.w	r2, r3, #4
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	601a      	str	r2, [r3, #0]
}
 8005aa2:	bf00      	nop
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	40010000 	.word	0x40010000
 8005ab4:	40000400 	.word	0x40000400
 8005ab8:	40000800 	.word	0x40000800
 8005abc:	40000c00 	.word	0x40000c00
 8005ac0:	40010400 	.word	0x40010400
 8005ac4:	40014000 	.word	0x40014000
 8005ac8:	40014400 	.word	0x40014400
 8005acc:	40014800 	.word	0x40014800
 8005ad0:	4000e000 	.word	0x4000e000
 8005ad4:	4000e400 	.word	0x4000e400

08005ad8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	f023 0201 	bic.w	r2, r3, #1
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	4b37      	ldr	r3, [pc, #220]	@ (8005be0 <TIM_OC1_SetConfig+0x108>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f023 0303 	bic.w	r3, r3, #3
 8005b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f023 0302 	bic.w	r3, r3, #2
 8005b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8005be4 <TIM_OC1_SetConfig+0x10c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00f      	beq.n	8005b54 <TIM_OC1_SetConfig+0x7c>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a2c      	ldr	r2, [pc, #176]	@ (8005be8 <TIM_OC1_SetConfig+0x110>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d00b      	beq.n	8005b54 <TIM_OC1_SetConfig+0x7c>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a2b      	ldr	r2, [pc, #172]	@ (8005bec <TIM_OC1_SetConfig+0x114>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d007      	beq.n	8005b54 <TIM_OC1_SetConfig+0x7c>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf0 <TIM_OC1_SetConfig+0x118>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d003      	beq.n	8005b54 <TIM_OC1_SetConfig+0x7c>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a29      	ldr	r2, [pc, #164]	@ (8005bf4 <TIM_OC1_SetConfig+0x11c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d10c      	bne.n	8005b6e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f023 0308 	bic.w	r3, r3, #8
 8005b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	f023 0304 	bic.w	r3, r3, #4
 8005b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a1c      	ldr	r2, [pc, #112]	@ (8005be4 <TIM_OC1_SetConfig+0x10c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00f      	beq.n	8005b96 <TIM_OC1_SetConfig+0xbe>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a1b      	ldr	r2, [pc, #108]	@ (8005be8 <TIM_OC1_SetConfig+0x110>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d00b      	beq.n	8005b96 <TIM_OC1_SetConfig+0xbe>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a1a      	ldr	r2, [pc, #104]	@ (8005bec <TIM_OC1_SetConfig+0x114>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d007      	beq.n	8005b96 <TIM_OC1_SetConfig+0xbe>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a19      	ldr	r2, [pc, #100]	@ (8005bf0 <TIM_OC1_SetConfig+0x118>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d003      	beq.n	8005b96 <TIM_OC1_SetConfig+0xbe>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a18      	ldr	r2, [pc, #96]	@ (8005bf4 <TIM_OC1_SetConfig+0x11c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d111      	bne.n	8005bba <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	621a      	str	r2, [r3, #32]
}
 8005bd4:	bf00      	nop
 8005bd6:	371c      	adds	r7, #28
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	fffeff8f 	.word	0xfffeff8f
 8005be4:	40010000 	.word	0x40010000
 8005be8:	40010400 	.word	0x40010400
 8005bec:	40014000 	.word	0x40014000
 8005bf0:	40014400 	.word	0x40014400
 8005bf4:	40014800 	.word	0x40014800

08005bf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b087      	sub	sp, #28
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	f023 0210 	bic.w	r2, r3, #16
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	4b34      	ldr	r3, [pc, #208]	@ (8005cf4 <TIM_OC2_SetConfig+0xfc>)
 8005c24:	4013      	ands	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	021b      	lsls	r3, r3, #8
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f023 0320 	bic.w	r3, r3, #32
 8005c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a29      	ldr	r2, [pc, #164]	@ (8005cf8 <TIM_OC2_SetConfig+0x100>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_OC2_SetConfig+0x68>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a28      	ldr	r2, [pc, #160]	@ (8005cfc <TIM_OC2_SetConfig+0x104>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d10d      	bne.n	8005c7c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	011b      	lsls	r3, r3, #4
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8005cf8 <TIM_OC2_SetConfig+0x100>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d00f      	beq.n	8005ca4 <TIM_OC2_SetConfig+0xac>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a1d      	ldr	r2, [pc, #116]	@ (8005cfc <TIM_OC2_SetConfig+0x104>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d00b      	beq.n	8005ca4 <TIM_OC2_SetConfig+0xac>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a1c      	ldr	r2, [pc, #112]	@ (8005d00 <TIM_OC2_SetConfig+0x108>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d007      	beq.n	8005ca4 <TIM_OC2_SetConfig+0xac>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a1b      	ldr	r2, [pc, #108]	@ (8005d04 <TIM_OC2_SetConfig+0x10c>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d003      	beq.n	8005ca4 <TIM_OC2_SetConfig+0xac>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005d08 <TIM_OC2_SetConfig+0x110>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d113      	bne.n	8005ccc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005caa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	695b      	ldr	r3, [r3, #20]
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	621a      	str	r2, [r3, #32]
}
 8005ce6:	bf00      	nop
 8005ce8:	371c      	adds	r7, #28
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	feff8fff 	.word	0xfeff8fff
 8005cf8:	40010000 	.word	0x40010000
 8005cfc:	40010400 	.word	0x40010400
 8005d00:	40014000 	.word	0x40014000
 8005d04:	40014400 	.word	0x40014400
 8005d08:	40014800 	.word	0x40014800

08005d0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b087      	sub	sp, #28
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4b33      	ldr	r3, [pc, #204]	@ (8005e04 <TIM_OC3_SetConfig+0xf8>)
 8005d38:	4013      	ands	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 0303 	bic.w	r3, r3, #3
 8005d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a28      	ldr	r2, [pc, #160]	@ (8005e08 <TIM_OC3_SetConfig+0xfc>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d003      	beq.n	8005d72 <TIM_OC3_SetConfig+0x66>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a27      	ldr	r2, [pc, #156]	@ (8005e0c <TIM_OC3_SetConfig+0x100>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d10d      	bne.n	8005d8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	021b      	lsls	r3, r3, #8
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a1d      	ldr	r2, [pc, #116]	@ (8005e08 <TIM_OC3_SetConfig+0xfc>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d00f      	beq.n	8005db6 <TIM_OC3_SetConfig+0xaa>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a1c      	ldr	r2, [pc, #112]	@ (8005e0c <TIM_OC3_SetConfig+0x100>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d00b      	beq.n	8005db6 <TIM_OC3_SetConfig+0xaa>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e10 <TIM_OC3_SetConfig+0x104>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d007      	beq.n	8005db6 <TIM_OC3_SetConfig+0xaa>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a1a      	ldr	r2, [pc, #104]	@ (8005e14 <TIM_OC3_SetConfig+0x108>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d003      	beq.n	8005db6 <TIM_OC3_SetConfig+0xaa>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a19      	ldr	r2, [pc, #100]	@ (8005e18 <TIM_OC3_SetConfig+0x10c>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d113      	bne.n	8005dde <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	695b      	ldr	r3, [r3, #20]
 8005dca:	011b      	lsls	r3, r3, #4
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	621a      	str	r2, [r3, #32]
}
 8005df8:	bf00      	nop
 8005dfa:	371c      	adds	r7, #28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	fffeff8f 	.word	0xfffeff8f
 8005e08:	40010000 	.word	0x40010000
 8005e0c:	40010400 	.word	0x40010400
 8005e10:	40014000 	.word	0x40014000
 8005e14:	40014400 	.word	0x40014400
 8005e18:	40014800 	.word	0x40014800

08005e1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b087      	sub	sp, #28
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
 8005e30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	69db      	ldr	r3, [r3, #28]
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	4b24      	ldr	r3, [pc, #144]	@ (8005ed8 <TIM_OC4_SetConfig+0xbc>)
 8005e48:	4013      	ands	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	021b      	lsls	r3, r3, #8
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	031b      	lsls	r3, r3, #12
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a19      	ldr	r2, [pc, #100]	@ (8005edc <TIM_OC4_SetConfig+0xc0>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d00f      	beq.n	8005e9c <TIM_OC4_SetConfig+0x80>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a18      	ldr	r2, [pc, #96]	@ (8005ee0 <TIM_OC4_SetConfig+0xc4>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d00b      	beq.n	8005e9c <TIM_OC4_SetConfig+0x80>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a17      	ldr	r2, [pc, #92]	@ (8005ee4 <TIM_OC4_SetConfig+0xc8>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d007      	beq.n	8005e9c <TIM_OC4_SetConfig+0x80>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a16      	ldr	r2, [pc, #88]	@ (8005ee8 <TIM_OC4_SetConfig+0xcc>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d003      	beq.n	8005e9c <TIM_OC4_SetConfig+0x80>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a15      	ldr	r2, [pc, #84]	@ (8005eec <TIM_OC4_SetConfig+0xd0>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d109      	bne.n	8005eb0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ea2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	019b      	lsls	r3, r3, #6
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	621a      	str	r2, [r3, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	feff8fff 	.word	0xfeff8fff
 8005edc:	40010000 	.word	0x40010000
 8005ee0:	40010400 	.word	0x40010400
 8005ee4:	40014000 	.word	0x40014000
 8005ee8:	40014400 	.word	0x40014400
 8005eec:	40014800 	.word	0x40014800

08005ef0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	4b21      	ldr	r3, [pc, #132]	@ (8005fa0 <TIM_OC5_SetConfig+0xb0>)
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	041b      	lsls	r3, r3, #16
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a18      	ldr	r2, [pc, #96]	@ (8005fa4 <TIM_OC5_SetConfig+0xb4>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d00f      	beq.n	8005f66 <TIM_OC5_SetConfig+0x76>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a17      	ldr	r2, [pc, #92]	@ (8005fa8 <TIM_OC5_SetConfig+0xb8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d00b      	beq.n	8005f66 <TIM_OC5_SetConfig+0x76>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a16      	ldr	r2, [pc, #88]	@ (8005fac <TIM_OC5_SetConfig+0xbc>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d007      	beq.n	8005f66 <TIM_OC5_SetConfig+0x76>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a15      	ldr	r2, [pc, #84]	@ (8005fb0 <TIM_OC5_SetConfig+0xc0>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d003      	beq.n	8005f66 <TIM_OC5_SetConfig+0x76>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a14      	ldr	r2, [pc, #80]	@ (8005fb4 <TIM_OC5_SetConfig+0xc4>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d109      	bne.n	8005f7a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	021b      	lsls	r3, r3, #8
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	621a      	str	r2, [r3, #32]
}
 8005f94:	bf00      	nop
 8005f96:	371c      	adds	r7, #28
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	fffeff8f 	.word	0xfffeff8f
 8005fa4:	40010000 	.word	0x40010000
 8005fa8:	40010400 	.word	0x40010400
 8005fac:	40014000 	.word	0x40014000
 8005fb0:	40014400 	.word	0x40014400
 8005fb4:	40014800 	.word	0x40014800

08005fb8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6a1b      	ldr	r3, [r3, #32]
 8005fcc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	4b22      	ldr	r3, [pc, #136]	@ (800606c <TIM_OC6_SetConfig+0xb4>)
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	021b      	lsls	r3, r3, #8
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ffa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	051b      	lsls	r3, r3, #20
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	4313      	orrs	r3, r2
 8006006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a19      	ldr	r2, [pc, #100]	@ (8006070 <TIM_OC6_SetConfig+0xb8>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00f      	beq.n	8006030 <TIM_OC6_SetConfig+0x78>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a18      	ldr	r2, [pc, #96]	@ (8006074 <TIM_OC6_SetConfig+0xbc>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00b      	beq.n	8006030 <TIM_OC6_SetConfig+0x78>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a17      	ldr	r2, [pc, #92]	@ (8006078 <TIM_OC6_SetConfig+0xc0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d007      	beq.n	8006030 <TIM_OC6_SetConfig+0x78>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a16      	ldr	r2, [pc, #88]	@ (800607c <TIM_OC6_SetConfig+0xc4>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d003      	beq.n	8006030 <TIM_OC6_SetConfig+0x78>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a15      	ldr	r2, [pc, #84]	@ (8006080 <TIM_OC6_SetConfig+0xc8>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d109      	bne.n	8006044 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006036:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	029b      	lsls	r3, r3, #10
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	4313      	orrs	r3, r2
 8006042:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	697a      	ldr	r2, [r7, #20]
 8006048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	685a      	ldr	r2, [r3, #4]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	621a      	str	r2, [r3, #32]
}
 800605e:	bf00      	nop
 8006060:	371c      	adds	r7, #28
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	feff8fff 	.word	0xfeff8fff
 8006070:	40010000 	.word	0x40010000
 8006074:	40010400 	.word	0x40010400
 8006078:	40014000 	.word	0x40014000
 800607c:	40014400 	.word	0x40014400
 8006080:	40014800 	.word	0x40014800

08006084 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006084:	b480      	push	{r7}
 8006086:	b087      	sub	sp, #28
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	f023 0201 	bic.w	r2, r3, #1
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	693a      	ldr	r2, [r7, #16]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f023 030a 	bic.w	r3, r3, #10
 80060c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060c2:	697a      	ldr	r2, [r7, #20]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	621a      	str	r2, [r3, #32]
}
 80060d6:	bf00      	nop
 80060d8:	371c      	adds	r7, #28
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b087      	sub	sp, #28
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	60f8      	str	r0, [r7, #12]
 80060ea:	60b9      	str	r1, [r7, #8]
 80060ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a1b      	ldr	r3, [r3, #32]
 80060f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6a1b      	ldr	r3, [r3, #32]
 80060f8:	f023 0210 	bic.w	r2, r3, #16
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800610c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	031b      	lsls	r3, r3, #12
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800611e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	4313      	orrs	r3, r2
 8006128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	621a      	str	r2, [r3, #32]
}
 8006136:	bf00      	nop
 8006138:	371c      	adds	r7, #28
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
	...

08006144 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	4b09      	ldr	r3, [pc, #36]	@ (800617c <TIM_ITRx_SetConfig+0x38>)
 8006158:	4013      	ands	r3, r2
 800615a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4313      	orrs	r3, r2
 8006162:	f043 0307 	orr.w	r3, r3, #7
 8006166:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	609a      	str	r2, [r3, #8]
}
 800616e:	bf00      	nop
 8006170:	3714      	adds	r7, #20
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	ffcfff8f 	.word	0xffcfff8f

08006180 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006180:	b480      	push	{r7}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800619a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	021a      	lsls	r2, r3, #8
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	431a      	orrs	r2, r3
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	697a      	ldr	r2, [r7, #20]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	609a      	str	r2, [r3, #8]
}
 80061b4:	bf00      	nop
 80061b6:	371c      	adds	r7, #28
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d101      	bne.n	80061d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e077      	b.n	80062c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2202      	movs	r2, #2
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a35      	ldr	r2, [pc, #212]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d004      	beq.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a34      	ldr	r2, [pc, #208]	@ (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d108      	bne.n	800621e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006212:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	68fa      	ldr	r2, [r7, #12]
 800621a:	4313      	orrs	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006224:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	4313      	orrs	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a25      	ldr	r2, [pc, #148]	@ (80062d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d02c      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624a:	d027      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a22      	ldr	r2, [pc, #136]	@ (80062dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d022      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a21      	ldr	r2, [pc, #132]	@ (80062e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d01d      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1f      	ldr	r2, [pc, #124]	@ (80062e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d018      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a1a      	ldr	r2, [pc, #104]	@ (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d013      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a1b      	ldr	r2, [pc, #108]	@ (80062e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d00e      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a1a      	ldr	r2, [pc, #104]	@ (80062ec <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d009      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a18      	ldr	r2, [pc, #96]	@ (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d004      	beq.n	800629c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a17      	ldr	r2, [pc, #92]	@ (80062f4 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d10c      	bne.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68ba      	ldr	r2, [r7, #8]
 80062b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3714      	adds	r7, #20
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr
 80062d4:	40010000 	.word	0x40010000
 80062d8:	40010400 	.word	0x40010400
 80062dc:	40000400 	.word	0x40000400
 80062e0:	40000800 	.word	0x40000800
 80062e4:	40000c00 	.word	0x40000c00
 80062e8:	40001800 	.word	0x40001800
 80062ec:	40014000 	.word	0x40014000
 80062f0:	4000e000 	.word	0x4000e000
 80062f4:	4000e400 	.word	0x4000e400

080062f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e042      	b.n	80063cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800634c:	2b00      	cmp	r3, #0
 800634e:	d106      	bne.n	800635e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f7fa fd8f 	bl	8000e7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2224      	movs	r2, #36	@ 0x24
 8006362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f022 0201 	bic.w	r2, r2, #1
 8006374:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637a:	2b00      	cmp	r3, #0
 800637c:	d002      	beq.n	8006384 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f001 fa8a 	bl	8007898 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 fc1b 	bl	8006bc0 <UART_SetConfig>
 800638a:	4603      	mov	r3, r0
 800638c:	2b01      	cmp	r3, #1
 800638e:	d101      	bne.n	8006394 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e01b      	b.n	80063cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	685a      	ldr	r2, [r3, #4]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689a      	ldr	r2, [r3, #8]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f042 0201 	orr.w	r2, r2, #1
 80063c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f001 fb09 	bl	80079dc <UART_CheckIdleState>
 80063ca:	4603      	mov	r3, r0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3708      	adds	r7, #8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b0ba      	sub	sp, #232	@ 0xe8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80063fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80063fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006402:	4013      	ands	r3, r2
 8006404:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006408:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800640c:	2b00      	cmp	r3, #0
 800640e:	d11b      	bne.n	8006448 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006414:	f003 0320 	and.w	r3, r3, #32
 8006418:	2b00      	cmp	r3, #0
 800641a:	d015      	beq.n	8006448 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800641c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d105      	bne.n	8006434 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006428:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800642c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d009      	beq.n	8006448 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 8393 	beq.w	8006b64 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	4798      	blx	r3
      }
      return;
 8006446:	e38d      	b.n	8006b64 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006448:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8123 	beq.w	8006698 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006452:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006456:	4b8d      	ldr	r3, [pc, #564]	@ (800668c <HAL_UART_IRQHandler+0x2b8>)
 8006458:	4013      	ands	r3, r2
 800645a:	2b00      	cmp	r3, #0
 800645c:	d106      	bne.n	800646c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800645e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006462:	4b8b      	ldr	r3, [pc, #556]	@ (8006690 <HAL_UART_IRQHandler+0x2bc>)
 8006464:	4013      	ands	r3, r2
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 8116 	beq.w	8006698 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800646c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	d011      	beq.n	800649c <HAL_UART_IRQHandler+0xc8>
 8006478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800647c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00b      	beq.n	800649c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2201      	movs	r2, #1
 800648a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006492:	f043 0201 	orr.w	r2, r3, #1
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800649c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d011      	beq.n	80064cc <HAL_UART_IRQHandler+0xf8>
 80064a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00b      	beq.n	80064cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2202      	movs	r2, #2
 80064ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064c2:	f043 0204 	orr.w	r2, r3, #4
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064d0:	f003 0304 	and.w	r3, r3, #4
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d011      	beq.n	80064fc <HAL_UART_IRQHandler+0x128>
 80064d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00b      	beq.n	80064fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2204      	movs	r2, #4
 80064ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f2:	f043 0202 	orr.w	r2, r3, #2
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80064fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006500:	f003 0308 	and.w	r3, r3, #8
 8006504:	2b00      	cmp	r3, #0
 8006506:	d017      	beq.n	8006538 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800650c:	f003 0320 	and.w	r3, r3, #32
 8006510:	2b00      	cmp	r3, #0
 8006512:	d105      	bne.n	8006520 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006514:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006518:	4b5c      	ldr	r3, [pc, #368]	@ (800668c <HAL_UART_IRQHandler+0x2b8>)
 800651a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00b      	beq.n	8006538 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2208      	movs	r2, #8
 8006526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800652e:	f043 0208 	orr.w	r2, r3, #8
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006540:	2b00      	cmp	r3, #0
 8006542:	d012      	beq.n	800656a <HAL_UART_IRQHandler+0x196>
 8006544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006548:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00c      	beq.n	800656a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006558:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006560:	f043 0220 	orr.w	r2, r3, #32
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 82f9 	beq.w	8006b68 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d013      	beq.n	80065aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006586:	f003 0320 	and.w	r3, r3, #32
 800658a:	2b00      	cmp	r3, #0
 800658c:	d105      	bne.n	800659a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800658e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d007      	beq.n	80065aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d003      	beq.n	80065aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065be:	2b40      	cmp	r3, #64	@ 0x40
 80065c0:	d005      	beq.n	80065ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80065c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d054      	beq.n	8006678 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f001 fb1c 	bl	8007c0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065de:	2b40      	cmp	r3, #64	@ 0x40
 80065e0:	d146      	bne.n	8006670 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	3308      	adds	r3, #8
 80065e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80065f0:	e853 3f00 	ldrex	r3, [r3]
 80065f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80065f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006600:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3308      	adds	r3, #8
 800660a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800660e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006612:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006616:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800661a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006626:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1d9      	bne.n	80065e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006634:	2b00      	cmp	r3, #0
 8006636:	d017      	beq.n	8006668 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800663e:	4a15      	ldr	r2, [pc, #84]	@ (8006694 <HAL_UART_IRQHandler+0x2c0>)
 8006640:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006648:	4618      	mov	r0, r3
 800664a:	f7fb fbb5 	bl	8001db8 <HAL_DMA_Abort_IT>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d019      	beq.n	8006688 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800665a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006662:	4610      	mov	r0, r2
 8006664:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006666:	e00f      	b.n	8006688 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fa93 	bl	8006b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800666e:	e00b      	b.n	8006688 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 fa8f 	bl	8006b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006676:	e007      	b.n	8006688 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fa8b 	bl	8006b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006686:	e26f      	b.n	8006b68 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006688:	bf00      	nop
    return;
 800668a:	e26d      	b.n	8006b68 <HAL_UART_IRQHandler+0x794>
 800668c:	10000001 	.word	0x10000001
 8006690:	04000120 	.word	0x04000120
 8006694:	08007cd9 	.word	0x08007cd9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800669c:	2b01      	cmp	r3, #1
 800669e:	f040 8203 	bne.w	8006aa8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066a6:	f003 0310 	and.w	r3, r3, #16
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f000 81fc 	beq.w	8006aa8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b4:	f003 0310 	and.w	r3, r3, #16
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 81f5 	beq.w	8006aa8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2210      	movs	r2, #16
 80066c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d0:	2b40      	cmp	r3, #64	@ 0x40
 80066d2:	f040 816d 	bne.w	80069b0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4aa4      	ldr	r2, [pc, #656]	@ (8006970 <HAL_UART_IRQHandler+0x59c>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d068      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4aa1      	ldr	r2, [pc, #644]	@ (8006974 <HAL_UART_IRQHandler+0x5a0>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d061      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a9f      	ldr	r2, [pc, #636]	@ (8006978 <HAL_UART_IRQHandler+0x5a4>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d05a      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a9c      	ldr	r2, [pc, #624]	@ (800697c <HAL_UART_IRQHandler+0x5a8>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d053      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a9a      	ldr	r2, [pc, #616]	@ (8006980 <HAL_UART_IRQHandler+0x5ac>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d04c      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a97      	ldr	r2, [pc, #604]	@ (8006984 <HAL_UART_IRQHandler+0x5b0>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d045      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a95      	ldr	r2, [pc, #596]	@ (8006988 <HAL_UART_IRQHandler+0x5b4>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d03e      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a92      	ldr	r2, [pc, #584]	@ (800698c <HAL_UART_IRQHandler+0x5b8>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d037      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a90      	ldr	r2, [pc, #576]	@ (8006990 <HAL_UART_IRQHandler+0x5bc>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d030      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a8d      	ldr	r2, [pc, #564]	@ (8006994 <HAL_UART_IRQHandler+0x5c0>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d029      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a8b      	ldr	r2, [pc, #556]	@ (8006998 <HAL_UART_IRQHandler+0x5c4>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d022      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a88      	ldr	r2, [pc, #544]	@ (800699c <HAL_UART_IRQHandler+0x5c8>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01b      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a86      	ldr	r2, [pc, #536]	@ (80069a0 <HAL_UART_IRQHandler+0x5cc>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d014      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a83      	ldr	r2, [pc, #524]	@ (80069a4 <HAL_UART_IRQHandler+0x5d0>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00d      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a81      	ldr	r2, [pc, #516]	@ (80069a8 <HAL_UART_IRQHandler+0x5d4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d006      	beq.n	80067b6 <HAL_UART_IRQHandler+0x3e2>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a7e      	ldr	r2, [pc, #504]	@ (80069ac <HAL_UART_IRQHandler+0x5d8>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d106      	bne.n	80067c4 <HAL_UART_IRQHandler+0x3f0>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	e005      	b.n	80067d0 <HAL_UART_IRQHandler+0x3fc>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 80ad 	beq.w	8006938 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067e8:	429a      	cmp	r2, r3
 80067ea:	f080 80a5 	bcs.w	8006938 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067fe:	69db      	ldr	r3, [r3, #28]
 8006800:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006804:	f000 8087 	beq.w	8006916 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006810:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800681c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006824:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	461a      	mov	r2, r3
 800682e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006832:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006836:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800683e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006842:	e841 2300 	strex	r3, r2, [r1]
 8006846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800684a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1da      	bne.n	8006808 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	3308      	adds	r3, #8
 8006858:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800685c:	e853 3f00 	ldrex	r3, [r3]
 8006860:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006862:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006864:	f023 0301 	bic.w	r3, r3, #1
 8006868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	3308      	adds	r3, #8
 8006872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006876:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800687a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800687e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006882:	e841 2300 	strex	r3, r2, [r1]
 8006886:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1e1      	bne.n	8006852 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	3308      	adds	r3, #8
 8006894:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006898:	e853 3f00 	ldrex	r3, [r3]
 800689c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800689e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	3308      	adds	r3, #8
 80068ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80068b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80068b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80068b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80068ba:	e841 2300 	strex	r3, r2, [r1]
 80068be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80068c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1e3      	bne.n	800688e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2220      	movs	r2, #32
 80068ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068dc:	e853 3f00 	ldrex	r3, [r3]
 80068e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068e4:	f023 0310 	bic.w	r3, r3, #16
 80068e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	461a      	mov	r2, r3
 80068f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068fe:	e841 2300 	strex	r3, r2, [r1]
 8006902:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006904:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1e4      	bne.n	80068d4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006910:	4618      	mov	r0, r3
 8006912:	f7fa ff33 	bl	800177c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2202      	movs	r2, #2
 800691a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006928:	b29b      	uxth	r3, r3
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	b29b      	uxth	r3, r3
 800692e:	4619      	mov	r1, r3
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f939 	bl	8006ba8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006936:	e119      	b.n	8006b6c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800693e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006942:	429a      	cmp	r2, r3
 8006944:	f040 8112 	bne.w	8006b6c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006954:	f040 810a 	bne.w	8006b6c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006964:	4619      	mov	r1, r3
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f91e 	bl	8006ba8 <HAL_UARTEx_RxEventCallback>
      return;
 800696c:	e0fe      	b.n	8006b6c <HAL_UART_IRQHandler+0x798>
 800696e:	bf00      	nop
 8006970:	40020010 	.word	0x40020010
 8006974:	40020028 	.word	0x40020028
 8006978:	40020040 	.word	0x40020040
 800697c:	40020058 	.word	0x40020058
 8006980:	40020070 	.word	0x40020070
 8006984:	40020088 	.word	0x40020088
 8006988:	400200a0 	.word	0x400200a0
 800698c:	400200b8 	.word	0x400200b8
 8006990:	40020410 	.word	0x40020410
 8006994:	40020428 	.word	0x40020428
 8006998:	40020440 	.word	0x40020440
 800699c:	40020458 	.word	0x40020458
 80069a0:	40020470 	.word	0x40020470
 80069a4:	40020488 	.word	0x40020488
 80069a8:	400204a0 	.word	0x400204a0
 80069ac:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069bc:	b29b      	uxth	r3, r3
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 80cf 	beq.w	8006b70 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80069d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f000 80ca 	beq.w	8006b70 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e4:	e853 3f00 	ldrex	r3, [r3]
 80069e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	461a      	mov	r2, r3
 80069fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80069fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a00:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a06:	e841 2300 	strex	r3, r2, [r1]
 8006a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1e4      	bne.n	80069dc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3308      	adds	r3, #8
 8006a18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1c:	e853 3f00 	ldrex	r3, [r3]
 8006a20:	623b      	str	r3, [r7, #32]
   return(result);
 8006a22:	6a3a      	ldr	r2, [r7, #32]
 8006a24:	4b55      	ldr	r3, [pc, #340]	@ (8006b7c <HAL_UART_IRQHandler+0x7a8>)
 8006a26:	4013      	ands	r3, r2
 8006a28:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	3308      	adds	r3, #8
 8006a32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a36:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a3e:	e841 2300 	strex	r3, r2, [r1]
 8006a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1e3      	bne.n	8006a12 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	e853 3f00 	ldrex	r3, [r3]
 8006a6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0310 	bic.w	r3, r3, #16
 8006a72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a80:	61fb      	str	r3, [r7, #28]
 8006a82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a84:	69b9      	ldr	r1, [r7, #24]
 8006a86:	69fa      	ldr	r2, [r7, #28]
 8006a88:	e841 2300 	strex	r3, r2, [r1]
 8006a8c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d1e4      	bne.n	8006a5e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2202      	movs	r2, #2
 8006a98:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 f881 	bl	8006ba8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006aa6:	e063      	b.n	8006b70 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00e      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x6fe>
 8006ab4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ab8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d008      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006ac8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f001 f941 	bl	8007d52 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ad0:	e051      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d014      	beq.n	8006b08 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d105      	bne.n	8006af6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006aea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d008      	beq.n	8006b08 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d03a      	beq.n	8006b74 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
    }
    return;
 8006b06:	e035      	b.n	8006b74 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d009      	beq.n	8006b28 <HAL_UART_IRQHandler+0x754>
 8006b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d003      	beq.n	8006b28 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f001 f8eb 	bl	8007cfc <UART_EndTransmit_IT>
    return;
 8006b26:	e026      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d009      	beq.n	8006b48 <HAL_UART_IRQHandler+0x774>
 8006b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b38:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f001 f91a 	bl	8007d7a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b46:	e016      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d010      	beq.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
 8006b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	da0c      	bge.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f001 f902 	bl	8007d66 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b62:	e008      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006b64:	bf00      	nop
 8006b66:	e006      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006b68:	bf00      	nop
 8006b6a:	e004      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006b6c:	bf00      	nop
 8006b6e:	e002      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006b70:	bf00      	nop
 8006b72:	e000      	b.n	8006b76 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006b74:	bf00      	nop
  }
}
 8006b76:	37e8      	adds	r7, #232	@ 0xe8
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	effffffe 	.word	0xeffffffe

08006b80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b88:	bf00      	nop
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr

08006ba8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bc4:	b092      	sub	sp, #72	@ 0x48
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	689a      	ldr	r2, [r3, #8]
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	431a      	orrs	r2, r3
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	431a      	orrs	r2, r3
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	4bbe      	ldr	r3, [pc, #760]	@ (8006ee8 <UART_SetConfig+0x328>)
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	6812      	ldr	r2, [r2, #0]
 8006bf6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006bf8:	430b      	orrs	r3, r1
 8006bfa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	68da      	ldr	r2, [r3, #12]
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4ab3      	ldr	r2, [pc, #716]	@ (8006eec <UART_SetConfig+0x32c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d004      	beq.n	8006c2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	689a      	ldr	r2, [r3, #8]
 8006c32:	4baf      	ldr	r3, [pc, #700]	@ (8006ef0 <UART_SetConfig+0x330>)
 8006c34:	4013      	ands	r3, r2
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	6812      	ldr	r2, [r2, #0]
 8006c3a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c3c:	430b      	orrs	r3, r1
 8006c3e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c46:	f023 010f 	bic.w	r1, r3, #15
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4aa6      	ldr	r2, [pc, #664]	@ (8006ef4 <UART_SetConfig+0x334>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d177      	bne.n	8006d50 <UART_SetConfig+0x190>
 8006c60:	4ba5      	ldr	r3, [pc, #660]	@ (8006ef8 <UART_SetConfig+0x338>)
 8006c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c68:	2b28      	cmp	r3, #40	@ 0x28
 8006c6a:	d86d      	bhi.n	8006d48 <UART_SetConfig+0x188>
 8006c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c74 <UART_SetConfig+0xb4>)
 8006c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c72:	bf00      	nop
 8006c74:	08006d19 	.word	0x08006d19
 8006c78:	08006d49 	.word	0x08006d49
 8006c7c:	08006d49 	.word	0x08006d49
 8006c80:	08006d49 	.word	0x08006d49
 8006c84:	08006d49 	.word	0x08006d49
 8006c88:	08006d49 	.word	0x08006d49
 8006c8c:	08006d49 	.word	0x08006d49
 8006c90:	08006d49 	.word	0x08006d49
 8006c94:	08006d21 	.word	0x08006d21
 8006c98:	08006d49 	.word	0x08006d49
 8006c9c:	08006d49 	.word	0x08006d49
 8006ca0:	08006d49 	.word	0x08006d49
 8006ca4:	08006d49 	.word	0x08006d49
 8006ca8:	08006d49 	.word	0x08006d49
 8006cac:	08006d49 	.word	0x08006d49
 8006cb0:	08006d49 	.word	0x08006d49
 8006cb4:	08006d29 	.word	0x08006d29
 8006cb8:	08006d49 	.word	0x08006d49
 8006cbc:	08006d49 	.word	0x08006d49
 8006cc0:	08006d49 	.word	0x08006d49
 8006cc4:	08006d49 	.word	0x08006d49
 8006cc8:	08006d49 	.word	0x08006d49
 8006ccc:	08006d49 	.word	0x08006d49
 8006cd0:	08006d49 	.word	0x08006d49
 8006cd4:	08006d31 	.word	0x08006d31
 8006cd8:	08006d49 	.word	0x08006d49
 8006cdc:	08006d49 	.word	0x08006d49
 8006ce0:	08006d49 	.word	0x08006d49
 8006ce4:	08006d49 	.word	0x08006d49
 8006ce8:	08006d49 	.word	0x08006d49
 8006cec:	08006d49 	.word	0x08006d49
 8006cf0:	08006d49 	.word	0x08006d49
 8006cf4:	08006d39 	.word	0x08006d39
 8006cf8:	08006d49 	.word	0x08006d49
 8006cfc:	08006d49 	.word	0x08006d49
 8006d00:	08006d49 	.word	0x08006d49
 8006d04:	08006d49 	.word	0x08006d49
 8006d08:	08006d49 	.word	0x08006d49
 8006d0c:	08006d49 	.word	0x08006d49
 8006d10:	08006d49 	.word	0x08006d49
 8006d14:	08006d41 	.word	0x08006d41
 8006d18:	2301      	movs	r3, #1
 8006d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d1e:	e326      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d20:	2304      	movs	r3, #4
 8006d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d26:	e322      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d28:	2308      	movs	r3, #8
 8006d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d2e:	e31e      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d30:	2310      	movs	r3, #16
 8006d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d36:	e31a      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d38:	2320      	movs	r3, #32
 8006d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d3e:	e316      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d40:	2340      	movs	r3, #64	@ 0x40
 8006d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d46:	e312      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d48:	2380      	movs	r3, #128	@ 0x80
 8006d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d4e:	e30e      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a69      	ldr	r2, [pc, #420]	@ (8006efc <UART_SetConfig+0x33c>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d130      	bne.n	8006dbc <UART_SetConfig+0x1fc>
 8006d5a:	4b67      	ldr	r3, [pc, #412]	@ (8006ef8 <UART_SetConfig+0x338>)
 8006d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d5e:	f003 0307 	and.w	r3, r3, #7
 8006d62:	2b05      	cmp	r3, #5
 8006d64:	d826      	bhi.n	8006db4 <UART_SetConfig+0x1f4>
 8006d66:	a201      	add	r2, pc, #4	@ (adr r2, 8006d6c <UART_SetConfig+0x1ac>)
 8006d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6c:	08006d85 	.word	0x08006d85
 8006d70:	08006d8d 	.word	0x08006d8d
 8006d74:	08006d95 	.word	0x08006d95
 8006d78:	08006d9d 	.word	0x08006d9d
 8006d7c:	08006da5 	.word	0x08006da5
 8006d80:	08006dad 	.word	0x08006dad
 8006d84:	2300      	movs	r3, #0
 8006d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d8a:	e2f0      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d8c:	2304      	movs	r3, #4
 8006d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d92:	e2ec      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d94:	2308      	movs	r3, #8
 8006d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d9a:	e2e8      	b.n	800736e <UART_SetConfig+0x7ae>
 8006d9c:	2310      	movs	r3, #16
 8006d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006da2:	e2e4      	b.n	800736e <UART_SetConfig+0x7ae>
 8006da4:	2320      	movs	r3, #32
 8006da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006daa:	e2e0      	b.n	800736e <UART_SetConfig+0x7ae>
 8006dac:	2340      	movs	r3, #64	@ 0x40
 8006dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006db2:	e2dc      	b.n	800736e <UART_SetConfig+0x7ae>
 8006db4:	2380      	movs	r3, #128	@ 0x80
 8006db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dba:	e2d8      	b.n	800736e <UART_SetConfig+0x7ae>
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a4f      	ldr	r2, [pc, #316]	@ (8006f00 <UART_SetConfig+0x340>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d130      	bne.n	8006e28 <UART_SetConfig+0x268>
 8006dc6:	4b4c      	ldr	r3, [pc, #304]	@ (8006ef8 <UART_SetConfig+0x338>)
 8006dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dca:	f003 0307 	and.w	r3, r3, #7
 8006dce:	2b05      	cmp	r3, #5
 8006dd0:	d826      	bhi.n	8006e20 <UART_SetConfig+0x260>
 8006dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006dd8 <UART_SetConfig+0x218>)
 8006dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd8:	08006df1 	.word	0x08006df1
 8006ddc:	08006df9 	.word	0x08006df9
 8006de0:	08006e01 	.word	0x08006e01
 8006de4:	08006e09 	.word	0x08006e09
 8006de8:	08006e11 	.word	0x08006e11
 8006dec:	08006e19 	.word	0x08006e19
 8006df0:	2300      	movs	r3, #0
 8006df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006df6:	e2ba      	b.n	800736e <UART_SetConfig+0x7ae>
 8006df8:	2304      	movs	r3, #4
 8006dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dfe:	e2b6      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e00:	2308      	movs	r3, #8
 8006e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e06:	e2b2      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e08:	2310      	movs	r3, #16
 8006e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e0e:	e2ae      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e10:	2320      	movs	r3, #32
 8006e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e16:	e2aa      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e18:	2340      	movs	r3, #64	@ 0x40
 8006e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e1e:	e2a6      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e20:	2380      	movs	r3, #128	@ 0x80
 8006e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e26:	e2a2      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a35      	ldr	r2, [pc, #212]	@ (8006f04 <UART_SetConfig+0x344>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d130      	bne.n	8006e94 <UART_SetConfig+0x2d4>
 8006e32:	4b31      	ldr	r3, [pc, #196]	@ (8006ef8 <UART_SetConfig+0x338>)
 8006e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e36:	f003 0307 	and.w	r3, r3, #7
 8006e3a:	2b05      	cmp	r3, #5
 8006e3c:	d826      	bhi.n	8006e8c <UART_SetConfig+0x2cc>
 8006e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e44 <UART_SetConfig+0x284>)
 8006e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e44:	08006e5d 	.word	0x08006e5d
 8006e48:	08006e65 	.word	0x08006e65
 8006e4c:	08006e6d 	.word	0x08006e6d
 8006e50:	08006e75 	.word	0x08006e75
 8006e54:	08006e7d 	.word	0x08006e7d
 8006e58:	08006e85 	.word	0x08006e85
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e62:	e284      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e64:	2304      	movs	r3, #4
 8006e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e6a:	e280      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e6c:	2308      	movs	r3, #8
 8006e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e72:	e27c      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e74:	2310      	movs	r3, #16
 8006e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e7a:	e278      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e7c:	2320      	movs	r3, #32
 8006e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e82:	e274      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e84:	2340      	movs	r3, #64	@ 0x40
 8006e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e8a:	e270      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e8c:	2380      	movs	r3, #128	@ 0x80
 8006e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e92:	e26c      	b.n	800736e <UART_SetConfig+0x7ae>
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a1b      	ldr	r2, [pc, #108]	@ (8006f08 <UART_SetConfig+0x348>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d142      	bne.n	8006f24 <UART_SetConfig+0x364>
 8006e9e:	4b16      	ldr	r3, [pc, #88]	@ (8006ef8 <UART_SetConfig+0x338>)
 8006ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ea2:	f003 0307 	and.w	r3, r3, #7
 8006ea6:	2b05      	cmp	r3, #5
 8006ea8:	d838      	bhi.n	8006f1c <UART_SetConfig+0x35c>
 8006eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8006eb0 <UART_SetConfig+0x2f0>)
 8006eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb0:	08006ec9 	.word	0x08006ec9
 8006eb4:	08006ed1 	.word	0x08006ed1
 8006eb8:	08006ed9 	.word	0x08006ed9
 8006ebc:	08006ee1 	.word	0x08006ee1
 8006ec0:	08006f0d 	.word	0x08006f0d
 8006ec4:	08006f15 	.word	0x08006f15
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ece:	e24e      	b.n	800736e <UART_SetConfig+0x7ae>
 8006ed0:	2304      	movs	r3, #4
 8006ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ed6:	e24a      	b.n	800736e <UART_SetConfig+0x7ae>
 8006ed8:	2308      	movs	r3, #8
 8006eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ede:	e246      	b.n	800736e <UART_SetConfig+0x7ae>
 8006ee0:	2310      	movs	r3, #16
 8006ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ee6:	e242      	b.n	800736e <UART_SetConfig+0x7ae>
 8006ee8:	cfff69f3 	.word	0xcfff69f3
 8006eec:	58000c00 	.word	0x58000c00
 8006ef0:	11fff4ff 	.word	0x11fff4ff
 8006ef4:	40011000 	.word	0x40011000
 8006ef8:	58024400 	.word	0x58024400
 8006efc:	40004400 	.word	0x40004400
 8006f00:	40004800 	.word	0x40004800
 8006f04:	40004c00 	.word	0x40004c00
 8006f08:	40005000 	.word	0x40005000
 8006f0c:	2320      	movs	r3, #32
 8006f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f12:	e22c      	b.n	800736e <UART_SetConfig+0x7ae>
 8006f14:	2340      	movs	r3, #64	@ 0x40
 8006f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1a:	e228      	b.n	800736e <UART_SetConfig+0x7ae>
 8006f1c:	2380      	movs	r3, #128	@ 0x80
 8006f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f22:	e224      	b.n	800736e <UART_SetConfig+0x7ae>
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4ab1      	ldr	r2, [pc, #708]	@ (80071f0 <UART_SetConfig+0x630>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d176      	bne.n	800701c <UART_SetConfig+0x45c>
 8006f2e:	4bb1      	ldr	r3, [pc, #708]	@ (80071f4 <UART_SetConfig+0x634>)
 8006f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f36:	2b28      	cmp	r3, #40	@ 0x28
 8006f38:	d86c      	bhi.n	8007014 <UART_SetConfig+0x454>
 8006f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f40 <UART_SetConfig+0x380>)
 8006f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f40:	08006fe5 	.word	0x08006fe5
 8006f44:	08007015 	.word	0x08007015
 8006f48:	08007015 	.word	0x08007015
 8006f4c:	08007015 	.word	0x08007015
 8006f50:	08007015 	.word	0x08007015
 8006f54:	08007015 	.word	0x08007015
 8006f58:	08007015 	.word	0x08007015
 8006f5c:	08007015 	.word	0x08007015
 8006f60:	08006fed 	.word	0x08006fed
 8006f64:	08007015 	.word	0x08007015
 8006f68:	08007015 	.word	0x08007015
 8006f6c:	08007015 	.word	0x08007015
 8006f70:	08007015 	.word	0x08007015
 8006f74:	08007015 	.word	0x08007015
 8006f78:	08007015 	.word	0x08007015
 8006f7c:	08007015 	.word	0x08007015
 8006f80:	08006ff5 	.word	0x08006ff5
 8006f84:	08007015 	.word	0x08007015
 8006f88:	08007015 	.word	0x08007015
 8006f8c:	08007015 	.word	0x08007015
 8006f90:	08007015 	.word	0x08007015
 8006f94:	08007015 	.word	0x08007015
 8006f98:	08007015 	.word	0x08007015
 8006f9c:	08007015 	.word	0x08007015
 8006fa0:	08006ffd 	.word	0x08006ffd
 8006fa4:	08007015 	.word	0x08007015
 8006fa8:	08007015 	.word	0x08007015
 8006fac:	08007015 	.word	0x08007015
 8006fb0:	08007015 	.word	0x08007015
 8006fb4:	08007015 	.word	0x08007015
 8006fb8:	08007015 	.word	0x08007015
 8006fbc:	08007015 	.word	0x08007015
 8006fc0:	08007005 	.word	0x08007005
 8006fc4:	08007015 	.word	0x08007015
 8006fc8:	08007015 	.word	0x08007015
 8006fcc:	08007015 	.word	0x08007015
 8006fd0:	08007015 	.word	0x08007015
 8006fd4:	08007015 	.word	0x08007015
 8006fd8:	08007015 	.word	0x08007015
 8006fdc:	08007015 	.word	0x08007015
 8006fe0:	0800700d 	.word	0x0800700d
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fea:	e1c0      	b.n	800736e <UART_SetConfig+0x7ae>
 8006fec:	2304      	movs	r3, #4
 8006fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ff2:	e1bc      	b.n	800736e <UART_SetConfig+0x7ae>
 8006ff4:	2308      	movs	r3, #8
 8006ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ffa:	e1b8      	b.n	800736e <UART_SetConfig+0x7ae>
 8006ffc:	2310      	movs	r3, #16
 8006ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007002:	e1b4      	b.n	800736e <UART_SetConfig+0x7ae>
 8007004:	2320      	movs	r3, #32
 8007006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800700a:	e1b0      	b.n	800736e <UART_SetConfig+0x7ae>
 800700c:	2340      	movs	r3, #64	@ 0x40
 800700e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007012:	e1ac      	b.n	800736e <UART_SetConfig+0x7ae>
 8007014:	2380      	movs	r3, #128	@ 0x80
 8007016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800701a:	e1a8      	b.n	800736e <UART_SetConfig+0x7ae>
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a75      	ldr	r2, [pc, #468]	@ (80071f8 <UART_SetConfig+0x638>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d130      	bne.n	8007088 <UART_SetConfig+0x4c8>
 8007026:	4b73      	ldr	r3, [pc, #460]	@ (80071f4 <UART_SetConfig+0x634>)
 8007028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800702a:	f003 0307 	and.w	r3, r3, #7
 800702e:	2b05      	cmp	r3, #5
 8007030:	d826      	bhi.n	8007080 <UART_SetConfig+0x4c0>
 8007032:	a201      	add	r2, pc, #4	@ (adr r2, 8007038 <UART_SetConfig+0x478>)
 8007034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007038:	08007051 	.word	0x08007051
 800703c:	08007059 	.word	0x08007059
 8007040:	08007061 	.word	0x08007061
 8007044:	08007069 	.word	0x08007069
 8007048:	08007071 	.word	0x08007071
 800704c:	08007079 	.word	0x08007079
 8007050:	2300      	movs	r3, #0
 8007052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007056:	e18a      	b.n	800736e <UART_SetConfig+0x7ae>
 8007058:	2304      	movs	r3, #4
 800705a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800705e:	e186      	b.n	800736e <UART_SetConfig+0x7ae>
 8007060:	2308      	movs	r3, #8
 8007062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007066:	e182      	b.n	800736e <UART_SetConfig+0x7ae>
 8007068:	2310      	movs	r3, #16
 800706a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800706e:	e17e      	b.n	800736e <UART_SetConfig+0x7ae>
 8007070:	2320      	movs	r3, #32
 8007072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007076:	e17a      	b.n	800736e <UART_SetConfig+0x7ae>
 8007078:	2340      	movs	r3, #64	@ 0x40
 800707a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800707e:	e176      	b.n	800736e <UART_SetConfig+0x7ae>
 8007080:	2380      	movs	r3, #128	@ 0x80
 8007082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007086:	e172      	b.n	800736e <UART_SetConfig+0x7ae>
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a5b      	ldr	r2, [pc, #364]	@ (80071fc <UART_SetConfig+0x63c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d130      	bne.n	80070f4 <UART_SetConfig+0x534>
 8007092:	4b58      	ldr	r3, [pc, #352]	@ (80071f4 <UART_SetConfig+0x634>)
 8007094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007096:	f003 0307 	and.w	r3, r3, #7
 800709a:	2b05      	cmp	r3, #5
 800709c:	d826      	bhi.n	80070ec <UART_SetConfig+0x52c>
 800709e:	a201      	add	r2, pc, #4	@ (adr r2, 80070a4 <UART_SetConfig+0x4e4>)
 80070a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a4:	080070bd 	.word	0x080070bd
 80070a8:	080070c5 	.word	0x080070c5
 80070ac:	080070cd 	.word	0x080070cd
 80070b0:	080070d5 	.word	0x080070d5
 80070b4:	080070dd 	.word	0x080070dd
 80070b8:	080070e5 	.word	0x080070e5
 80070bc:	2300      	movs	r3, #0
 80070be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070c2:	e154      	b.n	800736e <UART_SetConfig+0x7ae>
 80070c4:	2304      	movs	r3, #4
 80070c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ca:	e150      	b.n	800736e <UART_SetConfig+0x7ae>
 80070cc:	2308      	movs	r3, #8
 80070ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070d2:	e14c      	b.n	800736e <UART_SetConfig+0x7ae>
 80070d4:	2310      	movs	r3, #16
 80070d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070da:	e148      	b.n	800736e <UART_SetConfig+0x7ae>
 80070dc:	2320      	movs	r3, #32
 80070de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070e2:	e144      	b.n	800736e <UART_SetConfig+0x7ae>
 80070e4:	2340      	movs	r3, #64	@ 0x40
 80070e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ea:	e140      	b.n	800736e <UART_SetConfig+0x7ae>
 80070ec:	2380      	movs	r3, #128	@ 0x80
 80070ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070f2:	e13c      	b.n	800736e <UART_SetConfig+0x7ae>
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a41      	ldr	r2, [pc, #260]	@ (8007200 <UART_SetConfig+0x640>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	f040 8082 	bne.w	8007204 <UART_SetConfig+0x644>
 8007100:	4b3c      	ldr	r3, [pc, #240]	@ (80071f4 <UART_SetConfig+0x634>)
 8007102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007104:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007108:	2b28      	cmp	r3, #40	@ 0x28
 800710a:	d86d      	bhi.n	80071e8 <UART_SetConfig+0x628>
 800710c:	a201      	add	r2, pc, #4	@ (adr r2, 8007114 <UART_SetConfig+0x554>)
 800710e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007112:	bf00      	nop
 8007114:	080071b9 	.word	0x080071b9
 8007118:	080071e9 	.word	0x080071e9
 800711c:	080071e9 	.word	0x080071e9
 8007120:	080071e9 	.word	0x080071e9
 8007124:	080071e9 	.word	0x080071e9
 8007128:	080071e9 	.word	0x080071e9
 800712c:	080071e9 	.word	0x080071e9
 8007130:	080071e9 	.word	0x080071e9
 8007134:	080071c1 	.word	0x080071c1
 8007138:	080071e9 	.word	0x080071e9
 800713c:	080071e9 	.word	0x080071e9
 8007140:	080071e9 	.word	0x080071e9
 8007144:	080071e9 	.word	0x080071e9
 8007148:	080071e9 	.word	0x080071e9
 800714c:	080071e9 	.word	0x080071e9
 8007150:	080071e9 	.word	0x080071e9
 8007154:	080071c9 	.word	0x080071c9
 8007158:	080071e9 	.word	0x080071e9
 800715c:	080071e9 	.word	0x080071e9
 8007160:	080071e9 	.word	0x080071e9
 8007164:	080071e9 	.word	0x080071e9
 8007168:	080071e9 	.word	0x080071e9
 800716c:	080071e9 	.word	0x080071e9
 8007170:	080071e9 	.word	0x080071e9
 8007174:	080071d1 	.word	0x080071d1
 8007178:	080071e9 	.word	0x080071e9
 800717c:	080071e9 	.word	0x080071e9
 8007180:	080071e9 	.word	0x080071e9
 8007184:	080071e9 	.word	0x080071e9
 8007188:	080071e9 	.word	0x080071e9
 800718c:	080071e9 	.word	0x080071e9
 8007190:	080071e9 	.word	0x080071e9
 8007194:	080071d9 	.word	0x080071d9
 8007198:	080071e9 	.word	0x080071e9
 800719c:	080071e9 	.word	0x080071e9
 80071a0:	080071e9 	.word	0x080071e9
 80071a4:	080071e9 	.word	0x080071e9
 80071a8:	080071e9 	.word	0x080071e9
 80071ac:	080071e9 	.word	0x080071e9
 80071b0:	080071e9 	.word	0x080071e9
 80071b4:	080071e1 	.word	0x080071e1
 80071b8:	2301      	movs	r3, #1
 80071ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071be:	e0d6      	b.n	800736e <UART_SetConfig+0x7ae>
 80071c0:	2304      	movs	r3, #4
 80071c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071c6:	e0d2      	b.n	800736e <UART_SetConfig+0x7ae>
 80071c8:	2308      	movs	r3, #8
 80071ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ce:	e0ce      	b.n	800736e <UART_SetConfig+0x7ae>
 80071d0:	2310      	movs	r3, #16
 80071d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071d6:	e0ca      	b.n	800736e <UART_SetConfig+0x7ae>
 80071d8:	2320      	movs	r3, #32
 80071da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071de:	e0c6      	b.n	800736e <UART_SetConfig+0x7ae>
 80071e0:	2340      	movs	r3, #64	@ 0x40
 80071e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e6:	e0c2      	b.n	800736e <UART_SetConfig+0x7ae>
 80071e8:	2380      	movs	r3, #128	@ 0x80
 80071ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ee:	e0be      	b.n	800736e <UART_SetConfig+0x7ae>
 80071f0:	40011400 	.word	0x40011400
 80071f4:	58024400 	.word	0x58024400
 80071f8:	40007800 	.word	0x40007800
 80071fc:	40007c00 	.word	0x40007c00
 8007200:	40011800 	.word	0x40011800
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4aad      	ldr	r2, [pc, #692]	@ (80074c0 <UART_SetConfig+0x900>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d176      	bne.n	80072fc <UART_SetConfig+0x73c>
 800720e:	4bad      	ldr	r3, [pc, #692]	@ (80074c4 <UART_SetConfig+0x904>)
 8007210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007212:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007216:	2b28      	cmp	r3, #40	@ 0x28
 8007218:	d86c      	bhi.n	80072f4 <UART_SetConfig+0x734>
 800721a:	a201      	add	r2, pc, #4	@ (adr r2, 8007220 <UART_SetConfig+0x660>)
 800721c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007220:	080072c5 	.word	0x080072c5
 8007224:	080072f5 	.word	0x080072f5
 8007228:	080072f5 	.word	0x080072f5
 800722c:	080072f5 	.word	0x080072f5
 8007230:	080072f5 	.word	0x080072f5
 8007234:	080072f5 	.word	0x080072f5
 8007238:	080072f5 	.word	0x080072f5
 800723c:	080072f5 	.word	0x080072f5
 8007240:	080072cd 	.word	0x080072cd
 8007244:	080072f5 	.word	0x080072f5
 8007248:	080072f5 	.word	0x080072f5
 800724c:	080072f5 	.word	0x080072f5
 8007250:	080072f5 	.word	0x080072f5
 8007254:	080072f5 	.word	0x080072f5
 8007258:	080072f5 	.word	0x080072f5
 800725c:	080072f5 	.word	0x080072f5
 8007260:	080072d5 	.word	0x080072d5
 8007264:	080072f5 	.word	0x080072f5
 8007268:	080072f5 	.word	0x080072f5
 800726c:	080072f5 	.word	0x080072f5
 8007270:	080072f5 	.word	0x080072f5
 8007274:	080072f5 	.word	0x080072f5
 8007278:	080072f5 	.word	0x080072f5
 800727c:	080072f5 	.word	0x080072f5
 8007280:	080072dd 	.word	0x080072dd
 8007284:	080072f5 	.word	0x080072f5
 8007288:	080072f5 	.word	0x080072f5
 800728c:	080072f5 	.word	0x080072f5
 8007290:	080072f5 	.word	0x080072f5
 8007294:	080072f5 	.word	0x080072f5
 8007298:	080072f5 	.word	0x080072f5
 800729c:	080072f5 	.word	0x080072f5
 80072a0:	080072e5 	.word	0x080072e5
 80072a4:	080072f5 	.word	0x080072f5
 80072a8:	080072f5 	.word	0x080072f5
 80072ac:	080072f5 	.word	0x080072f5
 80072b0:	080072f5 	.word	0x080072f5
 80072b4:	080072f5 	.word	0x080072f5
 80072b8:	080072f5 	.word	0x080072f5
 80072bc:	080072f5 	.word	0x080072f5
 80072c0:	080072ed 	.word	0x080072ed
 80072c4:	2301      	movs	r3, #1
 80072c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ca:	e050      	b.n	800736e <UART_SetConfig+0x7ae>
 80072cc:	2304      	movs	r3, #4
 80072ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d2:	e04c      	b.n	800736e <UART_SetConfig+0x7ae>
 80072d4:	2308      	movs	r3, #8
 80072d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072da:	e048      	b.n	800736e <UART_SetConfig+0x7ae>
 80072dc:	2310      	movs	r3, #16
 80072de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e2:	e044      	b.n	800736e <UART_SetConfig+0x7ae>
 80072e4:	2320      	movs	r3, #32
 80072e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ea:	e040      	b.n	800736e <UART_SetConfig+0x7ae>
 80072ec:	2340      	movs	r3, #64	@ 0x40
 80072ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072f2:	e03c      	b.n	800736e <UART_SetConfig+0x7ae>
 80072f4:	2380      	movs	r3, #128	@ 0x80
 80072f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072fa:	e038      	b.n	800736e <UART_SetConfig+0x7ae>
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a71      	ldr	r2, [pc, #452]	@ (80074c8 <UART_SetConfig+0x908>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d130      	bne.n	8007368 <UART_SetConfig+0x7a8>
 8007306:	4b6f      	ldr	r3, [pc, #444]	@ (80074c4 <UART_SetConfig+0x904>)
 8007308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800730a:	f003 0307 	and.w	r3, r3, #7
 800730e:	2b05      	cmp	r3, #5
 8007310:	d826      	bhi.n	8007360 <UART_SetConfig+0x7a0>
 8007312:	a201      	add	r2, pc, #4	@ (adr r2, 8007318 <UART_SetConfig+0x758>)
 8007314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007318:	08007331 	.word	0x08007331
 800731c:	08007339 	.word	0x08007339
 8007320:	08007341 	.word	0x08007341
 8007324:	08007349 	.word	0x08007349
 8007328:	08007351 	.word	0x08007351
 800732c:	08007359 	.word	0x08007359
 8007330:	2302      	movs	r3, #2
 8007332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007336:	e01a      	b.n	800736e <UART_SetConfig+0x7ae>
 8007338:	2304      	movs	r3, #4
 800733a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733e:	e016      	b.n	800736e <UART_SetConfig+0x7ae>
 8007340:	2308      	movs	r3, #8
 8007342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007346:	e012      	b.n	800736e <UART_SetConfig+0x7ae>
 8007348:	2310      	movs	r3, #16
 800734a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734e:	e00e      	b.n	800736e <UART_SetConfig+0x7ae>
 8007350:	2320      	movs	r3, #32
 8007352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007356:	e00a      	b.n	800736e <UART_SetConfig+0x7ae>
 8007358:	2340      	movs	r3, #64	@ 0x40
 800735a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735e:	e006      	b.n	800736e <UART_SetConfig+0x7ae>
 8007360:	2380      	movs	r3, #128	@ 0x80
 8007362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007366:	e002      	b.n	800736e <UART_SetConfig+0x7ae>
 8007368:	2380      	movs	r3, #128	@ 0x80
 800736a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a55      	ldr	r2, [pc, #340]	@ (80074c8 <UART_SetConfig+0x908>)
 8007374:	4293      	cmp	r3, r2
 8007376:	f040 80f8 	bne.w	800756a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800737a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800737e:	2b20      	cmp	r3, #32
 8007380:	dc46      	bgt.n	8007410 <UART_SetConfig+0x850>
 8007382:	2b02      	cmp	r3, #2
 8007384:	db75      	blt.n	8007472 <UART_SetConfig+0x8b2>
 8007386:	3b02      	subs	r3, #2
 8007388:	2b1e      	cmp	r3, #30
 800738a:	d872      	bhi.n	8007472 <UART_SetConfig+0x8b2>
 800738c:	a201      	add	r2, pc, #4	@ (adr r2, 8007394 <UART_SetConfig+0x7d4>)
 800738e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007392:	bf00      	nop
 8007394:	08007417 	.word	0x08007417
 8007398:	08007473 	.word	0x08007473
 800739c:	0800741f 	.word	0x0800741f
 80073a0:	08007473 	.word	0x08007473
 80073a4:	08007473 	.word	0x08007473
 80073a8:	08007473 	.word	0x08007473
 80073ac:	0800742f 	.word	0x0800742f
 80073b0:	08007473 	.word	0x08007473
 80073b4:	08007473 	.word	0x08007473
 80073b8:	08007473 	.word	0x08007473
 80073bc:	08007473 	.word	0x08007473
 80073c0:	08007473 	.word	0x08007473
 80073c4:	08007473 	.word	0x08007473
 80073c8:	08007473 	.word	0x08007473
 80073cc:	0800743f 	.word	0x0800743f
 80073d0:	08007473 	.word	0x08007473
 80073d4:	08007473 	.word	0x08007473
 80073d8:	08007473 	.word	0x08007473
 80073dc:	08007473 	.word	0x08007473
 80073e0:	08007473 	.word	0x08007473
 80073e4:	08007473 	.word	0x08007473
 80073e8:	08007473 	.word	0x08007473
 80073ec:	08007473 	.word	0x08007473
 80073f0:	08007473 	.word	0x08007473
 80073f4:	08007473 	.word	0x08007473
 80073f8:	08007473 	.word	0x08007473
 80073fc:	08007473 	.word	0x08007473
 8007400:	08007473 	.word	0x08007473
 8007404:	08007473 	.word	0x08007473
 8007408:	08007473 	.word	0x08007473
 800740c:	08007465 	.word	0x08007465
 8007410:	2b40      	cmp	r3, #64	@ 0x40
 8007412:	d02a      	beq.n	800746a <UART_SetConfig+0x8aa>
 8007414:	e02d      	b.n	8007472 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007416:	f7fd fa17 	bl	8004848 <HAL_RCCEx_GetD3PCLK1Freq>
 800741a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800741c:	e02f      	b.n	800747e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800741e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007422:	4618      	mov	r0, r3
 8007424:	f7fd fa26 	bl	8004874 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800742c:	e027      	b.n	800747e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800742e:	f107 0318 	add.w	r3, r7, #24
 8007432:	4618      	mov	r0, r3
 8007434:	f7fd fb72 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800743c:	e01f      	b.n	800747e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800743e:	4b21      	ldr	r3, [pc, #132]	@ (80074c4 <UART_SetConfig+0x904>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f003 0320 	and.w	r3, r3, #32
 8007446:	2b00      	cmp	r3, #0
 8007448:	d009      	beq.n	800745e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800744a:	4b1e      	ldr	r3, [pc, #120]	@ (80074c4 <UART_SetConfig+0x904>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	08db      	lsrs	r3, r3, #3
 8007450:	f003 0303 	and.w	r3, r3, #3
 8007454:	4a1d      	ldr	r2, [pc, #116]	@ (80074cc <UART_SetConfig+0x90c>)
 8007456:	fa22 f303 	lsr.w	r3, r2, r3
 800745a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800745c:	e00f      	b.n	800747e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800745e:	4b1b      	ldr	r3, [pc, #108]	@ (80074cc <UART_SetConfig+0x90c>)
 8007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007462:	e00c      	b.n	800747e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007464:	4b1a      	ldr	r3, [pc, #104]	@ (80074d0 <UART_SetConfig+0x910>)
 8007466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007468:	e009      	b.n	800747e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800746a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007470:	e005      	b.n	800747e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007472:	2300      	movs	r3, #0
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800747c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800747e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 81ee 	beq.w	8007862 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748a:	4a12      	ldr	r2, [pc, #72]	@ (80074d4 <UART_SetConfig+0x914>)
 800748c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007490:	461a      	mov	r2, r3
 8007492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007494:	fbb3 f3f2 	udiv	r3, r3, r2
 8007498:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	4613      	mov	r3, r2
 80074a0:	005b      	lsls	r3, r3, #1
 80074a2:	4413      	add	r3, r2
 80074a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d305      	bcc.n	80074b6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d910      	bls.n	80074d8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80074bc:	e1d1      	b.n	8007862 <UART_SetConfig+0xca2>
 80074be:	bf00      	nop
 80074c0:	40011c00 	.word	0x40011c00
 80074c4:	58024400 	.word	0x58024400
 80074c8:	58000c00 	.word	0x58000c00
 80074cc:	03d09000 	.word	0x03d09000
 80074d0:	003d0900 	.word	0x003d0900
 80074d4:	08008e54 	.word	0x08008e54
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074da:	2200      	movs	r2, #0
 80074dc:	60bb      	str	r3, [r7, #8]
 80074de:	60fa      	str	r2, [r7, #12]
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e4:	4ac0      	ldr	r2, [pc, #768]	@ (80077e8 <UART_SetConfig+0xc28>)
 80074e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	2200      	movs	r2, #0
 80074ee:	603b      	str	r3, [r7, #0]
 80074f0:	607a      	str	r2, [r7, #4]
 80074f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074fa:	f7f8 ff59 	bl	80003b0 <__aeabi_uldivmod>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	4610      	mov	r0, r2
 8007504:	4619      	mov	r1, r3
 8007506:	f04f 0200 	mov.w	r2, #0
 800750a:	f04f 0300 	mov.w	r3, #0
 800750e:	020b      	lsls	r3, r1, #8
 8007510:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007514:	0202      	lsls	r2, r0, #8
 8007516:	6979      	ldr	r1, [r7, #20]
 8007518:	6849      	ldr	r1, [r1, #4]
 800751a:	0849      	lsrs	r1, r1, #1
 800751c:	2000      	movs	r0, #0
 800751e:	460c      	mov	r4, r1
 8007520:	4605      	mov	r5, r0
 8007522:	eb12 0804 	adds.w	r8, r2, r4
 8007526:	eb43 0905 	adc.w	r9, r3, r5
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	469a      	mov	sl, r3
 8007532:	4693      	mov	fp, r2
 8007534:	4652      	mov	r2, sl
 8007536:	465b      	mov	r3, fp
 8007538:	4640      	mov	r0, r8
 800753a:	4649      	mov	r1, r9
 800753c:	f7f8 ff38 	bl	80003b0 <__aeabi_uldivmod>
 8007540:	4602      	mov	r2, r0
 8007542:	460b      	mov	r3, r1
 8007544:	4613      	mov	r3, r2
 8007546:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800754e:	d308      	bcc.n	8007562 <UART_SetConfig+0x9a2>
 8007550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007552:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007556:	d204      	bcs.n	8007562 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800755e:	60da      	str	r2, [r3, #12]
 8007560:	e17f      	b.n	8007862 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007568:	e17b      	b.n	8007862 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007572:	f040 80bd 	bne.w	80076f0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007576:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800757a:	2b20      	cmp	r3, #32
 800757c:	dc48      	bgt.n	8007610 <UART_SetConfig+0xa50>
 800757e:	2b00      	cmp	r3, #0
 8007580:	db7b      	blt.n	800767a <UART_SetConfig+0xaba>
 8007582:	2b20      	cmp	r3, #32
 8007584:	d879      	bhi.n	800767a <UART_SetConfig+0xaba>
 8007586:	a201      	add	r2, pc, #4	@ (adr r2, 800758c <UART_SetConfig+0x9cc>)
 8007588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758c:	08007617 	.word	0x08007617
 8007590:	0800761f 	.word	0x0800761f
 8007594:	0800767b 	.word	0x0800767b
 8007598:	0800767b 	.word	0x0800767b
 800759c:	08007627 	.word	0x08007627
 80075a0:	0800767b 	.word	0x0800767b
 80075a4:	0800767b 	.word	0x0800767b
 80075a8:	0800767b 	.word	0x0800767b
 80075ac:	08007637 	.word	0x08007637
 80075b0:	0800767b 	.word	0x0800767b
 80075b4:	0800767b 	.word	0x0800767b
 80075b8:	0800767b 	.word	0x0800767b
 80075bc:	0800767b 	.word	0x0800767b
 80075c0:	0800767b 	.word	0x0800767b
 80075c4:	0800767b 	.word	0x0800767b
 80075c8:	0800767b 	.word	0x0800767b
 80075cc:	08007647 	.word	0x08007647
 80075d0:	0800767b 	.word	0x0800767b
 80075d4:	0800767b 	.word	0x0800767b
 80075d8:	0800767b 	.word	0x0800767b
 80075dc:	0800767b 	.word	0x0800767b
 80075e0:	0800767b 	.word	0x0800767b
 80075e4:	0800767b 	.word	0x0800767b
 80075e8:	0800767b 	.word	0x0800767b
 80075ec:	0800767b 	.word	0x0800767b
 80075f0:	0800767b 	.word	0x0800767b
 80075f4:	0800767b 	.word	0x0800767b
 80075f8:	0800767b 	.word	0x0800767b
 80075fc:	0800767b 	.word	0x0800767b
 8007600:	0800767b 	.word	0x0800767b
 8007604:	0800767b 	.word	0x0800767b
 8007608:	0800767b 	.word	0x0800767b
 800760c:	0800766d 	.word	0x0800766d
 8007610:	2b40      	cmp	r3, #64	@ 0x40
 8007612:	d02e      	beq.n	8007672 <UART_SetConfig+0xab2>
 8007614:	e031      	b.n	800767a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007616:	f7fb ff4b 	bl	80034b0 <HAL_RCC_GetPCLK1Freq>
 800761a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800761c:	e033      	b.n	8007686 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800761e:	f7fb ff5d 	bl	80034dc <HAL_RCC_GetPCLK2Freq>
 8007622:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007624:	e02f      	b.n	8007686 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007626:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800762a:	4618      	mov	r0, r3
 800762c:	f7fd f922 	bl	8004874 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007634:	e027      	b.n	8007686 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007636:	f107 0318 	add.w	r3, r7, #24
 800763a:	4618      	mov	r0, r3
 800763c:	f7fd fa6e 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007644:	e01f      	b.n	8007686 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007646:	4b69      	ldr	r3, [pc, #420]	@ (80077ec <UART_SetConfig+0xc2c>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 0320 	and.w	r3, r3, #32
 800764e:	2b00      	cmp	r3, #0
 8007650:	d009      	beq.n	8007666 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007652:	4b66      	ldr	r3, [pc, #408]	@ (80077ec <UART_SetConfig+0xc2c>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	08db      	lsrs	r3, r3, #3
 8007658:	f003 0303 	and.w	r3, r3, #3
 800765c:	4a64      	ldr	r2, [pc, #400]	@ (80077f0 <UART_SetConfig+0xc30>)
 800765e:	fa22 f303 	lsr.w	r3, r2, r3
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007664:	e00f      	b.n	8007686 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007666:	4b62      	ldr	r3, [pc, #392]	@ (80077f0 <UART_SetConfig+0xc30>)
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800766a:	e00c      	b.n	8007686 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800766c:	4b61      	ldr	r3, [pc, #388]	@ (80077f4 <UART_SetConfig+0xc34>)
 800766e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007670:	e009      	b.n	8007686 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007678:	e005      	b.n	8007686 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800767a:	2300      	movs	r3, #0
 800767c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007684:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 80ea 	beq.w	8007862 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007692:	4a55      	ldr	r2, [pc, #340]	@ (80077e8 <UART_SetConfig+0xc28>)
 8007694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007698:	461a      	mov	r2, r3
 800769a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800769c:	fbb3 f3f2 	udiv	r3, r3, r2
 80076a0:	005a      	lsls	r2, r3, #1
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	085b      	lsrs	r3, r3, #1
 80076a8:	441a      	add	r2, r3
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b6:	2b0f      	cmp	r3, #15
 80076b8:	d916      	bls.n	80076e8 <UART_SetConfig+0xb28>
 80076ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076c0:	d212      	bcs.n	80076e8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	f023 030f 	bic.w	r3, r3, #15
 80076ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ce:	085b      	lsrs	r3, r3, #1
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f003 0307 	and.w	r3, r3, #7
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80076da:	4313      	orrs	r3, r2
 80076dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80076e4:	60da      	str	r2, [r3, #12]
 80076e6:	e0bc      	b.n	8007862 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80076ee:	e0b8      	b.n	8007862 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076f0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80076f4:	2b20      	cmp	r3, #32
 80076f6:	dc4b      	bgt.n	8007790 <UART_SetConfig+0xbd0>
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	f2c0 8087 	blt.w	800780c <UART_SetConfig+0xc4c>
 80076fe:	2b20      	cmp	r3, #32
 8007700:	f200 8084 	bhi.w	800780c <UART_SetConfig+0xc4c>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0xb4c>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007797 	.word	0x08007797
 8007710:	0800779f 	.word	0x0800779f
 8007714:	0800780d 	.word	0x0800780d
 8007718:	0800780d 	.word	0x0800780d
 800771c:	080077a7 	.word	0x080077a7
 8007720:	0800780d 	.word	0x0800780d
 8007724:	0800780d 	.word	0x0800780d
 8007728:	0800780d 	.word	0x0800780d
 800772c:	080077b7 	.word	0x080077b7
 8007730:	0800780d 	.word	0x0800780d
 8007734:	0800780d 	.word	0x0800780d
 8007738:	0800780d 	.word	0x0800780d
 800773c:	0800780d 	.word	0x0800780d
 8007740:	0800780d 	.word	0x0800780d
 8007744:	0800780d 	.word	0x0800780d
 8007748:	0800780d 	.word	0x0800780d
 800774c:	080077c7 	.word	0x080077c7
 8007750:	0800780d 	.word	0x0800780d
 8007754:	0800780d 	.word	0x0800780d
 8007758:	0800780d 	.word	0x0800780d
 800775c:	0800780d 	.word	0x0800780d
 8007760:	0800780d 	.word	0x0800780d
 8007764:	0800780d 	.word	0x0800780d
 8007768:	0800780d 	.word	0x0800780d
 800776c:	0800780d 	.word	0x0800780d
 8007770:	0800780d 	.word	0x0800780d
 8007774:	0800780d 	.word	0x0800780d
 8007778:	0800780d 	.word	0x0800780d
 800777c:	0800780d 	.word	0x0800780d
 8007780:	0800780d 	.word	0x0800780d
 8007784:	0800780d 	.word	0x0800780d
 8007788:	0800780d 	.word	0x0800780d
 800778c:	080077ff 	.word	0x080077ff
 8007790:	2b40      	cmp	r3, #64	@ 0x40
 8007792:	d037      	beq.n	8007804 <UART_SetConfig+0xc44>
 8007794:	e03a      	b.n	800780c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007796:	f7fb fe8b 	bl	80034b0 <HAL_RCC_GetPCLK1Freq>
 800779a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800779c:	e03c      	b.n	8007818 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800779e:	f7fb fe9d 	bl	80034dc <HAL_RCC_GetPCLK2Freq>
 80077a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077a4:	e038      	b.n	8007818 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7fd f862 	bl	8004874 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077b4:	e030      	b.n	8007818 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077b6:	f107 0318 	add.w	r3, r7, #24
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fd f9ae 	bl	8004b1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077c4:	e028      	b.n	8007818 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077c6:	4b09      	ldr	r3, [pc, #36]	@ (80077ec <UART_SetConfig+0xc2c>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 0320 	and.w	r3, r3, #32
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d012      	beq.n	80077f8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077d2:	4b06      	ldr	r3, [pc, #24]	@ (80077ec <UART_SetConfig+0xc2c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	08db      	lsrs	r3, r3, #3
 80077d8:	f003 0303 	and.w	r3, r3, #3
 80077dc:	4a04      	ldr	r2, [pc, #16]	@ (80077f0 <UART_SetConfig+0xc30>)
 80077de:	fa22 f303 	lsr.w	r3, r2, r3
 80077e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077e4:	e018      	b.n	8007818 <UART_SetConfig+0xc58>
 80077e6:	bf00      	nop
 80077e8:	08008e54 	.word	0x08008e54
 80077ec:	58024400 	.word	0x58024400
 80077f0:	03d09000 	.word	0x03d09000
 80077f4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80077f8:	4b24      	ldr	r3, [pc, #144]	@ (800788c <UART_SetConfig+0xccc>)
 80077fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077fc:	e00c      	b.n	8007818 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077fe:	4b24      	ldr	r3, [pc, #144]	@ (8007890 <UART_SetConfig+0xcd0>)
 8007800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007802:	e009      	b.n	8007818 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007804:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800780a:	e005      	b.n	8007818 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800780c:	2300      	movs	r3, #0
 800780e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007816:	bf00      	nop
    }

    if (pclk != 0U)
 8007818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800781a:	2b00      	cmp	r3, #0
 800781c:	d021      	beq.n	8007862 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007822:	4a1c      	ldr	r2, [pc, #112]	@ (8007894 <UART_SetConfig+0xcd4>)
 8007824:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007828:	461a      	mov	r2, r3
 800782a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800782c:	fbb3 f2f2 	udiv	r2, r3, r2
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	085b      	lsrs	r3, r3, #1
 8007836:	441a      	add	r2, r3
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007840:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007844:	2b0f      	cmp	r3, #15
 8007846:	d909      	bls.n	800785c <UART_SetConfig+0xc9c>
 8007848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800784a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800784e:	d205      	bcs.n	800785c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007852:	b29a      	uxth	r2, r3
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	60da      	str	r2, [r3, #12]
 800785a:	e002      	b.n	8007862 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	2201      	movs	r2, #1
 8007866:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	2201      	movs	r2, #1
 800786e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	2200      	movs	r2, #0
 8007876:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	2200      	movs	r2, #0
 800787c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800787e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007882:	4618      	mov	r0, r3
 8007884:	3748      	adds	r7, #72	@ 0x48
 8007886:	46bd      	mov	sp, r7
 8007888:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800788c:	03d09000 	.word	0x03d09000
 8007890:	003d0900 	.word	0x003d0900
 8007894:	08008e54 	.word	0x08008e54

08007898 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a4:	f003 0308 	and.w	r3, r3, #8
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00a      	beq.n	80078c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	430a      	orrs	r2, r1
 80078c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00a      	beq.n	80078e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	430a      	orrs	r2, r1
 80078e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e8:	f003 0302 	and.w	r3, r3, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00a      	beq.n	8007906 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	430a      	orrs	r2, r1
 8007904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790a:	f003 0304 	and.w	r3, r3, #4
 800790e:	2b00      	cmp	r3, #0
 8007910:	d00a      	beq.n	8007928 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	430a      	orrs	r2, r1
 8007926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792c:	f003 0310 	and.w	r3, r3, #16
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800794e:	f003 0320 	and.w	r3, r3, #32
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007974:	2b00      	cmp	r3, #0
 8007976:	d01a      	beq.n	80079ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007996:	d10a      	bne.n	80079ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	430a      	orrs	r2, r1
 80079ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00a      	beq.n	80079d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	605a      	str	r2, [r3, #4]
  }
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b098      	sub	sp, #96	@ 0x60
 80079e0:	af02      	add	r7, sp, #8
 80079e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079ec:	f7f9 fd32 	bl	8001454 <HAL_GetTick>
 80079f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0308 	and.w	r3, r3, #8
 80079fc:	2b08      	cmp	r3, #8
 80079fe:	d12f      	bne.n	8007a60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 f88e 	bl	8007b30 <UART_WaitOnFlagUntilTimeout>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d022      	beq.n	8007a60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a22:	e853 3f00 	ldrex	r3, [r3]
 8007a26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	461a      	mov	r2, r3
 8007a36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a38:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a40:	e841 2300 	strex	r3, r2, [r1]
 8007a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1e6      	bne.n	8007a1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e063      	b.n	8007b28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f003 0304 	and.w	r3, r3, #4
 8007a6a:	2b04      	cmp	r3, #4
 8007a6c:	d149      	bne.n	8007b02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a72:	9300      	str	r3, [sp, #0]
 8007a74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a76:	2200      	movs	r2, #0
 8007a78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 f857 	bl	8007b30 <UART_WaitOnFlagUntilTimeout>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d03c      	beq.n	8007b02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a90:	e853 3f00 	ldrex	r3, [r3]
 8007a94:	623b      	str	r3, [r7, #32]
   return(result);
 8007a96:	6a3b      	ldr	r3, [r7, #32]
 8007a98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aa6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007aa8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aae:	e841 2300 	strex	r3, r2, [r1]
 8007ab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1e6      	bne.n	8007a88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	3308      	adds	r3, #8
 8007ac0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	e853 3f00 	ldrex	r3, [r3]
 8007ac8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f023 0301 	bic.w	r3, r3, #1
 8007ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ada:	61fa      	str	r2, [r7, #28]
 8007adc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ade:	69b9      	ldr	r1, [r7, #24]
 8007ae0:	69fa      	ldr	r2, [r7, #28]
 8007ae2:	e841 2300 	strex	r3, r2, [r1]
 8007ae6:	617b      	str	r3, [r7, #20]
   return(result);
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d1e5      	bne.n	8007aba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2220      	movs	r2, #32
 8007af2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e012      	b.n	8007b28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2220      	movs	r2, #32
 8007b0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b26:	2300      	movs	r3, #0
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3758      	adds	r7, #88	@ 0x58
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	603b      	str	r3, [r7, #0]
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b40:	e04f      	b.n	8007be2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b48:	d04b      	beq.n	8007be2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b4a:	f7f9 fc83 	bl	8001454 <HAL_GetTick>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	1ad3      	subs	r3, r2, r3
 8007b54:	69ba      	ldr	r2, [r7, #24]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d302      	bcc.n	8007b60 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d101      	bne.n	8007b64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b60:	2303      	movs	r3, #3
 8007b62:	e04e      	b.n	8007c02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0304 	and.w	r3, r3, #4
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d037      	beq.n	8007be2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	2b80      	cmp	r3, #128	@ 0x80
 8007b76:	d034      	beq.n	8007be2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	2b40      	cmp	r3, #64	@ 0x40
 8007b7c:	d031      	beq.n	8007be2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	69db      	ldr	r3, [r3, #28]
 8007b84:	f003 0308 	and.w	r3, r3, #8
 8007b88:	2b08      	cmp	r3, #8
 8007b8a:	d110      	bne.n	8007bae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2208      	movs	r2, #8
 8007b92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f000 f839 	bl	8007c0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2208      	movs	r2, #8
 8007b9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e029      	b.n	8007c02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	69db      	ldr	r3, [r3, #28]
 8007bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bbc:	d111      	bne.n	8007be2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f000 f81f 	bl	8007c0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2220      	movs	r2, #32
 8007bd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bde:	2303      	movs	r3, #3
 8007be0:	e00f      	b.n	8007c02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69da      	ldr	r2, [r3, #28]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	4013      	ands	r3, r2
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	bf0c      	ite	eq
 8007bf2:	2301      	moveq	r3, #1
 8007bf4:	2300      	movne	r3, #0
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	79fb      	ldrb	r3, [r7, #7]
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d0a0      	beq.n	8007b42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3710      	adds	r7, #16
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
	...

08007c0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b095      	sub	sp, #84	@ 0x54
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c32:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c3a:	e841 2300 	strex	r3, r2, [r1]
 8007c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1e6      	bne.n	8007c14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	3308      	adds	r3, #8
 8007c4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	e853 3f00 	ldrex	r3, [r3]
 8007c54:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c56:	69fa      	ldr	r2, [r7, #28]
 8007c58:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd4 <UART_EndRxTransfer+0xc8>)
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	3308      	adds	r3, #8
 8007c64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c6e:	e841 2300 	strex	r3, r2, [r1]
 8007c72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d1e5      	bne.n	8007c46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d118      	bne.n	8007cb4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	e853 3f00 	ldrex	r3, [r3]
 8007c8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	f023 0310 	bic.w	r3, r3, #16
 8007c96:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ca0:	61bb      	str	r3, [r7, #24]
 8007ca2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca4:	6979      	ldr	r1, [r7, #20]
 8007ca6:	69ba      	ldr	r2, [r7, #24]
 8007ca8:	e841 2300 	strex	r3, r2, [r1]
 8007cac:	613b      	str	r3, [r7, #16]
   return(result);
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1e6      	bne.n	8007c82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2220      	movs	r2, #32
 8007cb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007cc8:	bf00      	nop
 8007cca:	3754      	adds	r7, #84	@ 0x54
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	effffffe 	.word	0xeffffffe

08007cd8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f7fe ff50 	bl	8006b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cf4:	bf00      	nop
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b088      	sub	sp, #32
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	e853 3f00 	ldrex	r3, [r3]
 8007d10:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	61bb      	str	r3, [r7, #24]
 8007d24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d26:	6979      	ldr	r1, [r7, #20]
 8007d28:	69ba      	ldr	r2, [r7, #24]
 8007d2a:	e841 2300 	strex	r3, r2, [r1]
 8007d2e:	613b      	str	r3, [r7, #16]
   return(result);
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1e6      	bne.n	8007d04 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7fe ff1b 	bl	8006b80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d4a:	bf00      	nop
 8007d4c:	3720      	adds	r7, #32
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b083      	sub	sp, #12
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d5a:	bf00      	nop
 8007d5c:	370c      	adds	r7, #12
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr

08007d66 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b083      	sub	sp, #12
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007d6e:	bf00      	nop
 8007d70:	370c      	adds	r7, #12
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b083      	sub	sp, #12
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007d82:	bf00      	nop
 8007d84:	370c      	adds	r7, #12
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b085      	sub	sp, #20
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d101      	bne.n	8007da4 <HAL_UARTEx_DisableFifoMode+0x16>
 8007da0:	2302      	movs	r3, #2
 8007da2:	e027      	b.n	8007df4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2224      	movs	r2, #36	@ 0x24
 8007db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f022 0201 	bic.w	r2, r2, #1
 8007dca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007dd2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2220      	movs	r2, #32
 8007de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3714      	adds	r7, #20
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d101      	bne.n	8007e18 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007e14:	2302      	movs	r3, #2
 8007e16:	e02d      	b.n	8007e74 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2224      	movs	r2, #36	@ 0x24
 8007e24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f022 0201 	bic.w	r2, r2, #1
 8007e3e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	430a      	orrs	r2, r1
 8007e52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f84f 	bl	8007ef8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2220      	movs	r2, #32
 8007e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3710      	adds	r7, #16
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d101      	bne.n	8007e94 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e90:	2302      	movs	r3, #2
 8007e92:	e02d      	b.n	8007ef0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2224      	movs	r2, #36	@ 0x24
 8007ea0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f022 0201 	bic.w	r2, r2, #1
 8007eba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f000 f811 	bl	8007ef8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2220      	movs	r2, #32
 8007ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007eee:	2300      	movs	r3, #0
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3710      	adds	r7, #16
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d108      	bne.n	8007f1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007f18:	e031      	b.n	8007f7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007f1a:	2310      	movs	r3, #16
 8007f1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007f1e:	2310      	movs	r3, #16
 8007f20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	0e5b      	lsrs	r3, r3, #25
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	0f5b      	lsrs	r3, r3, #29
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	f003 0307 	and.w	r3, r3, #7
 8007f40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f42:	7bbb      	ldrb	r3, [r7, #14]
 8007f44:	7b3a      	ldrb	r2, [r7, #12]
 8007f46:	4911      	ldr	r1, [pc, #68]	@ (8007f8c <UARTEx_SetNbDataToProcess+0x94>)
 8007f48:	5c8a      	ldrb	r2, [r1, r2]
 8007f4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f4e:	7b3a      	ldrb	r2, [r7, #12]
 8007f50:	490f      	ldr	r1, [pc, #60]	@ (8007f90 <UARTEx_SetNbDataToProcess+0x98>)
 8007f52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f54:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	7b7a      	ldrb	r2, [r7, #13]
 8007f64:	4909      	ldr	r1, [pc, #36]	@ (8007f8c <UARTEx_SetNbDataToProcess+0x94>)
 8007f66:	5c8a      	ldrb	r2, [r1, r2]
 8007f68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f6c:	7b7a      	ldrb	r2, [r7, #13]
 8007f6e:	4908      	ldr	r1, [pc, #32]	@ (8007f90 <UARTEx_SetNbDataToProcess+0x98>)
 8007f70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f72:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007f7e:	bf00      	nop
 8007f80:	3714      	adds	r7, #20
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
 8007f8a:	bf00      	nop
 8007f8c:	08008e6c 	.word	0x08008e6c
 8007f90:	08008e74 	.word	0x08008e74

08007f94 <std>:
 8007f94:	2300      	movs	r3, #0
 8007f96:	b510      	push	{r4, lr}
 8007f98:	4604      	mov	r4, r0
 8007f9a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fa2:	6083      	str	r3, [r0, #8]
 8007fa4:	8181      	strh	r1, [r0, #12]
 8007fa6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007fa8:	81c2      	strh	r2, [r0, #14]
 8007faa:	6183      	str	r3, [r0, #24]
 8007fac:	4619      	mov	r1, r3
 8007fae:	2208      	movs	r2, #8
 8007fb0:	305c      	adds	r0, #92	@ 0x5c
 8007fb2:	f000 f906 	bl	80081c2 <memset>
 8007fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007fec <std+0x58>)
 8007fb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8007fba:	4b0d      	ldr	r3, [pc, #52]	@ (8007ff0 <std+0x5c>)
 8007fbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007ff4 <std+0x60>)
 8007fc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ff8 <std+0x64>)
 8007fc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8007fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007ffc <std+0x68>)
 8007fc8:	6224      	str	r4, [r4, #32]
 8007fca:	429c      	cmp	r4, r3
 8007fcc:	d006      	beq.n	8007fdc <std+0x48>
 8007fce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007fd2:	4294      	cmp	r4, r2
 8007fd4:	d002      	beq.n	8007fdc <std+0x48>
 8007fd6:	33d0      	adds	r3, #208	@ 0xd0
 8007fd8:	429c      	cmp	r4, r3
 8007fda:	d105      	bne.n	8007fe8 <std+0x54>
 8007fdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fe4:	f000 b966 	b.w	80082b4 <__retarget_lock_init_recursive>
 8007fe8:	bd10      	pop	{r4, pc}
 8007fea:	bf00      	nop
 8007fec:	0800813d 	.word	0x0800813d
 8007ff0:	0800815f 	.word	0x0800815f
 8007ff4:	08008197 	.word	0x08008197
 8007ff8:	080081bb 	.word	0x080081bb
 8007ffc:	240007e0 	.word	0x240007e0

08008000 <stdio_exit_handler>:
 8008000:	4a02      	ldr	r2, [pc, #8]	@ (800800c <stdio_exit_handler+0xc>)
 8008002:	4903      	ldr	r1, [pc, #12]	@ (8008010 <stdio_exit_handler+0x10>)
 8008004:	4803      	ldr	r0, [pc, #12]	@ (8008014 <stdio_exit_handler+0x14>)
 8008006:	f000 b869 	b.w	80080dc <_fwalk_sglue>
 800800a:	bf00      	nop
 800800c:	24000018 	.word	0x24000018
 8008010:	08008b51 	.word	0x08008b51
 8008014:	24000028 	.word	0x24000028

08008018 <cleanup_stdio>:
 8008018:	6841      	ldr	r1, [r0, #4]
 800801a:	4b0c      	ldr	r3, [pc, #48]	@ (800804c <cleanup_stdio+0x34>)
 800801c:	4299      	cmp	r1, r3
 800801e:	b510      	push	{r4, lr}
 8008020:	4604      	mov	r4, r0
 8008022:	d001      	beq.n	8008028 <cleanup_stdio+0x10>
 8008024:	f000 fd94 	bl	8008b50 <_fflush_r>
 8008028:	68a1      	ldr	r1, [r4, #8]
 800802a:	4b09      	ldr	r3, [pc, #36]	@ (8008050 <cleanup_stdio+0x38>)
 800802c:	4299      	cmp	r1, r3
 800802e:	d002      	beq.n	8008036 <cleanup_stdio+0x1e>
 8008030:	4620      	mov	r0, r4
 8008032:	f000 fd8d 	bl	8008b50 <_fflush_r>
 8008036:	68e1      	ldr	r1, [r4, #12]
 8008038:	4b06      	ldr	r3, [pc, #24]	@ (8008054 <cleanup_stdio+0x3c>)
 800803a:	4299      	cmp	r1, r3
 800803c:	d004      	beq.n	8008048 <cleanup_stdio+0x30>
 800803e:	4620      	mov	r0, r4
 8008040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008044:	f000 bd84 	b.w	8008b50 <_fflush_r>
 8008048:	bd10      	pop	{r4, pc}
 800804a:	bf00      	nop
 800804c:	240007e0 	.word	0x240007e0
 8008050:	24000848 	.word	0x24000848
 8008054:	240008b0 	.word	0x240008b0

08008058 <global_stdio_init.part.0>:
 8008058:	b510      	push	{r4, lr}
 800805a:	4b0b      	ldr	r3, [pc, #44]	@ (8008088 <global_stdio_init.part.0+0x30>)
 800805c:	4c0b      	ldr	r4, [pc, #44]	@ (800808c <global_stdio_init.part.0+0x34>)
 800805e:	4a0c      	ldr	r2, [pc, #48]	@ (8008090 <global_stdio_init.part.0+0x38>)
 8008060:	601a      	str	r2, [r3, #0]
 8008062:	4620      	mov	r0, r4
 8008064:	2200      	movs	r2, #0
 8008066:	2104      	movs	r1, #4
 8008068:	f7ff ff94 	bl	8007f94 <std>
 800806c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008070:	2201      	movs	r2, #1
 8008072:	2109      	movs	r1, #9
 8008074:	f7ff ff8e 	bl	8007f94 <std>
 8008078:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800807c:	2202      	movs	r2, #2
 800807e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008082:	2112      	movs	r1, #18
 8008084:	f7ff bf86 	b.w	8007f94 <std>
 8008088:	24000918 	.word	0x24000918
 800808c:	240007e0 	.word	0x240007e0
 8008090:	08008001 	.word	0x08008001

08008094 <__sfp_lock_acquire>:
 8008094:	4801      	ldr	r0, [pc, #4]	@ (800809c <__sfp_lock_acquire+0x8>)
 8008096:	f000 b90e 	b.w	80082b6 <__retarget_lock_acquire_recursive>
 800809a:	bf00      	nop
 800809c:	24000921 	.word	0x24000921

080080a0 <__sfp_lock_release>:
 80080a0:	4801      	ldr	r0, [pc, #4]	@ (80080a8 <__sfp_lock_release+0x8>)
 80080a2:	f000 b909 	b.w	80082b8 <__retarget_lock_release_recursive>
 80080a6:	bf00      	nop
 80080a8:	24000921 	.word	0x24000921

080080ac <__sinit>:
 80080ac:	b510      	push	{r4, lr}
 80080ae:	4604      	mov	r4, r0
 80080b0:	f7ff fff0 	bl	8008094 <__sfp_lock_acquire>
 80080b4:	6a23      	ldr	r3, [r4, #32]
 80080b6:	b11b      	cbz	r3, 80080c0 <__sinit+0x14>
 80080b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080bc:	f7ff bff0 	b.w	80080a0 <__sfp_lock_release>
 80080c0:	4b04      	ldr	r3, [pc, #16]	@ (80080d4 <__sinit+0x28>)
 80080c2:	6223      	str	r3, [r4, #32]
 80080c4:	4b04      	ldr	r3, [pc, #16]	@ (80080d8 <__sinit+0x2c>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d1f5      	bne.n	80080b8 <__sinit+0xc>
 80080cc:	f7ff ffc4 	bl	8008058 <global_stdio_init.part.0>
 80080d0:	e7f2      	b.n	80080b8 <__sinit+0xc>
 80080d2:	bf00      	nop
 80080d4:	08008019 	.word	0x08008019
 80080d8:	24000918 	.word	0x24000918

080080dc <_fwalk_sglue>:
 80080dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080e0:	4607      	mov	r7, r0
 80080e2:	4688      	mov	r8, r1
 80080e4:	4614      	mov	r4, r2
 80080e6:	2600      	movs	r6, #0
 80080e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080ec:	f1b9 0901 	subs.w	r9, r9, #1
 80080f0:	d505      	bpl.n	80080fe <_fwalk_sglue+0x22>
 80080f2:	6824      	ldr	r4, [r4, #0]
 80080f4:	2c00      	cmp	r4, #0
 80080f6:	d1f7      	bne.n	80080e8 <_fwalk_sglue+0xc>
 80080f8:	4630      	mov	r0, r6
 80080fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080fe:	89ab      	ldrh	r3, [r5, #12]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d907      	bls.n	8008114 <_fwalk_sglue+0x38>
 8008104:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008108:	3301      	adds	r3, #1
 800810a:	d003      	beq.n	8008114 <_fwalk_sglue+0x38>
 800810c:	4629      	mov	r1, r5
 800810e:	4638      	mov	r0, r7
 8008110:	47c0      	blx	r8
 8008112:	4306      	orrs	r6, r0
 8008114:	3568      	adds	r5, #104	@ 0x68
 8008116:	e7e9      	b.n	80080ec <_fwalk_sglue+0x10>

08008118 <iprintf>:
 8008118:	b40f      	push	{r0, r1, r2, r3}
 800811a:	b507      	push	{r0, r1, r2, lr}
 800811c:	4906      	ldr	r1, [pc, #24]	@ (8008138 <iprintf+0x20>)
 800811e:	ab04      	add	r3, sp, #16
 8008120:	6808      	ldr	r0, [r1, #0]
 8008122:	f853 2b04 	ldr.w	r2, [r3], #4
 8008126:	6881      	ldr	r1, [r0, #8]
 8008128:	9301      	str	r3, [sp, #4]
 800812a:	f000 f9e9 	bl	8008500 <_vfiprintf_r>
 800812e:	b003      	add	sp, #12
 8008130:	f85d eb04 	ldr.w	lr, [sp], #4
 8008134:	b004      	add	sp, #16
 8008136:	4770      	bx	lr
 8008138:	24000024 	.word	0x24000024

0800813c <__sread>:
 800813c:	b510      	push	{r4, lr}
 800813e:	460c      	mov	r4, r1
 8008140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008144:	f000 f868 	bl	8008218 <_read_r>
 8008148:	2800      	cmp	r0, #0
 800814a:	bfab      	itete	ge
 800814c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800814e:	89a3      	ldrhlt	r3, [r4, #12]
 8008150:	181b      	addge	r3, r3, r0
 8008152:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008156:	bfac      	ite	ge
 8008158:	6563      	strge	r3, [r4, #84]	@ 0x54
 800815a:	81a3      	strhlt	r3, [r4, #12]
 800815c:	bd10      	pop	{r4, pc}

0800815e <__swrite>:
 800815e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008162:	461f      	mov	r7, r3
 8008164:	898b      	ldrh	r3, [r1, #12]
 8008166:	05db      	lsls	r3, r3, #23
 8008168:	4605      	mov	r5, r0
 800816a:	460c      	mov	r4, r1
 800816c:	4616      	mov	r6, r2
 800816e:	d505      	bpl.n	800817c <__swrite+0x1e>
 8008170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008174:	2302      	movs	r3, #2
 8008176:	2200      	movs	r2, #0
 8008178:	f000 f83c 	bl	80081f4 <_lseek_r>
 800817c:	89a3      	ldrh	r3, [r4, #12]
 800817e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008182:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008186:	81a3      	strh	r3, [r4, #12]
 8008188:	4632      	mov	r2, r6
 800818a:	463b      	mov	r3, r7
 800818c:	4628      	mov	r0, r5
 800818e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008192:	f000 b853 	b.w	800823c <_write_r>

08008196 <__sseek>:
 8008196:	b510      	push	{r4, lr}
 8008198:	460c      	mov	r4, r1
 800819a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800819e:	f000 f829 	bl	80081f4 <_lseek_r>
 80081a2:	1c43      	adds	r3, r0, #1
 80081a4:	89a3      	ldrh	r3, [r4, #12]
 80081a6:	bf15      	itete	ne
 80081a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80081aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80081ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80081b2:	81a3      	strheq	r3, [r4, #12]
 80081b4:	bf18      	it	ne
 80081b6:	81a3      	strhne	r3, [r4, #12]
 80081b8:	bd10      	pop	{r4, pc}

080081ba <__sclose>:
 80081ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081be:	f000 b809 	b.w	80081d4 <_close_r>

080081c2 <memset>:
 80081c2:	4402      	add	r2, r0
 80081c4:	4603      	mov	r3, r0
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d100      	bne.n	80081cc <memset+0xa>
 80081ca:	4770      	bx	lr
 80081cc:	f803 1b01 	strb.w	r1, [r3], #1
 80081d0:	e7f9      	b.n	80081c6 <memset+0x4>
	...

080081d4 <_close_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4d06      	ldr	r5, [pc, #24]	@ (80081f0 <_close_r+0x1c>)
 80081d8:	2300      	movs	r3, #0
 80081da:	4604      	mov	r4, r0
 80081dc:	4608      	mov	r0, r1
 80081de:	602b      	str	r3, [r5, #0]
 80081e0:	f7f8 ff73 	bl	80010ca <_close>
 80081e4:	1c43      	adds	r3, r0, #1
 80081e6:	d102      	bne.n	80081ee <_close_r+0x1a>
 80081e8:	682b      	ldr	r3, [r5, #0]
 80081ea:	b103      	cbz	r3, 80081ee <_close_r+0x1a>
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	2400091c 	.word	0x2400091c

080081f4 <_lseek_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	4d07      	ldr	r5, [pc, #28]	@ (8008214 <_lseek_r+0x20>)
 80081f8:	4604      	mov	r4, r0
 80081fa:	4608      	mov	r0, r1
 80081fc:	4611      	mov	r1, r2
 80081fe:	2200      	movs	r2, #0
 8008200:	602a      	str	r2, [r5, #0]
 8008202:	461a      	mov	r2, r3
 8008204:	f7f8 ff88 	bl	8001118 <_lseek>
 8008208:	1c43      	adds	r3, r0, #1
 800820a:	d102      	bne.n	8008212 <_lseek_r+0x1e>
 800820c:	682b      	ldr	r3, [r5, #0]
 800820e:	b103      	cbz	r3, 8008212 <_lseek_r+0x1e>
 8008210:	6023      	str	r3, [r4, #0]
 8008212:	bd38      	pop	{r3, r4, r5, pc}
 8008214:	2400091c 	.word	0x2400091c

08008218 <_read_r>:
 8008218:	b538      	push	{r3, r4, r5, lr}
 800821a:	4d07      	ldr	r5, [pc, #28]	@ (8008238 <_read_r+0x20>)
 800821c:	4604      	mov	r4, r0
 800821e:	4608      	mov	r0, r1
 8008220:	4611      	mov	r1, r2
 8008222:	2200      	movs	r2, #0
 8008224:	602a      	str	r2, [r5, #0]
 8008226:	461a      	mov	r2, r3
 8008228:	f7f8 ff16 	bl	8001058 <_read>
 800822c:	1c43      	adds	r3, r0, #1
 800822e:	d102      	bne.n	8008236 <_read_r+0x1e>
 8008230:	682b      	ldr	r3, [r5, #0]
 8008232:	b103      	cbz	r3, 8008236 <_read_r+0x1e>
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	2400091c 	.word	0x2400091c

0800823c <_write_r>:
 800823c:	b538      	push	{r3, r4, r5, lr}
 800823e:	4d07      	ldr	r5, [pc, #28]	@ (800825c <_write_r+0x20>)
 8008240:	4604      	mov	r4, r0
 8008242:	4608      	mov	r0, r1
 8008244:	4611      	mov	r1, r2
 8008246:	2200      	movs	r2, #0
 8008248:	602a      	str	r2, [r5, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	f7f8 ff21 	bl	8001092 <_write>
 8008250:	1c43      	adds	r3, r0, #1
 8008252:	d102      	bne.n	800825a <_write_r+0x1e>
 8008254:	682b      	ldr	r3, [r5, #0]
 8008256:	b103      	cbz	r3, 800825a <_write_r+0x1e>
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	bd38      	pop	{r3, r4, r5, pc}
 800825c:	2400091c 	.word	0x2400091c

08008260 <__errno>:
 8008260:	4b01      	ldr	r3, [pc, #4]	@ (8008268 <__errno+0x8>)
 8008262:	6818      	ldr	r0, [r3, #0]
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	24000024 	.word	0x24000024

0800826c <__libc_init_array>:
 800826c:	b570      	push	{r4, r5, r6, lr}
 800826e:	4d0d      	ldr	r5, [pc, #52]	@ (80082a4 <__libc_init_array+0x38>)
 8008270:	4c0d      	ldr	r4, [pc, #52]	@ (80082a8 <__libc_init_array+0x3c>)
 8008272:	1b64      	subs	r4, r4, r5
 8008274:	10a4      	asrs	r4, r4, #2
 8008276:	2600      	movs	r6, #0
 8008278:	42a6      	cmp	r6, r4
 800827a:	d109      	bne.n	8008290 <__libc_init_array+0x24>
 800827c:	4d0b      	ldr	r5, [pc, #44]	@ (80082ac <__libc_init_array+0x40>)
 800827e:	4c0c      	ldr	r4, [pc, #48]	@ (80082b0 <__libc_init_array+0x44>)
 8008280:	f000 fdb6 	bl	8008df0 <_init>
 8008284:	1b64      	subs	r4, r4, r5
 8008286:	10a4      	asrs	r4, r4, #2
 8008288:	2600      	movs	r6, #0
 800828a:	42a6      	cmp	r6, r4
 800828c:	d105      	bne.n	800829a <__libc_init_array+0x2e>
 800828e:	bd70      	pop	{r4, r5, r6, pc}
 8008290:	f855 3b04 	ldr.w	r3, [r5], #4
 8008294:	4798      	blx	r3
 8008296:	3601      	adds	r6, #1
 8008298:	e7ee      	b.n	8008278 <__libc_init_array+0xc>
 800829a:	f855 3b04 	ldr.w	r3, [r5], #4
 800829e:	4798      	blx	r3
 80082a0:	3601      	adds	r6, #1
 80082a2:	e7f2      	b.n	800828a <__libc_init_array+0x1e>
 80082a4:	08008eb8 	.word	0x08008eb8
 80082a8:	08008eb8 	.word	0x08008eb8
 80082ac:	08008eb8 	.word	0x08008eb8
 80082b0:	08008ebc 	.word	0x08008ebc

080082b4 <__retarget_lock_init_recursive>:
 80082b4:	4770      	bx	lr

080082b6 <__retarget_lock_acquire_recursive>:
 80082b6:	4770      	bx	lr

080082b8 <__retarget_lock_release_recursive>:
 80082b8:	4770      	bx	lr
	...

080082bc <_free_r>:
 80082bc:	b538      	push	{r3, r4, r5, lr}
 80082be:	4605      	mov	r5, r0
 80082c0:	2900      	cmp	r1, #0
 80082c2:	d041      	beq.n	8008348 <_free_r+0x8c>
 80082c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082c8:	1f0c      	subs	r4, r1, #4
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	bfb8      	it	lt
 80082ce:	18e4      	addlt	r4, r4, r3
 80082d0:	f000 f8e0 	bl	8008494 <__malloc_lock>
 80082d4:	4a1d      	ldr	r2, [pc, #116]	@ (800834c <_free_r+0x90>)
 80082d6:	6813      	ldr	r3, [r2, #0]
 80082d8:	b933      	cbnz	r3, 80082e8 <_free_r+0x2c>
 80082da:	6063      	str	r3, [r4, #4]
 80082dc:	6014      	str	r4, [r2, #0]
 80082de:	4628      	mov	r0, r5
 80082e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082e4:	f000 b8dc 	b.w	80084a0 <__malloc_unlock>
 80082e8:	42a3      	cmp	r3, r4
 80082ea:	d908      	bls.n	80082fe <_free_r+0x42>
 80082ec:	6820      	ldr	r0, [r4, #0]
 80082ee:	1821      	adds	r1, r4, r0
 80082f0:	428b      	cmp	r3, r1
 80082f2:	bf01      	itttt	eq
 80082f4:	6819      	ldreq	r1, [r3, #0]
 80082f6:	685b      	ldreq	r3, [r3, #4]
 80082f8:	1809      	addeq	r1, r1, r0
 80082fa:	6021      	streq	r1, [r4, #0]
 80082fc:	e7ed      	b.n	80082da <_free_r+0x1e>
 80082fe:	461a      	mov	r2, r3
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	b10b      	cbz	r3, 8008308 <_free_r+0x4c>
 8008304:	42a3      	cmp	r3, r4
 8008306:	d9fa      	bls.n	80082fe <_free_r+0x42>
 8008308:	6811      	ldr	r1, [r2, #0]
 800830a:	1850      	adds	r0, r2, r1
 800830c:	42a0      	cmp	r0, r4
 800830e:	d10b      	bne.n	8008328 <_free_r+0x6c>
 8008310:	6820      	ldr	r0, [r4, #0]
 8008312:	4401      	add	r1, r0
 8008314:	1850      	adds	r0, r2, r1
 8008316:	4283      	cmp	r3, r0
 8008318:	6011      	str	r1, [r2, #0]
 800831a:	d1e0      	bne.n	80082de <_free_r+0x22>
 800831c:	6818      	ldr	r0, [r3, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	6053      	str	r3, [r2, #4]
 8008322:	4408      	add	r0, r1
 8008324:	6010      	str	r0, [r2, #0]
 8008326:	e7da      	b.n	80082de <_free_r+0x22>
 8008328:	d902      	bls.n	8008330 <_free_r+0x74>
 800832a:	230c      	movs	r3, #12
 800832c:	602b      	str	r3, [r5, #0]
 800832e:	e7d6      	b.n	80082de <_free_r+0x22>
 8008330:	6820      	ldr	r0, [r4, #0]
 8008332:	1821      	adds	r1, r4, r0
 8008334:	428b      	cmp	r3, r1
 8008336:	bf04      	itt	eq
 8008338:	6819      	ldreq	r1, [r3, #0]
 800833a:	685b      	ldreq	r3, [r3, #4]
 800833c:	6063      	str	r3, [r4, #4]
 800833e:	bf04      	itt	eq
 8008340:	1809      	addeq	r1, r1, r0
 8008342:	6021      	streq	r1, [r4, #0]
 8008344:	6054      	str	r4, [r2, #4]
 8008346:	e7ca      	b.n	80082de <_free_r+0x22>
 8008348:	bd38      	pop	{r3, r4, r5, pc}
 800834a:	bf00      	nop
 800834c:	24000928 	.word	0x24000928

08008350 <sbrk_aligned>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	4e0f      	ldr	r6, [pc, #60]	@ (8008390 <sbrk_aligned+0x40>)
 8008354:	460c      	mov	r4, r1
 8008356:	6831      	ldr	r1, [r6, #0]
 8008358:	4605      	mov	r5, r0
 800835a:	b911      	cbnz	r1, 8008362 <sbrk_aligned+0x12>
 800835c:	f000 fcb4 	bl	8008cc8 <_sbrk_r>
 8008360:	6030      	str	r0, [r6, #0]
 8008362:	4621      	mov	r1, r4
 8008364:	4628      	mov	r0, r5
 8008366:	f000 fcaf 	bl	8008cc8 <_sbrk_r>
 800836a:	1c43      	adds	r3, r0, #1
 800836c:	d103      	bne.n	8008376 <sbrk_aligned+0x26>
 800836e:	f04f 34ff 	mov.w	r4, #4294967295
 8008372:	4620      	mov	r0, r4
 8008374:	bd70      	pop	{r4, r5, r6, pc}
 8008376:	1cc4      	adds	r4, r0, #3
 8008378:	f024 0403 	bic.w	r4, r4, #3
 800837c:	42a0      	cmp	r0, r4
 800837e:	d0f8      	beq.n	8008372 <sbrk_aligned+0x22>
 8008380:	1a21      	subs	r1, r4, r0
 8008382:	4628      	mov	r0, r5
 8008384:	f000 fca0 	bl	8008cc8 <_sbrk_r>
 8008388:	3001      	adds	r0, #1
 800838a:	d1f2      	bne.n	8008372 <sbrk_aligned+0x22>
 800838c:	e7ef      	b.n	800836e <sbrk_aligned+0x1e>
 800838e:	bf00      	nop
 8008390:	24000924 	.word	0x24000924

08008394 <_malloc_r>:
 8008394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008398:	1ccd      	adds	r5, r1, #3
 800839a:	f025 0503 	bic.w	r5, r5, #3
 800839e:	3508      	adds	r5, #8
 80083a0:	2d0c      	cmp	r5, #12
 80083a2:	bf38      	it	cc
 80083a4:	250c      	movcc	r5, #12
 80083a6:	2d00      	cmp	r5, #0
 80083a8:	4606      	mov	r6, r0
 80083aa:	db01      	blt.n	80083b0 <_malloc_r+0x1c>
 80083ac:	42a9      	cmp	r1, r5
 80083ae:	d904      	bls.n	80083ba <_malloc_r+0x26>
 80083b0:	230c      	movs	r3, #12
 80083b2:	6033      	str	r3, [r6, #0]
 80083b4:	2000      	movs	r0, #0
 80083b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008490 <_malloc_r+0xfc>
 80083be:	f000 f869 	bl	8008494 <__malloc_lock>
 80083c2:	f8d8 3000 	ldr.w	r3, [r8]
 80083c6:	461c      	mov	r4, r3
 80083c8:	bb44      	cbnz	r4, 800841c <_malloc_r+0x88>
 80083ca:	4629      	mov	r1, r5
 80083cc:	4630      	mov	r0, r6
 80083ce:	f7ff ffbf 	bl	8008350 <sbrk_aligned>
 80083d2:	1c43      	adds	r3, r0, #1
 80083d4:	4604      	mov	r4, r0
 80083d6:	d158      	bne.n	800848a <_malloc_r+0xf6>
 80083d8:	f8d8 4000 	ldr.w	r4, [r8]
 80083dc:	4627      	mov	r7, r4
 80083de:	2f00      	cmp	r7, #0
 80083e0:	d143      	bne.n	800846a <_malloc_r+0xd6>
 80083e2:	2c00      	cmp	r4, #0
 80083e4:	d04b      	beq.n	800847e <_malloc_r+0xea>
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	4639      	mov	r1, r7
 80083ea:	4630      	mov	r0, r6
 80083ec:	eb04 0903 	add.w	r9, r4, r3
 80083f0:	f000 fc6a 	bl	8008cc8 <_sbrk_r>
 80083f4:	4581      	cmp	r9, r0
 80083f6:	d142      	bne.n	800847e <_malloc_r+0xea>
 80083f8:	6821      	ldr	r1, [r4, #0]
 80083fa:	1a6d      	subs	r5, r5, r1
 80083fc:	4629      	mov	r1, r5
 80083fe:	4630      	mov	r0, r6
 8008400:	f7ff ffa6 	bl	8008350 <sbrk_aligned>
 8008404:	3001      	adds	r0, #1
 8008406:	d03a      	beq.n	800847e <_malloc_r+0xea>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	442b      	add	r3, r5
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	f8d8 3000 	ldr.w	r3, [r8]
 8008412:	685a      	ldr	r2, [r3, #4]
 8008414:	bb62      	cbnz	r2, 8008470 <_malloc_r+0xdc>
 8008416:	f8c8 7000 	str.w	r7, [r8]
 800841a:	e00f      	b.n	800843c <_malloc_r+0xa8>
 800841c:	6822      	ldr	r2, [r4, #0]
 800841e:	1b52      	subs	r2, r2, r5
 8008420:	d420      	bmi.n	8008464 <_malloc_r+0xd0>
 8008422:	2a0b      	cmp	r2, #11
 8008424:	d917      	bls.n	8008456 <_malloc_r+0xc2>
 8008426:	1961      	adds	r1, r4, r5
 8008428:	42a3      	cmp	r3, r4
 800842a:	6025      	str	r5, [r4, #0]
 800842c:	bf18      	it	ne
 800842e:	6059      	strne	r1, [r3, #4]
 8008430:	6863      	ldr	r3, [r4, #4]
 8008432:	bf08      	it	eq
 8008434:	f8c8 1000 	streq.w	r1, [r8]
 8008438:	5162      	str	r2, [r4, r5]
 800843a:	604b      	str	r3, [r1, #4]
 800843c:	4630      	mov	r0, r6
 800843e:	f000 f82f 	bl	80084a0 <__malloc_unlock>
 8008442:	f104 000b 	add.w	r0, r4, #11
 8008446:	1d23      	adds	r3, r4, #4
 8008448:	f020 0007 	bic.w	r0, r0, #7
 800844c:	1ac2      	subs	r2, r0, r3
 800844e:	bf1c      	itt	ne
 8008450:	1a1b      	subne	r3, r3, r0
 8008452:	50a3      	strne	r3, [r4, r2]
 8008454:	e7af      	b.n	80083b6 <_malloc_r+0x22>
 8008456:	6862      	ldr	r2, [r4, #4]
 8008458:	42a3      	cmp	r3, r4
 800845a:	bf0c      	ite	eq
 800845c:	f8c8 2000 	streq.w	r2, [r8]
 8008460:	605a      	strne	r2, [r3, #4]
 8008462:	e7eb      	b.n	800843c <_malloc_r+0xa8>
 8008464:	4623      	mov	r3, r4
 8008466:	6864      	ldr	r4, [r4, #4]
 8008468:	e7ae      	b.n	80083c8 <_malloc_r+0x34>
 800846a:	463c      	mov	r4, r7
 800846c:	687f      	ldr	r7, [r7, #4]
 800846e:	e7b6      	b.n	80083de <_malloc_r+0x4a>
 8008470:	461a      	mov	r2, r3
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	42a3      	cmp	r3, r4
 8008476:	d1fb      	bne.n	8008470 <_malloc_r+0xdc>
 8008478:	2300      	movs	r3, #0
 800847a:	6053      	str	r3, [r2, #4]
 800847c:	e7de      	b.n	800843c <_malloc_r+0xa8>
 800847e:	230c      	movs	r3, #12
 8008480:	6033      	str	r3, [r6, #0]
 8008482:	4630      	mov	r0, r6
 8008484:	f000 f80c 	bl	80084a0 <__malloc_unlock>
 8008488:	e794      	b.n	80083b4 <_malloc_r+0x20>
 800848a:	6005      	str	r5, [r0, #0]
 800848c:	e7d6      	b.n	800843c <_malloc_r+0xa8>
 800848e:	bf00      	nop
 8008490:	24000928 	.word	0x24000928

08008494 <__malloc_lock>:
 8008494:	4801      	ldr	r0, [pc, #4]	@ (800849c <__malloc_lock+0x8>)
 8008496:	f7ff bf0e 	b.w	80082b6 <__retarget_lock_acquire_recursive>
 800849a:	bf00      	nop
 800849c:	24000920 	.word	0x24000920

080084a0 <__malloc_unlock>:
 80084a0:	4801      	ldr	r0, [pc, #4]	@ (80084a8 <__malloc_unlock+0x8>)
 80084a2:	f7ff bf09 	b.w	80082b8 <__retarget_lock_release_recursive>
 80084a6:	bf00      	nop
 80084a8:	24000920 	.word	0x24000920

080084ac <__sfputc_r>:
 80084ac:	6893      	ldr	r3, [r2, #8]
 80084ae:	3b01      	subs	r3, #1
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	b410      	push	{r4}
 80084b4:	6093      	str	r3, [r2, #8]
 80084b6:	da08      	bge.n	80084ca <__sfputc_r+0x1e>
 80084b8:	6994      	ldr	r4, [r2, #24]
 80084ba:	42a3      	cmp	r3, r4
 80084bc:	db01      	blt.n	80084c2 <__sfputc_r+0x16>
 80084be:	290a      	cmp	r1, #10
 80084c0:	d103      	bne.n	80084ca <__sfputc_r+0x1e>
 80084c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084c6:	f000 bb6b 	b.w	8008ba0 <__swbuf_r>
 80084ca:	6813      	ldr	r3, [r2, #0]
 80084cc:	1c58      	adds	r0, r3, #1
 80084ce:	6010      	str	r0, [r2, #0]
 80084d0:	7019      	strb	r1, [r3, #0]
 80084d2:	4608      	mov	r0, r1
 80084d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084d8:	4770      	bx	lr

080084da <__sfputs_r>:
 80084da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084dc:	4606      	mov	r6, r0
 80084de:	460f      	mov	r7, r1
 80084e0:	4614      	mov	r4, r2
 80084e2:	18d5      	adds	r5, r2, r3
 80084e4:	42ac      	cmp	r4, r5
 80084e6:	d101      	bne.n	80084ec <__sfputs_r+0x12>
 80084e8:	2000      	movs	r0, #0
 80084ea:	e007      	b.n	80084fc <__sfputs_r+0x22>
 80084ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084f0:	463a      	mov	r2, r7
 80084f2:	4630      	mov	r0, r6
 80084f4:	f7ff ffda 	bl	80084ac <__sfputc_r>
 80084f8:	1c43      	adds	r3, r0, #1
 80084fa:	d1f3      	bne.n	80084e4 <__sfputs_r+0xa>
 80084fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008500 <_vfiprintf_r>:
 8008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	460d      	mov	r5, r1
 8008506:	b09d      	sub	sp, #116	@ 0x74
 8008508:	4614      	mov	r4, r2
 800850a:	4698      	mov	r8, r3
 800850c:	4606      	mov	r6, r0
 800850e:	b118      	cbz	r0, 8008518 <_vfiprintf_r+0x18>
 8008510:	6a03      	ldr	r3, [r0, #32]
 8008512:	b90b      	cbnz	r3, 8008518 <_vfiprintf_r+0x18>
 8008514:	f7ff fdca 	bl	80080ac <__sinit>
 8008518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800851a:	07d9      	lsls	r1, r3, #31
 800851c:	d405      	bmi.n	800852a <_vfiprintf_r+0x2a>
 800851e:	89ab      	ldrh	r3, [r5, #12]
 8008520:	059a      	lsls	r2, r3, #22
 8008522:	d402      	bmi.n	800852a <_vfiprintf_r+0x2a>
 8008524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008526:	f7ff fec6 	bl	80082b6 <__retarget_lock_acquire_recursive>
 800852a:	89ab      	ldrh	r3, [r5, #12]
 800852c:	071b      	lsls	r3, r3, #28
 800852e:	d501      	bpl.n	8008534 <_vfiprintf_r+0x34>
 8008530:	692b      	ldr	r3, [r5, #16]
 8008532:	b99b      	cbnz	r3, 800855c <_vfiprintf_r+0x5c>
 8008534:	4629      	mov	r1, r5
 8008536:	4630      	mov	r0, r6
 8008538:	f000 fb70 	bl	8008c1c <__swsetup_r>
 800853c:	b170      	cbz	r0, 800855c <_vfiprintf_r+0x5c>
 800853e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008540:	07dc      	lsls	r4, r3, #31
 8008542:	d504      	bpl.n	800854e <_vfiprintf_r+0x4e>
 8008544:	f04f 30ff 	mov.w	r0, #4294967295
 8008548:	b01d      	add	sp, #116	@ 0x74
 800854a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854e:	89ab      	ldrh	r3, [r5, #12]
 8008550:	0598      	lsls	r0, r3, #22
 8008552:	d4f7      	bmi.n	8008544 <_vfiprintf_r+0x44>
 8008554:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008556:	f7ff feaf 	bl	80082b8 <__retarget_lock_release_recursive>
 800855a:	e7f3      	b.n	8008544 <_vfiprintf_r+0x44>
 800855c:	2300      	movs	r3, #0
 800855e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008560:	2320      	movs	r3, #32
 8008562:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008566:	f8cd 800c 	str.w	r8, [sp, #12]
 800856a:	2330      	movs	r3, #48	@ 0x30
 800856c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800871c <_vfiprintf_r+0x21c>
 8008570:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008574:	f04f 0901 	mov.w	r9, #1
 8008578:	4623      	mov	r3, r4
 800857a:	469a      	mov	sl, r3
 800857c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008580:	b10a      	cbz	r2, 8008586 <_vfiprintf_r+0x86>
 8008582:	2a25      	cmp	r2, #37	@ 0x25
 8008584:	d1f9      	bne.n	800857a <_vfiprintf_r+0x7a>
 8008586:	ebba 0b04 	subs.w	fp, sl, r4
 800858a:	d00b      	beq.n	80085a4 <_vfiprintf_r+0xa4>
 800858c:	465b      	mov	r3, fp
 800858e:	4622      	mov	r2, r4
 8008590:	4629      	mov	r1, r5
 8008592:	4630      	mov	r0, r6
 8008594:	f7ff ffa1 	bl	80084da <__sfputs_r>
 8008598:	3001      	adds	r0, #1
 800859a:	f000 80a7 	beq.w	80086ec <_vfiprintf_r+0x1ec>
 800859e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085a0:	445a      	add	r2, fp
 80085a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80085a4:	f89a 3000 	ldrb.w	r3, [sl]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 809f 	beq.w	80086ec <_vfiprintf_r+0x1ec>
 80085ae:	2300      	movs	r3, #0
 80085b0:	f04f 32ff 	mov.w	r2, #4294967295
 80085b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085b8:	f10a 0a01 	add.w	sl, sl, #1
 80085bc:	9304      	str	r3, [sp, #16]
 80085be:	9307      	str	r3, [sp, #28]
 80085c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80085c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80085c6:	4654      	mov	r4, sl
 80085c8:	2205      	movs	r2, #5
 80085ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ce:	4853      	ldr	r0, [pc, #332]	@ (800871c <_vfiprintf_r+0x21c>)
 80085d0:	f7f7 fe9e 	bl	8000310 <memchr>
 80085d4:	9a04      	ldr	r2, [sp, #16]
 80085d6:	b9d8      	cbnz	r0, 8008610 <_vfiprintf_r+0x110>
 80085d8:	06d1      	lsls	r1, r2, #27
 80085da:	bf44      	itt	mi
 80085dc:	2320      	movmi	r3, #32
 80085de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085e2:	0713      	lsls	r3, r2, #28
 80085e4:	bf44      	itt	mi
 80085e6:	232b      	movmi	r3, #43	@ 0x2b
 80085e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085ec:	f89a 3000 	ldrb.w	r3, [sl]
 80085f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80085f2:	d015      	beq.n	8008620 <_vfiprintf_r+0x120>
 80085f4:	9a07      	ldr	r2, [sp, #28]
 80085f6:	4654      	mov	r4, sl
 80085f8:	2000      	movs	r0, #0
 80085fa:	f04f 0c0a 	mov.w	ip, #10
 80085fe:	4621      	mov	r1, r4
 8008600:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008604:	3b30      	subs	r3, #48	@ 0x30
 8008606:	2b09      	cmp	r3, #9
 8008608:	d94b      	bls.n	80086a2 <_vfiprintf_r+0x1a2>
 800860a:	b1b0      	cbz	r0, 800863a <_vfiprintf_r+0x13a>
 800860c:	9207      	str	r2, [sp, #28]
 800860e:	e014      	b.n	800863a <_vfiprintf_r+0x13a>
 8008610:	eba0 0308 	sub.w	r3, r0, r8
 8008614:	fa09 f303 	lsl.w	r3, r9, r3
 8008618:	4313      	orrs	r3, r2
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	46a2      	mov	sl, r4
 800861e:	e7d2      	b.n	80085c6 <_vfiprintf_r+0xc6>
 8008620:	9b03      	ldr	r3, [sp, #12]
 8008622:	1d19      	adds	r1, r3, #4
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	9103      	str	r1, [sp, #12]
 8008628:	2b00      	cmp	r3, #0
 800862a:	bfbb      	ittet	lt
 800862c:	425b      	neglt	r3, r3
 800862e:	f042 0202 	orrlt.w	r2, r2, #2
 8008632:	9307      	strge	r3, [sp, #28]
 8008634:	9307      	strlt	r3, [sp, #28]
 8008636:	bfb8      	it	lt
 8008638:	9204      	strlt	r2, [sp, #16]
 800863a:	7823      	ldrb	r3, [r4, #0]
 800863c:	2b2e      	cmp	r3, #46	@ 0x2e
 800863e:	d10a      	bne.n	8008656 <_vfiprintf_r+0x156>
 8008640:	7863      	ldrb	r3, [r4, #1]
 8008642:	2b2a      	cmp	r3, #42	@ 0x2a
 8008644:	d132      	bne.n	80086ac <_vfiprintf_r+0x1ac>
 8008646:	9b03      	ldr	r3, [sp, #12]
 8008648:	1d1a      	adds	r2, r3, #4
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	9203      	str	r2, [sp, #12]
 800864e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008652:	3402      	adds	r4, #2
 8008654:	9305      	str	r3, [sp, #20]
 8008656:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800872c <_vfiprintf_r+0x22c>
 800865a:	7821      	ldrb	r1, [r4, #0]
 800865c:	2203      	movs	r2, #3
 800865e:	4650      	mov	r0, sl
 8008660:	f7f7 fe56 	bl	8000310 <memchr>
 8008664:	b138      	cbz	r0, 8008676 <_vfiprintf_r+0x176>
 8008666:	9b04      	ldr	r3, [sp, #16]
 8008668:	eba0 000a 	sub.w	r0, r0, sl
 800866c:	2240      	movs	r2, #64	@ 0x40
 800866e:	4082      	lsls	r2, r0
 8008670:	4313      	orrs	r3, r2
 8008672:	3401      	adds	r4, #1
 8008674:	9304      	str	r3, [sp, #16]
 8008676:	f814 1b01 	ldrb.w	r1, [r4], #1
 800867a:	4829      	ldr	r0, [pc, #164]	@ (8008720 <_vfiprintf_r+0x220>)
 800867c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008680:	2206      	movs	r2, #6
 8008682:	f7f7 fe45 	bl	8000310 <memchr>
 8008686:	2800      	cmp	r0, #0
 8008688:	d03f      	beq.n	800870a <_vfiprintf_r+0x20a>
 800868a:	4b26      	ldr	r3, [pc, #152]	@ (8008724 <_vfiprintf_r+0x224>)
 800868c:	bb1b      	cbnz	r3, 80086d6 <_vfiprintf_r+0x1d6>
 800868e:	9b03      	ldr	r3, [sp, #12]
 8008690:	3307      	adds	r3, #7
 8008692:	f023 0307 	bic.w	r3, r3, #7
 8008696:	3308      	adds	r3, #8
 8008698:	9303      	str	r3, [sp, #12]
 800869a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800869c:	443b      	add	r3, r7
 800869e:	9309      	str	r3, [sp, #36]	@ 0x24
 80086a0:	e76a      	b.n	8008578 <_vfiprintf_r+0x78>
 80086a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80086a6:	460c      	mov	r4, r1
 80086a8:	2001      	movs	r0, #1
 80086aa:	e7a8      	b.n	80085fe <_vfiprintf_r+0xfe>
 80086ac:	2300      	movs	r3, #0
 80086ae:	3401      	adds	r4, #1
 80086b0:	9305      	str	r3, [sp, #20]
 80086b2:	4619      	mov	r1, r3
 80086b4:	f04f 0c0a 	mov.w	ip, #10
 80086b8:	4620      	mov	r0, r4
 80086ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086be:	3a30      	subs	r2, #48	@ 0x30
 80086c0:	2a09      	cmp	r2, #9
 80086c2:	d903      	bls.n	80086cc <_vfiprintf_r+0x1cc>
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d0c6      	beq.n	8008656 <_vfiprintf_r+0x156>
 80086c8:	9105      	str	r1, [sp, #20]
 80086ca:	e7c4      	b.n	8008656 <_vfiprintf_r+0x156>
 80086cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80086d0:	4604      	mov	r4, r0
 80086d2:	2301      	movs	r3, #1
 80086d4:	e7f0      	b.n	80086b8 <_vfiprintf_r+0x1b8>
 80086d6:	ab03      	add	r3, sp, #12
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	462a      	mov	r2, r5
 80086dc:	4b12      	ldr	r3, [pc, #72]	@ (8008728 <_vfiprintf_r+0x228>)
 80086de:	a904      	add	r1, sp, #16
 80086e0:	4630      	mov	r0, r6
 80086e2:	f3af 8000 	nop.w
 80086e6:	4607      	mov	r7, r0
 80086e8:	1c78      	adds	r0, r7, #1
 80086ea:	d1d6      	bne.n	800869a <_vfiprintf_r+0x19a>
 80086ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086ee:	07d9      	lsls	r1, r3, #31
 80086f0:	d405      	bmi.n	80086fe <_vfiprintf_r+0x1fe>
 80086f2:	89ab      	ldrh	r3, [r5, #12]
 80086f4:	059a      	lsls	r2, r3, #22
 80086f6:	d402      	bmi.n	80086fe <_vfiprintf_r+0x1fe>
 80086f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086fa:	f7ff fddd 	bl	80082b8 <__retarget_lock_release_recursive>
 80086fe:	89ab      	ldrh	r3, [r5, #12]
 8008700:	065b      	lsls	r3, r3, #25
 8008702:	f53f af1f 	bmi.w	8008544 <_vfiprintf_r+0x44>
 8008706:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008708:	e71e      	b.n	8008548 <_vfiprintf_r+0x48>
 800870a:	ab03      	add	r3, sp, #12
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	462a      	mov	r2, r5
 8008710:	4b05      	ldr	r3, [pc, #20]	@ (8008728 <_vfiprintf_r+0x228>)
 8008712:	a904      	add	r1, sp, #16
 8008714:	4630      	mov	r0, r6
 8008716:	f000 f879 	bl	800880c <_printf_i>
 800871a:	e7e4      	b.n	80086e6 <_vfiprintf_r+0x1e6>
 800871c:	08008e7c 	.word	0x08008e7c
 8008720:	08008e86 	.word	0x08008e86
 8008724:	00000000 	.word	0x00000000
 8008728:	080084db 	.word	0x080084db
 800872c:	08008e82 	.word	0x08008e82

08008730 <_printf_common>:
 8008730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008734:	4616      	mov	r6, r2
 8008736:	4698      	mov	r8, r3
 8008738:	688a      	ldr	r2, [r1, #8]
 800873a:	690b      	ldr	r3, [r1, #16]
 800873c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008740:	4293      	cmp	r3, r2
 8008742:	bfb8      	it	lt
 8008744:	4613      	movlt	r3, r2
 8008746:	6033      	str	r3, [r6, #0]
 8008748:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800874c:	4607      	mov	r7, r0
 800874e:	460c      	mov	r4, r1
 8008750:	b10a      	cbz	r2, 8008756 <_printf_common+0x26>
 8008752:	3301      	adds	r3, #1
 8008754:	6033      	str	r3, [r6, #0]
 8008756:	6823      	ldr	r3, [r4, #0]
 8008758:	0699      	lsls	r1, r3, #26
 800875a:	bf42      	ittt	mi
 800875c:	6833      	ldrmi	r3, [r6, #0]
 800875e:	3302      	addmi	r3, #2
 8008760:	6033      	strmi	r3, [r6, #0]
 8008762:	6825      	ldr	r5, [r4, #0]
 8008764:	f015 0506 	ands.w	r5, r5, #6
 8008768:	d106      	bne.n	8008778 <_printf_common+0x48>
 800876a:	f104 0a19 	add.w	sl, r4, #25
 800876e:	68e3      	ldr	r3, [r4, #12]
 8008770:	6832      	ldr	r2, [r6, #0]
 8008772:	1a9b      	subs	r3, r3, r2
 8008774:	42ab      	cmp	r3, r5
 8008776:	dc26      	bgt.n	80087c6 <_printf_common+0x96>
 8008778:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800877c:	6822      	ldr	r2, [r4, #0]
 800877e:	3b00      	subs	r3, #0
 8008780:	bf18      	it	ne
 8008782:	2301      	movne	r3, #1
 8008784:	0692      	lsls	r2, r2, #26
 8008786:	d42b      	bmi.n	80087e0 <_printf_common+0xb0>
 8008788:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800878c:	4641      	mov	r1, r8
 800878e:	4638      	mov	r0, r7
 8008790:	47c8      	blx	r9
 8008792:	3001      	adds	r0, #1
 8008794:	d01e      	beq.n	80087d4 <_printf_common+0xa4>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	6922      	ldr	r2, [r4, #16]
 800879a:	f003 0306 	and.w	r3, r3, #6
 800879e:	2b04      	cmp	r3, #4
 80087a0:	bf02      	ittt	eq
 80087a2:	68e5      	ldreq	r5, [r4, #12]
 80087a4:	6833      	ldreq	r3, [r6, #0]
 80087a6:	1aed      	subeq	r5, r5, r3
 80087a8:	68a3      	ldr	r3, [r4, #8]
 80087aa:	bf0c      	ite	eq
 80087ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087b0:	2500      	movne	r5, #0
 80087b2:	4293      	cmp	r3, r2
 80087b4:	bfc4      	itt	gt
 80087b6:	1a9b      	subgt	r3, r3, r2
 80087b8:	18ed      	addgt	r5, r5, r3
 80087ba:	2600      	movs	r6, #0
 80087bc:	341a      	adds	r4, #26
 80087be:	42b5      	cmp	r5, r6
 80087c0:	d11a      	bne.n	80087f8 <_printf_common+0xc8>
 80087c2:	2000      	movs	r0, #0
 80087c4:	e008      	b.n	80087d8 <_printf_common+0xa8>
 80087c6:	2301      	movs	r3, #1
 80087c8:	4652      	mov	r2, sl
 80087ca:	4641      	mov	r1, r8
 80087cc:	4638      	mov	r0, r7
 80087ce:	47c8      	blx	r9
 80087d0:	3001      	adds	r0, #1
 80087d2:	d103      	bne.n	80087dc <_printf_common+0xac>
 80087d4:	f04f 30ff 	mov.w	r0, #4294967295
 80087d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087dc:	3501      	adds	r5, #1
 80087de:	e7c6      	b.n	800876e <_printf_common+0x3e>
 80087e0:	18e1      	adds	r1, r4, r3
 80087e2:	1c5a      	adds	r2, r3, #1
 80087e4:	2030      	movs	r0, #48	@ 0x30
 80087e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80087ea:	4422      	add	r2, r4
 80087ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80087f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80087f4:	3302      	adds	r3, #2
 80087f6:	e7c7      	b.n	8008788 <_printf_common+0x58>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4622      	mov	r2, r4
 80087fc:	4641      	mov	r1, r8
 80087fe:	4638      	mov	r0, r7
 8008800:	47c8      	blx	r9
 8008802:	3001      	adds	r0, #1
 8008804:	d0e6      	beq.n	80087d4 <_printf_common+0xa4>
 8008806:	3601      	adds	r6, #1
 8008808:	e7d9      	b.n	80087be <_printf_common+0x8e>
	...

0800880c <_printf_i>:
 800880c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008810:	7e0f      	ldrb	r7, [r1, #24]
 8008812:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008814:	2f78      	cmp	r7, #120	@ 0x78
 8008816:	4691      	mov	r9, r2
 8008818:	4680      	mov	r8, r0
 800881a:	460c      	mov	r4, r1
 800881c:	469a      	mov	sl, r3
 800881e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008822:	d807      	bhi.n	8008834 <_printf_i+0x28>
 8008824:	2f62      	cmp	r7, #98	@ 0x62
 8008826:	d80a      	bhi.n	800883e <_printf_i+0x32>
 8008828:	2f00      	cmp	r7, #0
 800882a:	f000 80d1 	beq.w	80089d0 <_printf_i+0x1c4>
 800882e:	2f58      	cmp	r7, #88	@ 0x58
 8008830:	f000 80b8 	beq.w	80089a4 <_printf_i+0x198>
 8008834:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008838:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800883c:	e03a      	b.n	80088b4 <_printf_i+0xa8>
 800883e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008842:	2b15      	cmp	r3, #21
 8008844:	d8f6      	bhi.n	8008834 <_printf_i+0x28>
 8008846:	a101      	add	r1, pc, #4	@ (adr r1, 800884c <_printf_i+0x40>)
 8008848:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800884c:	080088a5 	.word	0x080088a5
 8008850:	080088b9 	.word	0x080088b9
 8008854:	08008835 	.word	0x08008835
 8008858:	08008835 	.word	0x08008835
 800885c:	08008835 	.word	0x08008835
 8008860:	08008835 	.word	0x08008835
 8008864:	080088b9 	.word	0x080088b9
 8008868:	08008835 	.word	0x08008835
 800886c:	08008835 	.word	0x08008835
 8008870:	08008835 	.word	0x08008835
 8008874:	08008835 	.word	0x08008835
 8008878:	080089b7 	.word	0x080089b7
 800887c:	080088e3 	.word	0x080088e3
 8008880:	08008971 	.word	0x08008971
 8008884:	08008835 	.word	0x08008835
 8008888:	08008835 	.word	0x08008835
 800888c:	080089d9 	.word	0x080089d9
 8008890:	08008835 	.word	0x08008835
 8008894:	080088e3 	.word	0x080088e3
 8008898:	08008835 	.word	0x08008835
 800889c:	08008835 	.word	0x08008835
 80088a0:	08008979 	.word	0x08008979
 80088a4:	6833      	ldr	r3, [r6, #0]
 80088a6:	1d1a      	adds	r2, r3, #4
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	6032      	str	r2, [r6, #0]
 80088ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80088b4:	2301      	movs	r3, #1
 80088b6:	e09c      	b.n	80089f2 <_printf_i+0x1e6>
 80088b8:	6833      	ldr	r3, [r6, #0]
 80088ba:	6820      	ldr	r0, [r4, #0]
 80088bc:	1d19      	adds	r1, r3, #4
 80088be:	6031      	str	r1, [r6, #0]
 80088c0:	0606      	lsls	r6, r0, #24
 80088c2:	d501      	bpl.n	80088c8 <_printf_i+0xbc>
 80088c4:	681d      	ldr	r5, [r3, #0]
 80088c6:	e003      	b.n	80088d0 <_printf_i+0xc4>
 80088c8:	0645      	lsls	r5, r0, #25
 80088ca:	d5fb      	bpl.n	80088c4 <_printf_i+0xb8>
 80088cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80088d0:	2d00      	cmp	r5, #0
 80088d2:	da03      	bge.n	80088dc <_printf_i+0xd0>
 80088d4:	232d      	movs	r3, #45	@ 0x2d
 80088d6:	426d      	negs	r5, r5
 80088d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088dc:	4858      	ldr	r0, [pc, #352]	@ (8008a40 <_printf_i+0x234>)
 80088de:	230a      	movs	r3, #10
 80088e0:	e011      	b.n	8008906 <_printf_i+0xfa>
 80088e2:	6821      	ldr	r1, [r4, #0]
 80088e4:	6833      	ldr	r3, [r6, #0]
 80088e6:	0608      	lsls	r0, r1, #24
 80088e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80088ec:	d402      	bmi.n	80088f4 <_printf_i+0xe8>
 80088ee:	0649      	lsls	r1, r1, #25
 80088f0:	bf48      	it	mi
 80088f2:	b2ad      	uxthmi	r5, r5
 80088f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80088f6:	4852      	ldr	r0, [pc, #328]	@ (8008a40 <_printf_i+0x234>)
 80088f8:	6033      	str	r3, [r6, #0]
 80088fa:	bf14      	ite	ne
 80088fc:	230a      	movne	r3, #10
 80088fe:	2308      	moveq	r3, #8
 8008900:	2100      	movs	r1, #0
 8008902:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008906:	6866      	ldr	r6, [r4, #4]
 8008908:	60a6      	str	r6, [r4, #8]
 800890a:	2e00      	cmp	r6, #0
 800890c:	db05      	blt.n	800891a <_printf_i+0x10e>
 800890e:	6821      	ldr	r1, [r4, #0]
 8008910:	432e      	orrs	r6, r5
 8008912:	f021 0104 	bic.w	r1, r1, #4
 8008916:	6021      	str	r1, [r4, #0]
 8008918:	d04b      	beq.n	80089b2 <_printf_i+0x1a6>
 800891a:	4616      	mov	r6, r2
 800891c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008920:	fb03 5711 	mls	r7, r3, r1, r5
 8008924:	5dc7      	ldrb	r7, [r0, r7]
 8008926:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800892a:	462f      	mov	r7, r5
 800892c:	42bb      	cmp	r3, r7
 800892e:	460d      	mov	r5, r1
 8008930:	d9f4      	bls.n	800891c <_printf_i+0x110>
 8008932:	2b08      	cmp	r3, #8
 8008934:	d10b      	bne.n	800894e <_printf_i+0x142>
 8008936:	6823      	ldr	r3, [r4, #0]
 8008938:	07df      	lsls	r7, r3, #31
 800893a:	d508      	bpl.n	800894e <_printf_i+0x142>
 800893c:	6923      	ldr	r3, [r4, #16]
 800893e:	6861      	ldr	r1, [r4, #4]
 8008940:	4299      	cmp	r1, r3
 8008942:	bfde      	ittt	le
 8008944:	2330      	movle	r3, #48	@ 0x30
 8008946:	f806 3c01 	strble.w	r3, [r6, #-1]
 800894a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800894e:	1b92      	subs	r2, r2, r6
 8008950:	6122      	str	r2, [r4, #16]
 8008952:	f8cd a000 	str.w	sl, [sp]
 8008956:	464b      	mov	r3, r9
 8008958:	aa03      	add	r2, sp, #12
 800895a:	4621      	mov	r1, r4
 800895c:	4640      	mov	r0, r8
 800895e:	f7ff fee7 	bl	8008730 <_printf_common>
 8008962:	3001      	adds	r0, #1
 8008964:	d14a      	bne.n	80089fc <_printf_i+0x1f0>
 8008966:	f04f 30ff 	mov.w	r0, #4294967295
 800896a:	b004      	add	sp, #16
 800896c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008970:	6823      	ldr	r3, [r4, #0]
 8008972:	f043 0320 	orr.w	r3, r3, #32
 8008976:	6023      	str	r3, [r4, #0]
 8008978:	4832      	ldr	r0, [pc, #200]	@ (8008a44 <_printf_i+0x238>)
 800897a:	2778      	movs	r7, #120	@ 0x78
 800897c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008980:	6823      	ldr	r3, [r4, #0]
 8008982:	6831      	ldr	r1, [r6, #0]
 8008984:	061f      	lsls	r7, r3, #24
 8008986:	f851 5b04 	ldr.w	r5, [r1], #4
 800898a:	d402      	bmi.n	8008992 <_printf_i+0x186>
 800898c:	065f      	lsls	r7, r3, #25
 800898e:	bf48      	it	mi
 8008990:	b2ad      	uxthmi	r5, r5
 8008992:	6031      	str	r1, [r6, #0]
 8008994:	07d9      	lsls	r1, r3, #31
 8008996:	bf44      	itt	mi
 8008998:	f043 0320 	orrmi.w	r3, r3, #32
 800899c:	6023      	strmi	r3, [r4, #0]
 800899e:	b11d      	cbz	r5, 80089a8 <_printf_i+0x19c>
 80089a0:	2310      	movs	r3, #16
 80089a2:	e7ad      	b.n	8008900 <_printf_i+0xf4>
 80089a4:	4826      	ldr	r0, [pc, #152]	@ (8008a40 <_printf_i+0x234>)
 80089a6:	e7e9      	b.n	800897c <_printf_i+0x170>
 80089a8:	6823      	ldr	r3, [r4, #0]
 80089aa:	f023 0320 	bic.w	r3, r3, #32
 80089ae:	6023      	str	r3, [r4, #0]
 80089b0:	e7f6      	b.n	80089a0 <_printf_i+0x194>
 80089b2:	4616      	mov	r6, r2
 80089b4:	e7bd      	b.n	8008932 <_printf_i+0x126>
 80089b6:	6833      	ldr	r3, [r6, #0]
 80089b8:	6825      	ldr	r5, [r4, #0]
 80089ba:	6961      	ldr	r1, [r4, #20]
 80089bc:	1d18      	adds	r0, r3, #4
 80089be:	6030      	str	r0, [r6, #0]
 80089c0:	062e      	lsls	r6, r5, #24
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	d501      	bpl.n	80089ca <_printf_i+0x1be>
 80089c6:	6019      	str	r1, [r3, #0]
 80089c8:	e002      	b.n	80089d0 <_printf_i+0x1c4>
 80089ca:	0668      	lsls	r0, r5, #25
 80089cc:	d5fb      	bpl.n	80089c6 <_printf_i+0x1ba>
 80089ce:	8019      	strh	r1, [r3, #0]
 80089d0:	2300      	movs	r3, #0
 80089d2:	6123      	str	r3, [r4, #16]
 80089d4:	4616      	mov	r6, r2
 80089d6:	e7bc      	b.n	8008952 <_printf_i+0x146>
 80089d8:	6833      	ldr	r3, [r6, #0]
 80089da:	1d1a      	adds	r2, r3, #4
 80089dc:	6032      	str	r2, [r6, #0]
 80089de:	681e      	ldr	r6, [r3, #0]
 80089e0:	6862      	ldr	r2, [r4, #4]
 80089e2:	2100      	movs	r1, #0
 80089e4:	4630      	mov	r0, r6
 80089e6:	f7f7 fc93 	bl	8000310 <memchr>
 80089ea:	b108      	cbz	r0, 80089f0 <_printf_i+0x1e4>
 80089ec:	1b80      	subs	r0, r0, r6
 80089ee:	6060      	str	r0, [r4, #4]
 80089f0:	6863      	ldr	r3, [r4, #4]
 80089f2:	6123      	str	r3, [r4, #16]
 80089f4:	2300      	movs	r3, #0
 80089f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089fa:	e7aa      	b.n	8008952 <_printf_i+0x146>
 80089fc:	6923      	ldr	r3, [r4, #16]
 80089fe:	4632      	mov	r2, r6
 8008a00:	4649      	mov	r1, r9
 8008a02:	4640      	mov	r0, r8
 8008a04:	47d0      	blx	sl
 8008a06:	3001      	adds	r0, #1
 8008a08:	d0ad      	beq.n	8008966 <_printf_i+0x15a>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	079b      	lsls	r3, r3, #30
 8008a0e:	d413      	bmi.n	8008a38 <_printf_i+0x22c>
 8008a10:	68e0      	ldr	r0, [r4, #12]
 8008a12:	9b03      	ldr	r3, [sp, #12]
 8008a14:	4298      	cmp	r0, r3
 8008a16:	bfb8      	it	lt
 8008a18:	4618      	movlt	r0, r3
 8008a1a:	e7a6      	b.n	800896a <_printf_i+0x15e>
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	4632      	mov	r2, r6
 8008a20:	4649      	mov	r1, r9
 8008a22:	4640      	mov	r0, r8
 8008a24:	47d0      	blx	sl
 8008a26:	3001      	adds	r0, #1
 8008a28:	d09d      	beq.n	8008966 <_printf_i+0x15a>
 8008a2a:	3501      	adds	r5, #1
 8008a2c:	68e3      	ldr	r3, [r4, #12]
 8008a2e:	9903      	ldr	r1, [sp, #12]
 8008a30:	1a5b      	subs	r3, r3, r1
 8008a32:	42ab      	cmp	r3, r5
 8008a34:	dcf2      	bgt.n	8008a1c <_printf_i+0x210>
 8008a36:	e7eb      	b.n	8008a10 <_printf_i+0x204>
 8008a38:	2500      	movs	r5, #0
 8008a3a:	f104 0619 	add.w	r6, r4, #25
 8008a3e:	e7f5      	b.n	8008a2c <_printf_i+0x220>
 8008a40:	08008e8d 	.word	0x08008e8d
 8008a44:	08008e9e 	.word	0x08008e9e

08008a48 <__sflush_r>:
 8008a48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a50:	0716      	lsls	r6, r2, #28
 8008a52:	4605      	mov	r5, r0
 8008a54:	460c      	mov	r4, r1
 8008a56:	d454      	bmi.n	8008b02 <__sflush_r+0xba>
 8008a58:	684b      	ldr	r3, [r1, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	dc02      	bgt.n	8008a64 <__sflush_r+0x1c>
 8008a5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	dd48      	ble.n	8008af6 <__sflush_r+0xae>
 8008a64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a66:	2e00      	cmp	r6, #0
 8008a68:	d045      	beq.n	8008af6 <__sflush_r+0xae>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008a70:	682f      	ldr	r7, [r5, #0]
 8008a72:	6a21      	ldr	r1, [r4, #32]
 8008a74:	602b      	str	r3, [r5, #0]
 8008a76:	d030      	beq.n	8008ada <__sflush_r+0x92>
 8008a78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	0759      	lsls	r1, r3, #29
 8008a7e:	d505      	bpl.n	8008a8c <__sflush_r+0x44>
 8008a80:	6863      	ldr	r3, [r4, #4]
 8008a82:	1ad2      	subs	r2, r2, r3
 8008a84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a86:	b10b      	cbz	r3, 8008a8c <__sflush_r+0x44>
 8008a88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008a8a:	1ad2      	subs	r2, r2, r3
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a90:	6a21      	ldr	r1, [r4, #32]
 8008a92:	4628      	mov	r0, r5
 8008a94:	47b0      	blx	r6
 8008a96:	1c43      	adds	r3, r0, #1
 8008a98:	89a3      	ldrh	r3, [r4, #12]
 8008a9a:	d106      	bne.n	8008aaa <__sflush_r+0x62>
 8008a9c:	6829      	ldr	r1, [r5, #0]
 8008a9e:	291d      	cmp	r1, #29
 8008aa0:	d82b      	bhi.n	8008afa <__sflush_r+0xb2>
 8008aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8008b4c <__sflush_r+0x104>)
 8008aa4:	40ca      	lsrs	r2, r1
 8008aa6:	07d6      	lsls	r6, r2, #31
 8008aa8:	d527      	bpl.n	8008afa <__sflush_r+0xb2>
 8008aaa:	2200      	movs	r2, #0
 8008aac:	6062      	str	r2, [r4, #4]
 8008aae:	04d9      	lsls	r1, r3, #19
 8008ab0:	6922      	ldr	r2, [r4, #16]
 8008ab2:	6022      	str	r2, [r4, #0]
 8008ab4:	d504      	bpl.n	8008ac0 <__sflush_r+0x78>
 8008ab6:	1c42      	adds	r2, r0, #1
 8008ab8:	d101      	bne.n	8008abe <__sflush_r+0x76>
 8008aba:	682b      	ldr	r3, [r5, #0]
 8008abc:	b903      	cbnz	r3, 8008ac0 <__sflush_r+0x78>
 8008abe:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ac2:	602f      	str	r7, [r5, #0]
 8008ac4:	b1b9      	cbz	r1, 8008af6 <__sflush_r+0xae>
 8008ac6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008aca:	4299      	cmp	r1, r3
 8008acc:	d002      	beq.n	8008ad4 <__sflush_r+0x8c>
 8008ace:	4628      	mov	r0, r5
 8008ad0:	f7ff fbf4 	bl	80082bc <_free_r>
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ad8:	e00d      	b.n	8008af6 <__sflush_r+0xae>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4628      	mov	r0, r5
 8008ade:	47b0      	blx	r6
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	1c50      	adds	r0, r2, #1
 8008ae4:	d1c9      	bne.n	8008a7a <__sflush_r+0x32>
 8008ae6:	682b      	ldr	r3, [r5, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d0c6      	beq.n	8008a7a <__sflush_r+0x32>
 8008aec:	2b1d      	cmp	r3, #29
 8008aee:	d001      	beq.n	8008af4 <__sflush_r+0xac>
 8008af0:	2b16      	cmp	r3, #22
 8008af2:	d11e      	bne.n	8008b32 <__sflush_r+0xea>
 8008af4:	602f      	str	r7, [r5, #0]
 8008af6:	2000      	movs	r0, #0
 8008af8:	e022      	b.n	8008b40 <__sflush_r+0xf8>
 8008afa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008afe:	b21b      	sxth	r3, r3
 8008b00:	e01b      	b.n	8008b3a <__sflush_r+0xf2>
 8008b02:	690f      	ldr	r7, [r1, #16]
 8008b04:	2f00      	cmp	r7, #0
 8008b06:	d0f6      	beq.n	8008af6 <__sflush_r+0xae>
 8008b08:	0793      	lsls	r3, r2, #30
 8008b0a:	680e      	ldr	r6, [r1, #0]
 8008b0c:	bf08      	it	eq
 8008b0e:	694b      	ldreq	r3, [r1, #20]
 8008b10:	600f      	str	r7, [r1, #0]
 8008b12:	bf18      	it	ne
 8008b14:	2300      	movne	r3, #0
 8008b16:	eba6 0807 	sub.w	r8, r6, r7
 8008b1a:	608b      	str	r3, [r1, #8]
 8008b1c:	f1b8 0f00 	cmp.w	r8, #0
 8008b20:	dde9      	ble.n	8008af6 <__sflush_r+0xae>
 8008b22:	6a21      	ldr	r1, [r4, #32]
 8008b24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b26:	4643      	mov	r3, r8
 8008b28:	463a      	mov	r2, r7
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	47b0      	blx	r6
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	dc08      	bgt.n	8008b44 <__sflush_r+0xfc>
 8008b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b3a:	81a3      	strh	r3, [r4, #12]
 8008b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b44:	4407      	add	r7, r0
 8008b46:	eba8 0800 	sub.w	r8, r8, r0
 8008b4a:	e7e7      	b.n	8008b1c <__sflush_r+0xd4>
 8008b4c:	20400001 	.word	0x20400001

08008b50 <_fflush_r>:
 8008b50:	b538      	push	{r3, r4, r5, lr}
 8008b52:	690b      	ldr	r3, [r1, #16]
 8008b54:	4605      	mov	r5, r0
 8008b56:	460c      	mov	r4, r1
 8008b58:	b913      	cbnz	r3, 8008b60 <_fflush_r+0x10>
 8008b5a:	2500      	movs	r5, #0
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	bd38      	pop	{r3, r4, r5, pc}
 8008b60:	b118      	cbz	r0, 8008b6a <_fflush_r+0x1a>
 8008b62:	6a03      	ldr	r3, [r0, #32]
 8008b64:	b90b      	cbnz	r3, 8008b6a <_fflush_r+0x1a>
 8008b66:	f7ff faa1 	bl	80080ac <__sinit>
 8008b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d0f3      	beq.n	8008b5a <_fflush_r+0xa>
 8008b72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b74:	07d0      	lsls	r0, r2, #31
 8008b76:	d404      	bmi.n	8008b82 <_fflush_r+0x32>
 8008b78:	0599      	lsls	r1, r3, #22
 8008b7a:	d402      	bmi.n	8008b82 <_fflush_r+0x32>
 8008b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b7e:	f7ff fb9a 	bl	80082b6 <__retarget_lock_acquire_recursive>
 8008b82:	4628      	mov	r0, r5
 8008b84:	4621      	mov	r1, r4
 8008b86:	f7ff ff5f 	bl	8008a48 <__sflush_r>
 8008b8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b8c:	07da      	lsls	r2, r3, #31
 8008b8e:	4605      	mov	r5, r0
 8008b90:	d4e4      	bmi.n	8008b5c <_fflush_r+0xc>
 8008b92:	89a3      	ldrh	r3, [r4, #12]
 8008b94:	059b      	lsls	r3, r3, #22
 8008b96:	d4e1      	bmi.n	8008b5c <_fflush_r+0xc>
 8008b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b9a:	f7ff fb8d 	bl	80082b8 <__retarget_lock_release_recursive>
 8008b9e:	e7dd      	b.n	8008b5c <_fflush_r+0xc>

08008ba0 <__swbuf_r>:
 8008ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ba2:	460e      	mov	r6, r1
 8008ba4:	4614      	mov	r4, r2
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	b118      	cbz	r0, 8008bb2 <__swbuf_r+0x12>
 8008baa:	6a03      	ldr	r3, [r0, #32]
 8008bac:	b90b      	cbnz	r3, 8008bb2 <__swbuf_r+0x12>
 8008bae:	f7ff fa7d 	bl	80080ac <__sinit>
 8008bb2:	69a3      	ldr	r3, [r4, #24]
 8008bb4:	60a3      	str	r3, [r4, #8]
 8008bb6:	89a3      	ldrh	r3, [r4, #12]
 8008bb8:	071a      	lsls	r2, r3, #28
 8008bba:	d501      	bpl.n	8008bc0 <__swbuf_r+0x20>
 8008bbc:	6923      	ldr	r3, [r4, #16]
 8008bbe:	b943      	cbnz	r3, 8008bd2 <__swbuf_r+0x32>
 8008bc0:	4621      	mov	r1, r4
 8008bc2:	4628      	mov	r0, r5
 8008bc4:	f000 f82a 	bl	8008c1c <__swsetup_r>
 8008bc8:	b118      	cbz	r0, 8008bd2 <__swbuf_r+0x32>
 8008bca:	f04f 37ff 	mov.w	r7, #4294967295
 8008bce:	4638      	mov	r0, r7
 8008bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	6922      	ldr	r2, [r4, #16]
 8008bd6:	1a98      	subs	r0, r3, r2
 8008bd8:	6963      	ldr	r3, [r4, #20]
 8008bda:	b2f6      	uxtb	r6, r6
 8008bdc:	4283      	cmp	r3, r0
 8008bde:	4637      	mov	r7, r6
 8008be0:	dc05      	bgt.n	8008bee <__swbuf_r+0x4e>
 8008be2:	4621      	mov	r1, r4
 8008be4:	4628      	mov	r0, r5
 8008be6:	f7ff ffb3 	bl	8008b50 <_fflush_r>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d1ed      	bne.n	8008bca <__swbuf_r+0x2a>
 8008bee:	68a3      	ldr	r3, [r4, #8]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	60a3      	str	r3, [r4, #8]
 8008bf4:	6823      	ldr	r3, [r4, #0]
 8008bf6:	1c5a      	adds	r2, r3, #1
 8008bf8:	6022      	str	r2, [r4, #0]
 8008bfa:	701e      	strb	r6, [r3, #0]
 8008bfc:	6962      	ldr	r2, [r4, #20]
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d004      	beq.n	8008c0e <__swbuf_r+0x6e>
 8008c04:	89a3      	ldrh	r3, [r4, #12]
 8008c06:	07db      	lsls	r3, r3, #31
 8008c08:	d5e1      	bpl.n	8008bce <__swbuf_r+0x2e>
 8008c0a:	2e0a      	cmp	r6, #10
 8008c0c:	d1df      	bne.n	8008bce <__swbuf_r+0x2e>
 8008c0e:	4621      	mov	r1, r4
 8008c10:	4628      	mov	r0, r5
 8008c12:	f7ff ff9d 	bl	8008b50 <_fflush_r>
 8008c16:	2800      	cmp	r0, #0
 8008c18:	d0d9      	beq.n	8008bce <__swbuf_r+0x2e>
 8008c1a:	e7d6      	b.n	8008bca <__swbuf_r+0x2a>

08008c1c <__swsetup_r>:
 8008c1c:	b538      	push	{r3, r4, r5, lr}
 8008c1e:	4b29      	ldr	r3, [pc, #164]	@ (8008cc4 <__swsetup_r+0xa8>)
 8008c20:	4605      	mov	r5, r0
 8008c22:	6818      	ldr	r0, [r3, #0]
 8008c24:	460c      	mov	r4, r1
 8008c26:	b118      	cbz	r0, 8008c30 <__swsetup_r+0x14>
 8008c28:	6a03      	ldr	r3, [r0, #32]
 8008c2a:	b90b      	cbnz	r3, 8008c30 <__swsetup_r+0x14>
 8008c2c:	f7ff fa3e 	bl	80080ac <__sinit>
 8008c30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c34:	0719      	lsls	r1, r3, #28
 8008c36:	d422      	bmi.n	8008c7e <__swsetup_r+0x62>
 8008c38:	06da      	lsls	r2, r3, #27
 8008c3a:	d407      	bmi.n	8008c4c <__swsetup_r+0x30>
 8008c3c:	2209      	movs	r2, #9
 8008c3e:	602a      	str	r2, [r5, #0]
 8008c40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c44:	81a3      	strh	r3, [r4, #12]
 8008c46:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4a:	e033      	b.n	8008cb4 <__swsetup_r+0x98>
 8008c4c:	0758      	lsls	r0, r3, #29
 8008c4e:	d512      	bpl.n	8008c76 <__swsetup_r+0x5a>
 8008c50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c52:	b141      	cbz	r1, 8008c66 <__swsetup_r+0x4a>
 8008c54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c58:	4299      	cmp	r1, r3
 8008c5a:	d002      	beq.n	8008c62 <__swsetup_r+0x46>
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	f7ff fb2d 	bl	80082bc <_free_r>
 8008c62:	2300      	movs	r3, #0
 8008c64:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c66:	89a3      	ldrh	r3, [r4, #12]
 8008c68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c6c:	81a3      	strh	r3, [r4, #12]
 8008c6e:	2300      	movs	r3, #0
 8008c70:	6063      	str	r3, [r4, #4]
 8008c72:	6923      	ldr	r3, [r4, #16]
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	89a3      	ldrh	r3, [r4, #12]
 8008c78:	f043 0308 	orr.w	r3, r3, #8
 8008c7c:	81a3      	strh	r3, [r4, #12]
 8008c7e:	6923      	ldr	r3, [r4, #16]
 8008c80:	b94b      	cbnz	r3, 8008c96 <__swsetup_r+0x7a>
 8008c82:	89a3      	ldrh	r3, [r4, #12]
 8008c84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c8c:	d003      	beq.n	8008c96 <__swsetup_r+0x7a>
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4628      	mov	r0, r5
 8008c92:	f000 f84f 	bl	8008d34 <__smakebuf_r>
 8008c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9a:	f013 0201 	ands.w	r2, r3, #1
 8008c9e:	d00a      	beq.n	8008cb6 <__swsetup_r+0x9a>
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	60a2      	str	r2, [r4, #8]
 8008ca4:	6962      	ldr	r2, [r4, #20]
 8008ca6:	4252      	negs	r2, r2
 8008ca8:	61a2      	str	r2, [r4, #24]
 8008caa:	6922      	ldr	r2, [r4, #16]
 8008cac:	b942      	cbnz	r2, 8008cc0 <__swsetup_r+0xa4>
 8008cae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008cb2:	d1c5      	bne.n	8008c40 <__swsetup_r+0x24>
 8008cb4:	bd38      	pop	{r3, r4, r5, pc}
 8008cb6:	0799      	lsls	r1, r3, #30
 8008cb8:	bf58      	it	pl
 8008cba:	6962      	ldrpl	r2, [r4, #20]
 8008cbc:	60a2      	str	r2, [r4, #8]
 8008cbe:	e7f4      	b.n	8008caa <__swsetup_r+0x8e>
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	e7f7      	b.n	8008cb4 <__swsetup_r+0x98>
 8008cc4:	24000024 	.word	0x24000024

08008cc8 <_sbrk_r>:
 8008cc8:	b538      	push	{r3, r4, r5, lr}
 8008cca:	4d06      	ldr	r5, [pc, #24]	@ (8008ce4 <_sbrk_r+0x1c>)
 8008ccc:	2300      	movs	r3, #0
 8008cce:	4604      	mov	r4, r0
 8008cd0:	4608      	mov	r0, r1
 8008cd2:	602b      	str	r3, [r5, #0]
 8008cd4:	f7f8 fa2e 	bl	8001134 <_sbrk>
 8008cd8:	1c43      	adds	r3, r0, #1
 8008cda:	d102      	bne.n	8008ce2 <_sbrk_r+0x1a>
 8008cdc:	682b      	ldr	r3, [r5, #0]
 8008cde:	b103      	cbz	r3, 8008ce2 <_sbrk_r+0x1a>
 8008ce0:	6023      	str	r3, [r4, #0]
 8008ce2:	bd38      	pop	{r3, r4, r5, pc}
 8008ce4:	2400091c 	.word	0x2400091c

08008ce8 <__swhatbuf_r>:
 8008ce8:	b570      	push	{r4, r5, r6, lr}
 8008cea:	460c      	mov	r4, r1
 8008cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf0:	2900      	cmp	r1, #0
 8008cf2:	b096      	sub	sp, #88	@ 0x58
 8008cf4:	4615      	mov	r5, r2
 8008cf6:	461e      	mov	r6, r3
 8008cf8:	da0d      	bge.n	8008d16 <__swhatbuf_r+0x2e>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d00:	f04f 0100 	mov.w	r1, #0
 8008d04:	bf14      	ite	ne
 8008d06:	2340      	movne	r3, #64	@ 0x40
 8008d08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	6031      	str	r1, [r6, #0]
 8008d10:	602b      	str	r3, [r5, #0]
 8008d12:	b016      	add	sp, #88	@ 0x58
 8008d14:	bd70      	pop	{r4, r5, r6, pc}
 8008d16:	466a      	mov	r2, sp
 8008d18:	f000 f848 	bl	8008dac <_fstat_r>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	dbec      	blt.n	8008cfa <__swhatbuf_r+0x12>
 8008d20:	9901      	ldr	r1, [sp, #4]
 8008d22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d2a:	4259      	negs	r1, r3
 8008d2c:	4159      	adcs	r1, r3
 8008d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d32:	e7eb      	b.n	8008d0c <__swhatbuf_r+0x24>

08008d34 <__smakebuf_r>:
 8008d34:	898b      	ldrh	r3, [r1, #12]
 8008d36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d38:	079d      	lsls	r5, r3, #30
 8008d3a:	4606      	mov	r6, r0
 8008d3c:	460c      	mov	r4, r1
 8008d3e:	d507      	bpl.n	8008d50 <__smakebuf_r+0x1c>
 8008d40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	6123      	str	r3, [r4, #16]
 8008d48:	2301      	movs	r3, #1
 8008d4a:	6163      	str	r3, [r4, #20]
 8008d4c:	b003      	add	sp, #12
 8008d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d50:	ab01      	add	r3, sp, #4
 8008d52:	466a      	mov	r2, sp
 8008d54:	f7ff ffc8 	bl	8008ce8 <__swhatbuf_r>
 8008d58:	9f00      	ldr	r7, [sp, #0]
 8008d5a:	4605      	mov	r5, r0
 8008d5c:	4639      	mov	r1, r7
 8008d5e:	4630      	mov	r0, r6
 8008d60:	f7ff fb18 	bl	8008394 <_malloc_r>
 8008d64:	b948      	cbnz	r0, 8008d7a <__smakebuf_r+0x46>
 8008d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d6a:	059a      	lsls	r2, r3, #22
 8008d6c:	d4ee      	bmi.n	8008d4c <__smakebuf_r+0x18>
 8008d6e:	f023 0303 	bic.w	r3, r3, #3
 8008d72:	f043 0302 	orr.w	r3, r3, #2
 8008d76:	81a3      	strh	r3, [r4, #12]
 8008d78:	e7e2      	b.n	8008d40 <__smakebuf_r+0xc>
 8008d7a:	89a3      	ldrh	r3, [r4, #12]
 8008d7c:	6020      	str	r0, [r4, #0]
 8008d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d82:	81a3      	strh	r3, [r4, #12]
 8008d84:	9b01      	ldr	r3, [sp, #4]
 8008d86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d8a:	b15b      	cbz	r3, 8008da4 <__smakebuf_r+0x70>
 8008d8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d90:	4630      	mov	r0, r6
 8008d92:	f000 f81d 	bl	8008dd0 <_isatty_r>
 8008d96:	b128      	cbz	r0, 8008da4 <__smakebuf_r+0x70>
 8008d98:	89a3      	ldrh	r3, [r4, #12]
 8008d9a:	f023 0303 	bic.w	r3, r3, #3
 8008d9e:	f043 0301 	orr.w	r3, r3, #1
 8008da2:	81a3      	strh	r3, [r4, #12]
 8008da4:	89a3      	ldrh	r3, [r4, #12]
 8008da6:	431d      	orrs	r5, r3
 8008da8:	81a5      	strh	r5, [r4, #12]
 8008daa:	e7cf      	b.n	8008d4c <__smakebuf_r+0x18>

08008dac <_fstat_r>:
 8008dac:	b538      	push	{r3, r4, r5, lr}
 8008dae:	4d07      	ldr	r5, [pc, #28]	@ (8008dcc <_fstat_r+0x20>)
 8008db0:	2300      	movs	r3, #0
 8008db2:	4604      	mov	r4, r0
 8008db4:	4608      	mov	r0, r1
 8008db6:	4611      	mov	r1, r2
 8008db8:	602b      	str	r3, [r5, #0]
 8008dba:	f7f8 f992 	bl	80010e2 <_fstat>
 8008dbe:	1c43      	adds	r3, r0, #1
 8008dc0:	d102      	bne.n	8008dc8 <_fstat_r+0x1c>
 8008dc2:	682b      	ldr	r3, [r5, #0]
 8008dc4:	b103      	cbz	r3, 8008dc8 <_fstat_r+0x1c>
 8008dc6:	6023      	str	r3, [r4, #0]
 8008dc8:	bd38      	pop	{r3, r4, r5, pc}
 8008dca:	bf00      	nop
 8008dcc:	2400091c 	.word	0x2400091c

08008dd0 <_isatty_r>:
 8008dd0:	b538      	push	{r3, r4, r5, lr}
 8008dd2:	4d06      	ldr	r5, [pc, #24]	@ (8008dec <_isatty_r+0x1c>)
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	4608      	mov	r0, r1
 8008dda:	602b      	str	r3, [r5, #0]
 8008ddc:	f7f8 f991 	bl	8001102 <_isatty>
 8008de0:	1c43      	adds	r3, r0, #1
 8008de2:	d102      	bne.n	8008dea <_isatty_r+0x1a>
 8008de4:	682b      	ldr	r3, [r5, #0]
 8008de6:	b103      	cbz	r3, 8008dea <_isatty_r+0x1a>
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	bd38      	pop	{r3, r4, r5, pc}
 8008dec:	2400091c 	.word	0x2400091c

08008df0 <_init>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr

08008dfc <_fini>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr
