{"vcs1":{"timestamp_begin":1681683955.691992399, "rt":0.76, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681683956.487322948, "rt":1.05, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681683957.563902449, "rt":0.67, "ut":0.07, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681683955.396655880}
{"VCS_COMP_START_TIME": 1681683955.396655880}
{"VCS_COMP_END_TIME": 1681683958.844385548}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340712}}
{"stitch_vcselab": {"peak_mem": 222600}}
