#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 22 10:39:40 2023
# Process ID: 7520
# Current directory: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/mblaze_UltraSonic_myip_UltraSonic_0_0_synth_1
# Command line: vivado.exe -log mblaze_UltraSonic_myip_UltraSonic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mblaze_UltraSonic_myip_UltraSonic_0_0.tcl
# Log file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/mblaze_UltraSonic_myip_UltraSonic_0_0_synth_1/mblaze_UltraSonic_myip_UltraSonic_0_0.vds
# Journal file: F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/mblaze_UltraSonic_myip_UltraSonic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mblaze_UltraSonic_myip_UltraSonic_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.715 ; gain = 172.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_UltraSonic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_PWM_1000x_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/ip_repo/myip_FND_cntr_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.cache/ip 
Command: synth_design -top mblaze_UltraSonic_myip_UltraSonic_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1004.031 ; gain = 233.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mblaze_UltraSonic_myip_UltraSonic_0_0' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ip/mblaze_UltraSonic_myip_UltraSonic_0_0/synth/mblaze_UltraSonic_myip_UltraSonic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myip_UltraSonic_v1_0' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_UltraSonic_v1_0_S00_AXI' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0_S00_AXI.v:240]
INFO: [Synth 8-226] default block is never used [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0_S00_AXI.v:413]
INFO: [Synth 8-6157] synthesizing module 'UltraSonic_Profsr' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:23]
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_TRIG bound to: 4'b0010 
	Parameter S_WAIT_PEDGE bound to: 4'b0100 
	Parameter S_WAIT_NEDGE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'clock_usec' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/Clock_Library_.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/exam02_sequential_logic.v:282]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (1#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/exam02_sequential_logic.v:282]
WARNING: [Synth 8-7023] instance 'edg' of module 'edge_detector_n' has 5 connections declared, but only 4 given [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/Clock_Library_.v:71]
INFO: [Synth 8-6155] done synthesizing module 'clock_usec' (2#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/Clock_Library_.v:53]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:147]
WARNING: [Synth 8-5788] Register temp_value_reg[15] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[14] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[13] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[12] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[11] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[10] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[9] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[8] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[7] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[6] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[5] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[4] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[3] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[2] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[1] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
WARNING: [Synth 8-5788] Register temp_value_reg[0] in module UltraSonic_Profsr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:121]
INFO: [Synth 8-6155] done synthesizing module 'UltraSonic_Profsr' (3#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/src/UltraSonic_Profsr.v:23]
WARNING: [Synth 8-7023] instance 'usonic' of module 'UltraSonic_Profsr' has 6 connections declared, but only 5 given [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0_S00_AXI.v:446]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0_S00_AXI.v:228]
INFO: [Synth 8-6155] done synthesizing module 'myip_UltraSonic_v1_0_S00_AXI' (4#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_UltraSonic_v1_0' (5#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ipshared/19dd/hdl/myip_UltraSonic_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mblaze_UltraSonic_myip_UltraSonic_0_0' (6#1) [f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.srcs/sources_1/bd/mblaze_UltraSonic/ip/mblaze_UltraSonic_myip_UltraSonic_0_0/synth/mblaze_UltraSonic_myip_UltraSonic_0_0.v:57]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1080.070 ; gain = 309.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1080.070 ; gain = 309.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1080.070 ; gain = 309.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1080.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1171.160 ; gain = 1.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     21 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_usec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module UltraSonic_Profsr 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   5 Input      1 Bit        Muxes := 19    
Module myip_UltraSonic_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_UltraSonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/next_state_reg[5]' (FDCE) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/next_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/next_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[12]' (FDC) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[13]' (FDC) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[14]' (FDC) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/distance_cm_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/state_reg[5]' (FDC_1) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/usonic/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_UltraSonic_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_UltraSonic_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_UltraSonic_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1171.160 ; gain = 401.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1181.238 ; gain = 411.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    65|
|2     |LUT1   |     5|
|3     |LUT2   |    38|
|4     |LUT3   |   171|
|5     |LUT4   |   159|
|6     |LUT5   |   101|
|7     |LUT6   |   129|
|8     |MUXF7  |    32|
|9     |FDCE   |    70|
|10    |FDPE   |     1|
|11    |FDRE   |   539|
|12    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |  1311|
|2     |  inst                                |myip_UltraSonic_v1_0         |  1311|
|3     |    myip_UltraSonic_v1_0_S00_AXI_inst |myip_UltraSonic_v1_0_S00_AXI |  1307|
|4     |      usonic                          |UltraSonic_Profsr            |   904|
|5     |        edg_echo                      |edge_detector_n              |    25|
|6     |        usec_clk                      |clock_usec                   |    46|
|7     |          edg                         |edge_detector_n_0            |    30|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1188.445 ; gain = 418.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:39 . Memory (MB): peak = 1188.445 ; gain = 327.242
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 1188.445 ; gain = 418.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1200.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 1200.496 ; gain = 695.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/mblaze_UltraSonic_myip_UltraSonic_0_0_synth_1/mblaze_UltraSonic_myip_UltraSonic_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mblaze_UltraSonic_myip_UltraSonic_0_0, cache-ID = 2bc817a0735b99f5
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1200.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/Basys3_Microblaze_real/Basys3_Microblaze_real.runs/mblaze_UltraSonic_myip_UltraSonic_0_0_synth_1/mblaze_UltraSonic_myip_UltraSonic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mblaze_UltraSonic_myip_UltraSonic_0_0_utilization_synth.rpt -pb mblaze_UltraSonic_myip_UltraSonic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 10:42:25 2023...
