

================================================================
== Vivado HLS Report for 'fir_n11_strm'
================================================================
* Date:           Fri Mar 26 22:08:16 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab2-1.vivado_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       16|     6616| 0.160 us | 66.160 us |   16|  6616|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- XFER_LOOP  |       14|     6614|        15|         11|          2| 0 ~ 600 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     33|       0|    664|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     154|    174|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    157|    -|
|Register         |        -|      -|    1018|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     33|    1172|    995|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     15|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |fir_n11_strm_AXILiteS_s_axi_U  |fir_n11_strm_AXILiteS_s_axi  |        2|      0|  154|  174|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                          |                             |        2|      0|  154|  174|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_10_fu_408_p2             |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_1_fu_424_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_2_fu_338_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_3_fu_354_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_4_fu_374_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_5_fu_454_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_6_fu_479_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_7_fu_495_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_8_fu_511_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_9_fu_536_p2              |     *    |      3|  0|  20|          32|          32|
    |mul_ln35_fu_328_p2                |     *    |      3|  0|  20|          32|          32|
    |add_ln22_fu_318_p2                |     +    |      0|  0|  38|          31|           1|
    |add_ln35_1_fu_517_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_2_fu_521_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_3_fu_551_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_4_fu_360_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln35_5_fu_460_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_6_fu_435_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_7_fu_439_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_8_fu_464_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln35_fu_547_p2                |     +    |      0|  0|  39|          32|          32|
    |pstrmOutput_TDATA_int             |     +    |      0|  0|  32|          32|          32|
    |ret_V_fu_297_p2                   |     +    |      0|  0|  40|          33|           2|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_313_p2               |   icmp   |      0|  0|  18|          31|          31|
    |ap_predicate_tran16to17_state12   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     33|  0| 664|         774|         714|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |an32Coef_address0                      |  53|         12|    4|         48|
    |ap_NS_fsm                              |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_n32XferCnt_0_phi_fu_282_p4  |   9|          2|   31|         62|
    |n32XferCnt_0_reg_278                   |   9|          2|   31|         62|
    |pstrmInput_TDATA_blk_n                 |   9|          2|    1|          2|
    |pstrmOutput_TDATA_blk_n                |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 157|         36|   70|        192|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln22_reg_626                 |  31|   0|   31|          0|
    |add_ln35_2_reg_736               |  32|   0|   32|          0|
    |add_ln35_4_reg_651               |  32|   0|   32|          0|
    |add_ln35_7_reg_706               |  32|   0|   32|          0|
    |add_ln35_8_reg_716               |  32|   0|   32|          0|
    |an32ShiftReg_0                   |  32|   0|   32|          0|
    |an32ShiftReg_1                   |  32|   0|   32|          0|
    |an32ShiftReg_2                   |  32|   0|   32|          0|
    |an32ShiftReg_3                   |  32|   0|   32|          0|
    |an32ShiftReg_4                   |  32|   0|   32|          0|
    |an32ShiftReg_5                   |  32|   0|   32|          0|
    |an32ShiftReg_6                   |  32|   0|   32|          0|
    |an32ShiftReg_7                   |  32|   0|   32|          0|
    |an32ShiftReg_7_load_reg_636      |  32|   0|   32|          0|
    |an32ShiftReg_8                   |  32|   0|   32|          0|
    |an32ShiftReg_9                   |  32|   0|   32|          0|
    |ap_CS_fsm                        |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln22_reg_622                |   1|   0|    1|          0|
    |icmp_ln22_reg_622_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln35_10_reg_696              |  32|   0|   32|          0|
    |mul_ln35_1_reg_701               |  32|   0|   32|          0|
    |mul_ln35_2_reg_641               |  32|   0|   32|          0|
    |mul_ln35_3_reg_646               |  32|   0|   32|          0|
    |mul_ln35_4_reg_656               |  32|   0|   32|          0|
    |mul_ln35_5_reg_711               |  32|   0|   32|          0|
    |mul_ln35_6_reg_721               |  32|   0|   32|          0|
    |mul_ln35_7_reg_726               |  32|   0|   32|          0|
    |mul_ln35_8_reg_731               |  32|   0|   32|          0|
    |mul_ln35_9_reg_741               |  32|   0|   32|          0|
    |mul_ln35_reg_631                 |  32|   0|   32|          0|
    |n32XferCnt_0_reg_278             |  31|   0|   31|          0|
    |reg_289                          |  32|   0|   32|          0|
    |tmp_1_reg_562                    |  31|   0|   31|          0|
    |tmp_data_V_1_reg_661             |  32|   0|   32|          0|
    |tmp_dest_V_reg_691               |   1|   0|    1|          0|
    |tmp_id_V_reg_686                 |   1|   0|    1|          0|
    |tmp_keep_V_reg_666               |   4|   0|    4|          0|
    |tmp_last_V_reg_681               |   1|   0|    1|          0|
    |tmp_strb_V_reg_671               |   4|   0|    4|          0|
    |tmp_user_V_reg_676               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1018|   0| 1018|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     fir_n11_strm     | return value |
|pstrmInput_TDATA        |  in |   32|    axis    |  pstrmInput_V_data_V |    pointer   |
|pstrmInput_TVALID       |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TREADY       | out |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TDEST        |  in |    1|    axis    |  pstrmInput_V_dest_V |    pointer   |
|pstrmInput_TKEEP        |  in |    4|    axis    |  pstrmInput_V_keep_V |    pointer   |
|pstrmInput_TSTRB        |  in |    4|    axis    |  pstrmInput_V_strb_V |    pointer   |
|pstrmInput_TUSER        |  in |    1|    axis    |  pstrmInput_V_user_V |    pointer   |
|pstrmInput_TLAST        |  in |    1|    axis    |  pstrmInput_V_last_V |    pointer   |
|pstrmInput_TID          |  in |    1|    axis    |   pstrmInput_V_id_V  |    pointer   |
|pstrmOutput_TDATA       | out |   32|    axis    | pstrmOutput_V_data_V |    pointer   |
|pstrmOutput_TVALID      | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TREADY      |  in |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TDEST       | out |    1|    axis    | pstrmOutput_V_dest_V |    pointer   |
|pstrmOutput_TKEEP       | out |    4|    axis    | pstrmOutput_V_keep_V |    pointer   |
|pstrmOutput_TSTRB       | out |    4|    axis    | pstrmOutput_V_strb_V |    pointer   |
|pstrmOutput_TUSER       | out |    1|    axis    | pstrmOutput_V_user_V |    pointer   |
|pstrmOutput_TLAST       | out |    1|    axis    | pstrmOutput_V_last_V |    pointer   |
|pstrmOutput_TID         | out |    1|    axis    |  pstrmOutput_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

