// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module VIDEO_R6_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        height,
        width,
        patternId,
        motionSpeed,
        colorFormat,
        outImg_V_val_0_V_din,
        outImg_V_val_0_V_full_n,
        outImg_V_val_0_V_write,
        outImg_V_val_1_V_din,
        outImg_V_val_1_V_full_n,
        outImg_V_val_1_V_write,
        outImg_V_val_2_V_din,
        outImg_V_val_2_V_full_n,
        outImg_V_val_2_V_write
);

parameter    ap_ST_fsm_state1 = 4'b1;
parameter    ap_ST_fsm_state2 = 4'b10;
parameter    ap_ST_fsm_pp0_stage0 = 4'b100;
parameter    ap_ST_fsm_state11 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv8_13 = 8'b10011;
parameter    ap_const_lv8_12 = 8'b10010;
parameter    ap_const_lv8_11 = 8'b10001;
parameter    ap_const_lv8_E = 8'b1110;
parameter    ap_const_lv8_D = 8'b1101;
parameter    ap_const_lv8_A = 8'b1010;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv8_10 = 8'b10000;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv8_C = 8'b1100;
parameter    ap_const_lv8_B = 8'b1011;
parameter    ap_const_lv8_9 = 8'b1001;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv16_1 = 16'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] height;
input  [15:0] width;
input  [7:0] patternId;
input  [7:0] motionSpeed;
input  [7:0] colorFormat;
output  [7:0] outImg_V_val_0_V_din;
input   outImg_V_val_0_V_full_n;
output   outImg_V_val_0_V_write;
output  [7:0] outImg_V_val_1_V_din;
input   outImg_V_val_1_V_full_n;
output   outImg_V_val_1_V_write;
output  [7:0] outImg_V_val_2_V_din;
input   outImg_V_val_2_V_full_n;
output   outImg_V_val_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [7:0] rampStart;
reg    outImg_V_val_0_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] exitcond_reg_675;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_reg_675;
reg    outImg_V_val_1_V_blk_n;
reg    outImg_V_val_2_V_blk_n;
reg   [15:0] x_reg_249;
reg   [15:0] ap_pipeline_reg_pp0_iter1_x_reg_249;
wire   [0:0] ap_CS_fsm_pp0_stage0;
wire    outImg_V_val_0_V1_status;
reg   [15:0] ap_pipeline_reg_pp0_iter2_x_reg_249;
reg   [7:0] reg_407;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] patternId_read_read_fu_206_p2;
reg   [7:0] ap_pipeline_reg_pp0_iter3_reg_407;
reg   [7:0] ap_pipeline_reg_pp0_iter4_reg_407;
reg   [7:0] ap_pipeline_reg_pp0_iter5_reg_407;
reg   [7:0] reg_411;
reg   [7:0] ap_pipeline_reg_pp0_iter3_reg_411;
reg   [7:0] ap_pipeline_reg_pp0_iter4_reg_411;
reg   [7:0] ap_pipeline_reg_pp0_iter5_reg_411;
wire   [0:0] exitcond3_fu_425_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [15:0] y_1_fu_430_p2;
reg   [15:0] y_1_reg_670;
wire   [0:0] exitcond_fu_451_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_reg_675;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_reg_675;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_reg_675;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_reg_675;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_reg_675;
wire   [15:0] x_1_fu_456_p2;
reg   [15:0] x_1_reg_679;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] outpix_val_0_V_4_reg_684;
reg   [7:0] ap_pipeline_reg_pp0_iter4_outpix_val_0_V_4_reg_684;
reg   [7:0] outpix_val_1_V_15_reg_689;
reg   [7:0] ap_pipeline_reg_pp0_iter4_outpix_val_1_V_15_reg_689;
reg   [7:0] ap_pipeline_reg_pp0_iter5_outpix_val_1_V_15_reg_689;
reg   [7:0] outpix_val_2_V_15_reg_694;
reg   [7:0] ap_pipeline_reg_pp0_iter4_outpix_val_2_V_15_reg_694;
reg   [7:0] ap_pipeline_reg_pp0_iter5_outpix_val_2_V_15_reg_694;
reg   [7:0] outpix_val_1_V_14_reg_699;
reg   [7:0] outpix_val_2_V_14_reg_704;
reg   [7:0] outpix_val_1_V_11_reg_709;
reg   [7:0] outpix_val_2_V_11_reg_714;
reg   [7:0] outpix_val_1_V_10_reg_719;
reg   [7:0] outpix_val_2_V_10_reg_724;
reg   [7:0] outpix_val_1_V_8_reg_729;
reg   [7:0] outpix_val_2_V_8_reg_734;
reg   [7:0] tmp_val_0_V_1_reg_739;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire    grp_tpgPatternCheckerBoa_fu_261_ap_start;
wire    grp_tpgPatternCheckerBoa_fu_261_ap_done;
wire    grp_tpgPatternCheckerBoa_fu_261_ap_idle;
wire    grp_tpgPatternCheckerBoa_fu_261_ap_ready;
reg    grp_tpgPatternCheckerBoa_fu_261_ap_ce;
wire   [7:0] grp_tpgPatternCheckerBoa_fu_261_ap_return_0;
wire   [7:0] grp_tpgPatternCheckerBoa_fu_261_ap_return_1;
wire   [7:0] grp_tpgPatternCheckerBoa_fu_261_ap_return_2;
wire    grp_tpgPatternTartanColo_fu_294_ap_start;
wire    grp_tpgPatternTartanColo_fu_294_ap_done;
wire    grp_tpgPatternTartanColo_fu_294_ap_idle;
wire    grp_tpgPatternTartanColo_fu_294_ap_ready;
reg    grp_tpgPatternTartanColo_fu_294_ap_ce;
wire   [7:0] grp_tpgPatternTartanColo_fu_294_ap_return_0;
wire   [7:0] grp_tpgPatternTartanColo_fu_294_ap_return_1;
wire   [7:0] grp_tpgPatternTartanColo_fu_294_ap_return_2;
wire    grp_tpgPatternCrossHatch_fu_327_ap_start;
wire    grp_tpgPatternCrossHatch_fu_327_ap_done;
wire    grp_tpgPatternCrossHatch_fu_327_ap_idle;
wire    grp_tpgPatternCrossHatch_fu_327_ap_ready;
reg    grp_tpgPatternCrossHatch_fu_327_ap_ce;
wire   [7:0] grp_tpgPatternCrossHatch_fu_327_ap_return_0;
wire   [7:0] grp_tpgPatternCrossHatch_fu_327_ap_return_1;
wire   [7:0] grp_tpgPatternCrossHatch_fu_327_ap_return_2;
wire    grp_tpgPatternColorBars_fu_348_ap_start;
wire    grp_tpgPatternColorBars_fu_348_ap_done;
wire    grp_tpgPatternColorBars_fu_348_ap_idle;
wire    grp_tpgPatternColorBars_fu_348_ap_ready;
reg    grp_tpgPatternColorBars_fu_348_ap_ce;
wire   [7:0] grp_tpgPatternColorBars_fu_348_ap_return_0;
wire   [7:0] grp_tpgPatternColorBars_fu_348_ap_return_1;
wire   [7:0] grp_tpgPatternColorBars_fu_348_ap_return_2;
wire    call_ret15_tpgPRBS_fu_372_ap_start;
wire    call_ret15_tpgPRBS_fu_372_ap_done;
wire    call_ret15_tpgPRBS_fu_372_ap_idle;
wire    call_ret15_tpgPRBS_fu_372_ap_ready;
wire   [7:0] call_ret15_tpgPRBS_fu_372_ap_return_0;
wire   [7:0] call_ret15_tpgPRBS_fu_372_ap_return_1;
wire   [7:0] call_ret15_tpgPRBS_fu_372_ap_return_2;
reg    call_ret15_tpgPRBS_fu_372_ap_ce;
wire    grp_tpgPatternSolidBlack_fu_385_ap_start;
wire    grp_tpgPatternSolidBlack_fu_385_ap_done;
wire    grp_tpgPatternSolidBlack_fu_385_ap_idle;
wire    grp_tpgPatternSolidBlack_fu_385_ap_ready;
reg    grp_tpgPatternSolidBlack_fu_385_ap_ce;
wire   [7:0] grp_tpgPatternSolidBlack_fu_385_ap_return_0;
wire   [7:0] grp_tpgPatternSolidBlack_fu_385_ap_return_1;
reg   [15:0] y_reg_237;
wire   [0:0] ap_CS_fsm_state11;
reg   [15:0] x_phi_fu_253_p4;
reg    ap_reg_grp_tpgPatternCheckerBoa_fu_261_ap_start;
reg    ap_reg_grp_tpgPatternTartanColo_fu_294_ap_start;
reg    ap_reg_grp_tpgPatternCrossHatch_fu_327_ap_start;
reg    ap_reg_grp_tpgPatternColorBars_fu_348_ap_start;
reg    ap_reg_call_ret15_tpgPRBS_fu_372_ap_start;
reg    ap_reg_grp_tpgPatternSolidBlack_fu_385_ap_start;
reg    outImg_V_val_0_V1_update;
wire   [7:0] tmp_s_fu_440_p2;
reg   [7:0] tmp_val_0_V_fu_182;
reg   [7:0] tmp_val_1_V_fu_186;
reg   [7:0] tmp_val_2_V_fu_190;
reg   [3:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'b1;
#0 rampStart = 8'b00000000;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_reg_grp_tpgPatternCheckerBoa_fu_261_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternTartanColo_fu_294_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternCrossHatch_fu_327_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternColorBars_fu_348_ap_start = 1'b0;
#0 ap_reg_call_ret15_tpgPRBS_fu_372_ap_start = 1'b0;
#0 ap_reg_grp_tpgPatternSolidBlack_fu_385_ap_start = 1'b0;
end

VIDEO_R6_v_tpg_0_0_tpgPatternCheckerBoa grp_tpgPatternCheckerBoa_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCheckerBoa_fu_261_ap_start),
    .ap_done(grp_tpgPatternCheckerBoa_fu_261_ap_done),
    .ap_idle(grp_tpgPatternCheckerBoa_fu_261_ap_idle),
    .ap_ready(grp_tpgPatternCheckerBoa_fu_261_ap_ready),
    .ap_ce(grp_tpgPatternCheckerBoa_fu_261_ap_ce),
    .y(y_reg_237),
    .x(x_reg_249),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternCheckerBoa_fu_261_ap_return_0),
    .ap_return_1(grp_tpgPatternCheckerBoa_fu_261_ap_return_1),
    .ap_return_2(grp_tpgPatternCheckerBoa_fu_261_ap_return_2)
);

VIDEO_R6_v_tpg_0_0_tpgPatternTartanColo grp_tpgPatternTartanColo_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternTartanColo_fu_294_ap_start),
    .ap_done(grp_tpgPatternTartanColo_fu_294_ap_done),
    .ap_idle(grp_tpgPatternTartanColo_fu_294_ap_idle),
    .ap_ready(grp_tpgPatternTartanColo_fu_294_ap_ready),
    .ap_ce(grp_tpgPatternTartanColo_fu_294_ap_ce),
    .y(y_reg_237),
    .x(ap_pipeline_reg_pp0_iter1_x_reg_249),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternTartanColo_fu_294_ap_return_0),
    .ap_return_1(grp_tpgPatternTartanColo_fu_294_ap_return_1),
    .ap_return_2(grp_tpgPatternTartanColo_fu_294_ap_return_2)
);

VIDEO_R6_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_327(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternCrossHatch_fu_327_ap_start),
    .ap_done(grp_tpgPatternCrossHatch_fu_327_ap_done),
    .ap_idle(grp_tpgPatternCrossHatch_fu_327_ap_idle),
    .ap_ready(grp_tpgPatternCrossHatch_fu_327_ap_ready),
    .ap_ce(grp_tpgPatternCrossHatch_fu_327_ap_ce),
    .y(y_reg_237),
    .x(ap_pipeline_reg_pp0_iter2_x_reg_249),
    .width(width),
    .height(height),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternCrossHatch_fu_327_ap_return_0),
    .ap_return_1(grp_tpgPatternCrossHatch_fu_327_ap_return_1),
    .ap_return_2(grp_tpgPatternCrossHatch_fu_327_ap_return_2)
);

VIDEO_R6_v_tpg_0_0_tpgPatternColorBars grp_tpgPatternColorBars_fu_348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternColorBars_fu_348_ap_start),
    .ap_done(grp_tpgPatternColorBars_fu_348_ap_done),
    .ap_idle(grp_tpgPatternColorBars_fu_348_ap_idle),
    .ap_ready(grp_tpgPatternColorBars_fu_348_ap_ready),
    .ap_ce(grp_tpgPatternColorBars_fu_348_ap_ce),
    .x(ap_pipeline_reg_pp0_iter2_x_reg_249),
    .width(width),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternColorBars_fu_348_ap_return_0),
    .ap_return_1(grp_tpgPatternColorBars_fu_348_ap_return_1),
    .ap_return_2(grp_tpgPatternColorBars_fu_348_ap_return_2)
);

VIDEO_R6_v_tpg_0_0_tpgPRBS call_ret15_tpgPRBS_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret15_tpgPRBS_fu_372_ap_start),
    .ap_done(call_ret15_tpgPRBS_fu_372_ap_done),
    .ap_idle(call_ret15_tpgPRBS_fu_372_ap_idle),
    .ap_ready(call_ret15_tpgPRBS_fu_372_ap_ready),
    .x(ap_pipeline_reg_pp0_iter2_x_reg_249),
    .color(colorFormat),
    .ap_return_0(call_ret15_tpgPRBS_fu_372_ap_return_0),
    .ap_return_1(call_ret15_tpgPRBS_fu_372_ap_return_1),
    .ap_return_2(call_ret15_tpgPRBS_fu_372_ap_return_2),
    .ap_ce(call_ret15_tpgPRBS_fu_372_ap_ce)
);

VIDEO_R6_v_tpg_0_0_tpgPatternSolidBlack grp_tpgPatternSolidBlack_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgPatternSolidBlack_fu_385_ap_start),
    .ap_done(grp_tpgPatternSolidBlack_fu_385_ap_done),
    .ap_idle(grp_tpgPatternSolidBlack_fu_385_ap_idle),
    .ap_ready(grp_tpgPatternSolidBlack_fu_385_ap_ready),
    .ap_ce(grp_tpgPatternSolidBlack_fu_385_ap_ce),
    .x(x_reg_249),
    .color(colorFormat),
    .ap_return_0(grp_tpgPatternSolidBlack_fu_385_ap_return_0),
    .ap_return_1(grp_tpgPatternSolidBlack_fu_385_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond3_fu_425_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & ~(1'b0 == exitcond_fu_451_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond3_fu_425_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b0 == exitcond_fu_451_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond3_fu_425_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & ~(1'b0 == exitcond_fu_451_p2)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond3_fu_425_p2))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_call_ret15_tpgPRBS_fu_372_ap_start <= 1'b0;
    end else begin
        if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_10))) begin
            ap_reg_call_ret15_tpgPRBS_fu_372_ap_start <= 1'b1;
        end else if ((1'b1 == call_ret15_tpgPRBS_fu_372_ap_ready)) begin
            ap_reg_call_ret15_tpgPRBS_fu_372_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternCheckerBoa_fu_261_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & (patternId_read_read_fu_206_p2 == ap_const_lv8_F))) begin
            ap_reg_grp_tpgPatternCheckerBoa_fu_261_ap_start <= 1'b1;
        end else if ((1'b1 == grp_tpgPatternCheckerBoa_fu_261_ap_ready)) begin
            ap_reg_grp_tpgPatternCheckerBoa_fu_261_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternColorBars_fu_348_ap_start <= 1'b0;
    end else begin
        if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_9))) begin
            ap_reg_grp_tpgPatternColorBars_fu_348_ap_start <= 1'b1;
        end else if ((1'b1 == grp_tpgPatternColorBars_fu_348_ap_ready)) begin
            ap_reg_grp_tpgPatternColorBars_fu_348_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternCrossHatch_fu_327_ap_start <= 1'b0;
    end else begin
        if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_C))) begin
            ap_reg_grp_tpgPatternCrossHatch_fu_327_ap_start <= 1'b1;
        end else if ((1'b1 == grp_tpgPatternCrossHatch_fu_327_ap_ready)) begin
            ap_reg_grp_tpgPatternCrossHatch_fu_327_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternSolidBlack_fu_385_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_13) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_12) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_11) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_E) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_D) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_A) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_8) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_7) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_6) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_5) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_4) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_3) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_1) & (1'b1 == ap_enable_reg_pp0_iter0)))) begin
            ap_reg_grp_tpgPatternSolidBlack_fu_385_ap_start <= 1'b1;
        end else if ((1'b1 == grp_tpgPatternSolidBlack_fu_385_ap_ready)) begin
            ap_reg_grp_tpgPatternSolidBlack_fu_385_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_tpgPatternTartanColo_fu_294_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_B) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
            ap_reg_grp_tpgPatternTartanColo_fu_294_ap_start <= 1'b1;
        end else if ((1'b1 == grp_tpgPatternTartanColo_fu_294_ap_ready)) begin
            ap_reg_grp_tpgPatternTartanColo_fu_294_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_9) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        tmp_val_0_V_fu_182 <= grp_tpgPatternColorBars_fu_348_ap_return_0;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_B) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        tmp_val_0_V_fu_182 <= grp_tpgPatternTartanColo_fu_294_ap_return_0;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_C) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        tmp_val_0_V_fu_182 <= grp_tpgPatternCrossHatch_fu_327_ap_return_0;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_F) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        tmp_val_0_V_fu_182 <= grp_tpgPatternCheckerBoa_fu_261_ap_return_0;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_10) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        tmp_val_0_V_fu_182 <= ap_pipeline_reg_pp0_iter4_outpix_val_0_V_4_reg_684;
    end else if (((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_13) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_12) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_11) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_E) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_D) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_A) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_8) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_7) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_6) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_5) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_4) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_3) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_2) & (1'b1 == ap_enable_reg_pp0_iter5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_1) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        tmp_val_0_V_fu_182 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_9) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_1_V_fu_186 <= outpix_val_1_V_8_reg_729;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_B) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_1_V_fu_186 <= outpix_val_1_V_10_reg_719;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_C) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_1_V_fu_186 <= outpix_val_1_V_11_reg_709;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_F) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_1_V_fu_186 <= outpix_val_1_V_14_reg_699;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_10) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_1_V_fu_186 <= ap_pipeline_reg_pp0_iter5_outpix_val_1_V_15_reg_689;
    end else if (((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_13) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_12) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_11) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_E) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_D) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_A) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_8) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_7) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_6) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_5) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_4) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_3) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_2) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_1) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        tmp_val_1_V_fu_186 <= ap_pipeline_reg_pp0_iter5_reg_407;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_9) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_2_V_fu_190 <= outpix_val_2_V_8_reg_734;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_B) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_2_V_fu_190 <= outpix_val_2_V_10_reg_724;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_C) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_2_V_fu_190 <= outpix_val_2_V_11_reg_714;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_F) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_2_V_fu_190 <= outpix_val_2_V_14_reg_704;
    end else if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_10) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_val_2_V_fu_190 <= ap_pipeline_reg_pp0_iter5_outpix_val_2_V_15_reg_694;
    end else if (((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_13) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_12) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_11) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_E) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_D) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_A) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_8) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_7) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_6) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_5) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_4) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_3) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_2) & (1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_1) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        tmp_val_2_V_fu_190 <= ap_pipeline_reg_pp0_iter5_reg_411;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond3_fu_425_p2))) begin
        x_reg_249 <= ap_const_lv16_0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_reg_675 == 1'b0))) begin
        x_reg_249 <= x_1_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        y_reg_237 <= y_1_reg_670;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        y_reg_237 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)))) begin
        ap_pipeline_reg_pp0_iter1_exitcond_reg_675 <= exitcond_reg_675;
        ap_pipeline_reg_pp0_iter1_x_reg_249 <= x_reg_249;
        exitcond_reg_675 <= exitcond_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0))) begin
        ap_pipeline_reg_pp0_iter2_exitcond_reg_675 <= ap_pipeline_reg_pp0_iter1_exitcond_reg_675;
        ap_pipeline_reg_pp0_iter2_x_reg_249 <= ap_pipeline_reg_pp0_iter1_x_reg_249;
        ap_pipeline_reg_pp0_iter3_exitcond_reg_675 <= ap_pipeline_reg_pp0_iter2_exitcond_reg_675;
        ap_pipeline_reg_pp0_iter3_reg_407 <= reg_407;
        ap_pipeline_reg_pp0_iter3_reg_411 <= reg_411;
        ap_pipeline_reg_pp0_iter4_exitcond_reg_675 <= ap_pipeline_reg_pp0_iter3_exitcond_reg_675;
        ap_pipeline_reg_pp0_iter4_outpix_val_0_V_4_reg_684 <= outpix_val_0_V_4_reg_684;
        ap_pipeline_reg_pp0_iter4_outpix_val_1_V_15_reg_689 <= outpix_val_1_V_15_reg_689;
        ap_pipeline_reg_pp0_iter4_outpix_val_2_V_15_reg_694 <= outpix_val_2_V_15_reg_694;
        ap_pipeline_reg_pp0_iter4_reg_407 <= ap_pipeline_reg_pp0_iter3_reg_407;
        ap_pipeline_reg_pp0_iter4_reg_411 <= ap_pipeline_reg_pp0_iter3_reg_411;
        ap_pipeline_reg_pp0_iter5_exitcond_reg_675 <= ap_pipeline_reg_pp0_iter4_exitcond_reg_675;
        ap_pipeline_reg_pp0_iter5_outpix_val_1_V_15_reg_689 <= ap_pipeline_reg_pp0_iter4_outpix_val_1_V_15_reg_689;
        ap_pipeline_reg_pp0_iter5_outpix_val_2_V_15_reg_694 <= ap_pipeline_reg_pp0_iter4_outpix_val_2_V_15_reg_694;
        ap_pipeline_reg_pp0_iter5_reg_407 <= ap_pipeline_reg_pp0_iter4_reg_407;
        ap_pipeline_reg_pp0_iter5_reg_411 <= ap_pipeline_reg_pp0_iter4_reg_411;
        ap_pipeline_reg_pp0_iter6_exitcond_reg_675 <= ap_pipeline_reg_pp0_iter5_exitcond_reg_675;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_10))) begin
        outpix_val_0_V_4_reg_684 <= call_ret15_tpgPRBS_fu_372_ap_return_0;
        outpix_val_1_V_15_reg_689 <= call_ret15_tpgPRBS_fu_372_ap_return_1;
        outpix_val_2_V_15_reg_694 <= call_ret15_tpgPRBS_fu_372_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_B))) begin
        outpix_val_1_V_10_reg_719 <= grp_tpgPatternTartanColo_fu_294_ap_return_1;
        outpix_val_2_V_10_reg_724 <= grp_tpgPatternTartanColo_fu_294_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_C))) begin
        outpix_val_1_V_11_reg_709 <= grp_tpgPatternCrossHatch_fu_327_ap_return_1;
        outpix_val_2_V_11_reg_714 <= grp_tpgPatternCrossHatch_fu_327_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_F))) begin
        outpix_val_1_V_14_reg_699 <= grp_tpgPatternCheckerBoa_fu_261_ap_return_1;
        outpix_val_2_V_14_reg_704 <= grp_tpgPatternCheckerBoa_fu_261_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_9))) begin
        outpix_val_1_V_8_reg_729 <= grp_tpgPatternColorBars_fu_348_ap_return_1;
        outpix_val_2_V_8_reg_734 <= grp_tpgPatternColorBars_fu_348_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond3_fu_425_p2))) begin
        rampStart <= tmp_s_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_13)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_12)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_11)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_E)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_D)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_A)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_8)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_7)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_5)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_4)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_3)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_2)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter2) & (patternId_read_read_fu_206_p2 == ap_const_lv8_1)))) begin
        reg_407 <= grp_tpgPatternSolidBlack_fu_385_ap_return_0;
        reg_411 <= grp_tpgPatternSolidBlack_fu_385_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_reg_675))) begin
        tmp_val_0_V_1_reg_739 <= tmp_val_0_V_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        x_1_reg_679 <= x_1_fu_456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_1_reg_670 <= y_1_fu_430_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond3_fu_425_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond3_fu_425_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_10))) begin
        call_ret15_tpgPRBS_fu_372_ap_ce = 1'b1;
    end else begin
        call_ret15_tpgPRBS_fu_372_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_F))) begin
        grp_tpgPatternCheckerBoa_fu_261_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCheckerBoa_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_9))) begin
        grp_tpgPatternColorBars_fu_348_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternColorBars_fu_348_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_C))) begin
        grp_tpgPatternCrossHatch_fu_327_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternCrossHatch_fu_327_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)))) begin
        grp_tpgPatternSolidBlack_fu_385_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternSolidBlack_fu_385_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (patternId_read_read_fu_206_p2 == ap_const_lv8_B))) begin
        grp_tpgPatternTartanColo_fu_294_ap_ce = 1'b1;
    end else begin
        grp_tpgPatternTartanColo_fu_294_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)))) begin
        outImg_V_val_0_V1_update = 1'b1;
    end else begin
        outImg_V_val_0_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0))) begin
        outImg_V_val_0_V_blk_n = outImg_V_val_0_V_full_n;
    end else begin
        outImg_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0))) begin
        outImg_V_val_1_V_blk_n = outImg_V_val_1_V_full_n;
    end else begin
        outImg_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0))) begin
        outImg_V_val_2_V_blk_n = outImg_V_val_2_V_full_n;
    end else begin
        outImg_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_reg_675 == 1'b0))) begin
        x_phi_fu_253_p4 = x_1_reg_679;
    end else begin
        x_phi_fu_253_p4 = x_reg_249;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(1'b0 == exitcond3_fu_425_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter7) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & ~(1'b1 == ap_enable_reg_pp0_iter6)) & ~(~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_fu_451_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter7) & ~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & ~(1'b1 == ap_enable_reg_pp0_iter6)) | (~((1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter6_exitcond_reg_675 == 1'b0) & (outImg_V_val_0_V1_status == 1'b0)) & (1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_fu_451_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign call_ret15_tpgPRBS_fu_372_ap_start = ap_reg_call_ret15_tpgPRBS_fu_372_ap_start;

assign exitcond3_fu_425_p2 = ((y_reg_237 == height) ? 1'b1 : 1'b0);

assign exitcond_fu_451_p2 = ((x_phi_fu_253_p4 == width) ? 1'b1 : 1'b0);

assign grp_tpgPatternCheckerBoa_fu_261_ap_start = ap_reg_grp_tpgPatternCheckerBoa_fu_261_ap_start;

assign grp_tpgPatternColorBars_fu_348_ap_start = ap_reg_grp_tpgPatternColorBars_fu_348_ap_start;

assign grp_tpgPatternCrossHatch_fu_327_ap_start = ap_reg_grp_tpgPatternCrossHatch_fu_327_ap_start;

assign grp_tpgPatternSolidBlack_fu_385_ap_start = ap_reg_grp_tpgPatternSolidBlack_fu_385_ap_start;

assign grp_tpgPatternTartanColo_fu_294_ap_start = ap_reg_grp_tpgPatternTartanColo_fu_294_ap_start;

assign outImg_V_val_0_V1_status = (outImg_V_val_0_V_full_n & outImg_V_val_1_V_full_n & outImg_V_val_2_V_full_n);

assign outImg_V_val_0_V_din = tmp_val_0_V_1_reg_739;

assign outImg_V_val_0_V_write = outImg_V_val_0_V1_update;

assign outImg_V_val_1_V_din = tmp_val_1_V_fu_186;

assign outImg_V_val_1_V_write = outImg_V_val_0_V1_update;

assign outImg_V_val_2_V_din = tmp_val_2_V_fu_190;

assign outImg_V_val_2_V_write = outImg_V_val_0_V1_update;

assign patternId_read_read_fu_206_p2 = patternId;

assign tmp_s_fu_440_p2 = (rampStart + motionSpeed);

assign x_1_fu_456_p2 = (x_phi_fu_253_p4 + ap_const_lv16_1);

assign y_1_fu_430_p2 = (y_reg_237 + ap_const_lv16_1);

endmodule //VIDEO_R6_v_tpg_0_0_tpgBackground
