Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct 11 09:17:36 2021
| Host         : LAPTOP-7F5OQ7U4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.369    -1158.968                    359                 7195        0.073        0.000                      0                 7195        1.100        0.000                       0                  3028  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -2.755      -17.395                      7                   14        0.131        0.000                      0                   14        4.232        0.000                       0                   268  
  clkout2          33.672        0.000                      0                  298        0.090        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          35.752        0.000                      0                 4991        0.117        0.000                      0                 4991       49.600        0.000                       0                  2594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.307     -320.969                    327                  585        0.226        0.000                      0                  585  
clkout3       clkout0            -6.369    -1005.910                    192                  192        1.134        0.000                      0                  192  
clkout0       clkout2             5.897        0.000                      0                   12        0.178        0.000                      0                   12  
clkout3       clkout2            12.097        0.000                      0                  135        2.962        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.505        0.000                      0                 1274        0.073        0.000                      0                 1274  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -2.755ns,  Total Violation      -17.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.755ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.667ns  (logic 0.815ns (10.630%)  route 6.852ns (89.370%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 3.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.640     3.046    vga/CLK_OUT1
    SLICE_X9Y61          FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.228     3.274 r  vga/code_wb_reg[6]/Q
                         net (fo=140, routed)         3.346     6.620    vga/c2i5/Q[6]
    SLICE_X45Y56         LUT5 (Prop_lut5_I3_O)        0.043     6.663 r  vga/c2i5/ascii_code[0]_inv_i_304/O
                         net (fo=12, routed)          0.702     7.365    vga/c2i5/ascii_code[0]_inv_i_304_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I5_O)        0.043     7.408 f  vga/c2i5/ascii_code[3]_i_203/O
                         net (fo=1, routed)           0.432     7.839    vga/c2i5/ascii_code[3]_i_203_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.043     7.882 r  vga/c2i5/ascii_code[3]_i_99/O
                         net (fo=1, routed)           0.655     8.537    vga/U12/inst_wb[55]
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.580 r  vga/U12/ascii_code[3]_i_42/O
                         net (fo=1, routed)           0.000     8.580    vga/U12/ascii_code[3]_i_42_n_0
    SLICE_X46Y66         MUXF7 (Prop_muxf7_I0_O)      0.115     8.695 r  vga/U12/ascii_code_reg[3]_i_26/O
                         net (fo=1, routed)           0.000     8.695    vga/U12/ascii_code_reg[3]_i_26_n_0
    SLICE_X46Y66         MUXF8 (Prop_muxf8_I0_O)      0.046     8.741 r  vga/U12/ascii_code_reg[3]_i_18/O
                         net (fo=1, routed)           0.767     9.508    vga/U12/data4[3]
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.125     9.633 r  vga/U12/ascii_code[3]_i_12/O
                         net (fo=1, routed)           0.103     9.736    vga/U12/ascii_code[3]_i_12_n_0
    SLICE_X40Y82         LUT5 (Prop_lut5_I0_O)        0.043     9.779 r  vga/U12/ascii_code[3]_i_6/O
                         net (fo=1, routed)           0.574    10.354    vga/U12/ascii_code[3]_i_6_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I4_O)        0.043    10.397 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.273    10.670    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X24Y84         LUT4 (Prop_lut4_I0_O)        0.043    10.713 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.713    vga/U12_n_86
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.495     8.589    vga/CLK_OUT1
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     7.991    
                         clock uncertainty           -0.066     7.925    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.033     7.958    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                 -2.755    

Slack (VIOLATED) :        -2.715ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.617ns  (logic 0.760ns (9.978%)  route 6.857ns (90.022%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 3.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.640     3.046    vga/CLK_OUT1
    SLICE_X9Y61          FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.228     3.274 f  vga/code_wb_reg[6]/Q
                         net (fo=140, routed)         3.286     6.560    vga/c2i5/Q[6]
    SLICE_X46Y59         LUT5 (Prop_lut5_I3_O)        0.043     6.603 f  vga/c2i5/ascii_code[6]_i_369/O
                         net (fo=2, routed)           0.449     7.051    vga/c2i5/ascii_code[6]_i_369_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.043     7.094 r  vga/c2i5/ascii_code[6]_i_289/O
                         net (fo=9, routed)           0.962     8.056    vga/c2i5/ascii_code[6]_i_289_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.043     8.099 r  vga/c2i5/ascii_code[6]_i_187/O
                         net (fo=1, routed)           0.585     8.684    vga/U12/inst_wb[30]
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.043     8.727 r  vga/U12/ascii_code[6]_i_109/O
                         net (fo=1, routed)           0.000     8.727    vga/U12/ascii_code[6]_i_109_n_0
    SLICE_X44Y66         MUXF7 (Prop_muxf7_I0_O)      0.107     8.834 r  vga/U12/ascii_code_reg[6]_i_72/O
                         net (fo=1, routed)           0.324     9.158    vga/U12/ascii_code_reg[6]_i_72_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I1_O)        0.124     9.282 r  vga/U12/ascii_code[6]_i_44/O
                         net (fo=1, routed)           0.657     9.939    vga/U12/data4[6]
    SLICE_X36Y76         LUT6 (Prop_lut6_I1_O)        0.043     9.982 r  vga/U12/ascii_code[6]_i_25/O
                         net (fo=1, routed)           0.329    10.311    vga/U12/ascii_code[6]_i_25_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I4_O)        0.043    10.354 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.266    10.620    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043    10.663 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    10.663    vga/U12_n_83
    SLICE_X34Y76         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.485     8.579    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     7.981    
                         clock uncertainty           -0.066     7.915    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.033     7.948    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                 -2.715    

Slack (VIOLATED) :        -2.625ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.537ns  (logic 0.798ns (10.587%)  route 6.739ns (89.413%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 3.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.640     3.046    vga/CLK_OUT1
    SLICE_X9Y61          FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.228     3.274 r  vga/code_wb_reg[6]/Q
                         net (fo=140, routed)         2.962     6.235    vga/c2i5/Q[6]
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.043     6.278 f  vga/c2i5/i___11_i_1/O
                         net (fo=20, routed)          1.015     7.293    vga/c2i5/i___11_i_1_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I5_O)        0.043     7.336 r  vga/c2i5/ascii_code[1]_i_214/O
                         net (fo=1, routed)           0.238     7.574    vga/c2i5/ascii_code[1]_i_214_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.043     7.617 r  vga/c2i5/ascii_code[1]_i_105/O
                         net (fo=1, routed)           0.531     8.148    vga/U12/inst_wb[32]
    SLICE_X46Y62         LUT6 (Prop_lut6_I4_O)        0.043     8.191 r  vga/U12/ascii_code[1]_i_44/O
                         net (fo=1, routed)           0.000     8.191    vga/U12/ascii_code[1]_i_44_n_0
    SLICE_X46Y62         MUXF7 (Prop_muxf7_I0_O)      0.101     8.292 r  vga/U12/ascii_code_reg[1]_i_27/O
                         net (fo=1, routed)           0.000     8.292    vga/U12/ascii_code_reg[1]_i_27_n_0
    SLICE_X46Y62         MUXF8 (Prop_muxf8_I1_O)      0.043     8.335 r  vga/U12/ascii_code_reg[1]_i_18/O
                         net (fo=1, routed)           0.765     9.101    vga/U12/data4[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.125     9.226 r  vga/U12/ascii_code[1]_i_12/O
                         net (fo=1, routed)           0.449     9.675    vga/U12/ascii_code[1]_i_12_n_0
    SLICE_X25Y79         LUT5 (Prop_lut5_I0_O)        0.043     9.718 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.445    10.163    vga/U12/ascii_code[1]_i_6_n_0
    SLICE_X24Y82         LUT5 (Prop_lut5_I4_O)        0.043    10.206 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.334    10.540    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X24Y84         LUT4 (Prop_lut4_I0_O)        0.043    10.583 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.583    vga/U12_n_88
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.495     8.589    vga/CLK_OUT1
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.599     7.991    
                         clock uncertainty           -0.066     7.925    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.034     7.959    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                 -2.625    

Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.497ns  (logic 0.854ns (11.392%)  route 6.643ns (88.608%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 3.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.640     3.046    vga/CLK_OUT1
    SLICE_X9Y61          FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.228     3.274 f  vga/code_wb_reg[6]/Q
                         net (fo=140, routed)         3.073     6.347    vga/c2i5/Q[6]
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.048     6.395 r  vga/c2i5/ascii_code[6]_i_293/O
                         net (fo=13, routed)          0.760     7.155    vga/c2i5/ascii_code[6]_i_293_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.132     7.287 r  vga/c2i5/ascii_code[4]_i_205/O
                         net (fo=1, routed)           0.464     7.750    vga/c2i5/ascii_code[4]_i_205_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.043     7.793 r  vga/c2i5/ascii_code[4]_i_101/O
                         net (fo=1, routed)           0.434     8.227    vga/U12/inst_wb[84]
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.043     8.270 r  vga/U12/ascii_code[4]_i_42/O
                         net (fo=1, routed)           0.000     8.270    vga/U12/ascii_code[4]_i_42_n_0
    SLICE_X44Y67         MUXF7 (Prop_muxf7_I0_O)      0.107     8.377 r  vga/U12/ascii_code_reg[4]_i_26/O
                         net (fo=1, routed)           0.326     8.703    vga/U12/ascii_code_reg[4]_i_26_n_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I1_O)        0.124     8.827 r  vga/U12/ascii_code[4]_i_14/O
                         net (fo=1, routed)           0.772     9.599    vga/U12/data4[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.043     9.642 r  vga/U12/ascii_code[4]_i_8/O
                         net (fo=1, routed)           0.361    10.003    vga/U12/ascii_code[4]_i_8_n_0
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.043    10.046 r  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.453    10.499    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I4_O)        0.043    10.542 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.542    vga/U12_n_85
    SLICE_X25Y82         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.493     8.587    vga/CLK_OUT1
    SLICE_X25Y82         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.599     7.989    
                         clock uncertainty           -0.066     7.923    
    SLICE_X25Y82         FDRE (Setup_fdre_C_D)        0.034     7.957    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                 -2.586    

Slack (VIOLATED) :        -2.464ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.368ns  (logic 0.857ns (11.632%)  route 6.511ns (88.368%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X27Y55         FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.209     3.254 r  vga/code_mem_reg[4]/Q
                         net (fo=162, routed)         2.919     6.173    vga/c2i4/Q[4]
    SLICE_X20Y74         LUT6 (Prop_lut6_I5_O)        0.123     6.296 f  vga/c2i4/ascii_code[2]_i_255/O
                         net (fo=4, routed)           0.336     6.632    vga/c2i4/ascii_code[2]_i_255_n_0
    SLICE_X20Y73         LUT6 (Prop_lut6_I0_O)        0.043     6.675 f  vga/c2i4/ascii_code[0]_inv_i_319/O
                         net (fo=4, routed)           0.659     7.334    vga/c2i4/ascii_code[0]_inv_i_319_n_0
    SLICE_X19Y76         LUT5 (Prop_lut5_I0_O)        0.043     7.377 f  vga/c2i4/ascii_code[0]_inv_i_320/O
                         net (fo=1, routed)           0.613     7.990    vga/U12/inst_mem[10]
    SLICE_X22Y71         LUT3 (Prop_lut3_I0_O)        0.043     8.033 f  vga/U12/ascii_code[0]_inv_i_188/O
                         net (fo=1, routed)           0.326     8.359    vga/U12/ascii_code[0]_inv_i_188_n_0
    SLICE_X22Y70         LUT6 (Prop_lut6_I1_O)        0.043     8.402 f  vga/U12/ascii_code[0]_inv_i_81/O
                         net (fo=1, routed)           0.000     8.402    vga/U12/ascii_code[0]_inv_i_81_n_0
    SLICE_X22Y70         MUXF7 (Prop_muxf7_I0_O)      0.101     8.503 f  vga/U12/ascii_code_reg[0]_inv_i_39/O
                         net (fo=1, routed)           0.537     9.040    vga/U12/ascii_code_reg[0]_inv_i_39_n_0
    SLICE_X23Y74         LUT3 (Prop_lut3_I1_O)        0.123     9.163 f  vga/U12/ascii_code[0]_inv_i_23/O
                         net (fo=1, routed)           0.570     9.733    vga/U12/data3[0]
    SLICE_X34Y74         LUT6 (Prop_lut6_I2_O)        0.043     9.776 f  vga/U12/ascii_code[0]_inv_i_9/O
                         net (fo=1, routed)           0.209     9.985    vga/U12/ascii_code[0]_inv_i_9_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.043    10.028 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.342    10.369    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X33Y76         LUT5 (Prop_lut5_I1_O)        0.043    10.412 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    10.412    vga/U12_n_89
    SLICE_X33Y76         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.485     8.579    vga/CLK_OUT1
    SLICE_X33Y76         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.599     7.981    
                         clock uncertainty           -0.066     7.915    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)        0.034     7.949    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                 -2.464    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.228ns  (logic 0.863ns (11.940%)  route 6.365ns (88.060%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns = ( 3.046 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.640     3.046    vga/CLK_OUT1
    SLICE_X9Y61          FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.228     3.274 r  vga/code_wb_reg[6]/Q
                         net (fo=140, routed)         3.346     6.620    vga/c2i5/Q[6]
    SLICE_X45Y56         LUT5 (Prop_lut5_I3_O)        0.043     6.663 r  vga/c2i5/ascii_code[0]_inv_i_304/O
                         net (fo=12, routed)          0.460     7.123    vga/c2i5/ascii_code[0]_inv_i_304_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.043     7.166 r  vga/c2i5/ascii_code[2]_i_309/O
                         net (fo=1, routed)           0.261     7.427    vga/c2i5/ascii_code[2]_i_309_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.043     7.470 r  vga/c2i5/ascii_code[2]_i_213/O
                         net (fo=1, routed)           0.526     7.996    vga/c2i5/ascii_code[2]_i_213_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.043     8.039 r  vga/c2i5/ascii_code[2]_i_99/O
                         net (fo=1, routed)           0.449     8.488    vga/U12/inst_wb[54]
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.043     8.531 r  vga/U12/ascii_code[2]_i_42/O
                         net (fo=1, routed)           0.000     8.531    vga/U12/ascii_code[2]_i_42_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I0_O)      0.120     8.651 r  vga/U12/ascii_code_reg[2]_i_26/O
                         net (fo=1, routed)           0.000     8.651    vga/U12/ascii_code_reg[2]_i_26_n_0
    SLICE_X45Y62         MUXF8 (Prop_muxf8_I0_O)      0.045     8.696 r  vga/U12/ascii_code_reg[2]_i_18/O
                         net (fo=1, routed)           0.714     9.410    vga/U12/data4[2]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.126     9.536 r  vga/U12/ascii_code[2]_i_12/O
                         net (fo=1, routed)           0.107     9.643    vga/U12/ascii_code[2]_i_12_n_0
    SLICE_X34Y75         LUT5 (Prop_lut5_I0_O)        0.043     9.686 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.266     9.952    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X35Y75         LUT5 (Prop_lut5_I4_O)        0.043     9.995 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.236    10.231    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.043    10.274 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    10.274    vga/U12_n_87
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.484     8.578    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.599     7.980    
                         clock uncertainty           -0.066     7.914    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.034     7.948    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.827ns  (logic 0.804ns (11.777%)  route 6.023ns (88.223%))
  Logic Levels:           10  (LUT2=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 3.049 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.643     3.049    vga/CLK_OUT1
    SLICE_X21Y53         FDRE                                         r  vga/code_mem_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.228     3.277 r  vga/code_mem_reg[3]/Q
                         net (fo=102, routed)         2.049     5.325    vga/c2i4/Q[3]
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.043     5.368 r  vga/c2i4/i__i_1/O
                         net (fo=28, routed)          1.208     6.577    vga/c2i4/i__i_1_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I5_O)        0.043     6.620 r  vga/c2i4/i_/O
                         net (fo=1, routed)           0.466     7.086    vga/c2i4/i__n_0
    SLICE_X22Y67         LUT6 (Prop_lut6_I5_O)        0.043     7.129 r  vga/c2i4/ascii_code[5]_i_249/O
                         net (fo=1, routed)           0.599     7.728    vga/c2i4/ascii_code[5]_i_249_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.771 r  vga/c2i4/ascii_code[5]_i_171/O
                         net (fo=1, routed)           0.437     8.208    vga/U12/inst_mem[85]
    SLICE_X26Y71         LUT6 (Prop_lut6_I3_O)        0.043     8.251 r  vga/U12/ascii_code[5]_i_86/O
                         net (fo=1, routed)           0.000     8.251    vga/U12/ascii_code[5]_i_86_n_0
    SLICE_X26Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     8.359 r  vga/U12/ascii_code_reg[5]_i_41/O
                         net (fo=1, routed)           0.695     9.055    vga/U12/ascii_code_reg[5]_i_41_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.179 r  vga/U12/ascii_code[5]_i_23/O
                         net (fo=1, routed)           0.103     9.282    vga/U12/ascii_code[5]_i_23_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.043     9.325 r  vga/U12/ascii_code[5]_i_11/O
                         net (fo=1, routed)           0.105     9.429    vga/U12/ascii_code[5]_i_11_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.043     9.472 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=1, routed)           0.360     9.833    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I4_O)        0.043     9.876 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.876    vga/U12_n_84
    SLICE_X36Y81         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.487     8.581    vga/CLK_OUT1
    SLICE_X36Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.599     7.983    
                         clock uncertainty           -0.066     7.917    
    SLICE_X36Y81         FDRE (Setup_fdre_C_D)        0.034     7.951    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.223ns (21.179%)  route 0.830ns (78.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.617    -1.977    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.223    -1.754 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.830    -0.924    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.531     8.625    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.026    
                         clock uncertainty           -0.066     7.960    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.544    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.223ns (22.013%)  route 0.790ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.616    -1.978    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.790    -0.965    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.531     8.625    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.026    
                         clock uncertainty           -0.066     7.960    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.544    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.223ns (24.524%)  route 0.686ns (75.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.629    -1.965    vga/CLK_OUT1
    SLICE_X25Y82         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.686    -1.056    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.531     8.625    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.026    
                         clock uncertainty           -0.066     7.960    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.544    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  8.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.100ns (26.288%)  route 0.280ns (73.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.686    -0.507    vga/CLK_OUT1
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.280    -0.126    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.100ns (25.133%)  route 0.298ns (74.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.686    -0.507    vga/CLK_OUT1
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.298    -0.109    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.456%)  route 0.345ns (77.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.684    -0.509    vga/CLK_OUT1
    SLICE_X25Y82         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.409 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.345    -0.063    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.226%)  route 0.371ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X36Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.371    -0.044    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.100ns (20.616%)  route 0.385ns (79.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X33Y76         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.385    -0.032    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.100ns (18.655%)  route 0.436ns (81.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.436     0.017    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.100ns (18.152%)  route 0.451ns (81.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.451     0.033    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.440    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.257    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 vga/strdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.199ns (31.750%)  route 0.428ns (68.250%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.693    -0.500    vga/CLK_OUT1
    SLICE_X18Y88         FDRE                                         r  vga/strdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_fdre_C_Q)         0.107    -0.393 r  vga/strdata_reg[28]/Q
                         net (fo=1, routed)           0.170    -0.222    vga/U12/strdata[25]
    SLICE_X18Y85         LUT6 (Prop_lut6_I4_O)        0.064    -0.158 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.258     0.099    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I1_O)        0.028     0.127 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.127    vga/U12_n_85
    SLICE_X25Y82         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.922    -0.536    vga/CLK_OUT1
    SLICE_X25Y82         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.058    -0.479    
    SLICE_X25Y82         FDRE (Hold_fdre_C_D)         0.060    -0.419    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 vga/strdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.156ns (23.535%)  route 0.507ns (76.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X17Y85         FDRE                                         r  vga/strdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  vga/strdata_reg[29]/Q
                         net (fo=1, routed)           0.134    -0.268    vga/U12/strdata[26]
    SLICE_X18Y85         LUT6 (Prop_lut6_I4_O)        0.028    -0.240 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.373     0.133    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I1_O)        0.028     0.161 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.161    vga/U12_n_84
    SLICE_X36Y81         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.916    -0.542    vga/CLK_OUT1
    SLICE_X36Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.058    -0.485    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.061    -0.424    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.267ns (33.442%)  route 0.531ns (66.558%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X19Y86         FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDSE (Prop_fdse_C_Q)         0.100    -0.402 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.092    -0.310    vga/U12/strdata[43]
    SLICE_X16Y86         LUT6 (Prop_lut6_I0_O)        0.028    -0.282 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.282    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X16Y86         MUXF7 (Prop_muxf7_I0_O)      0.043    -0.239 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.271     0.032    vga/U12/ascii_code0[1]
    SLICE_X24Y82         LUT5 (Prop_lut5_I1_O)        0.068     0.100 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.168     0.269    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X24Y84         LUT4 (Prop_lut4_I0_O)        0.028     0.297 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.297    vga/U12_n_88
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X24Y84         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.477    
    SLICE_X24Y84         FDRE (Hold_fdre_C_D)         0.060    -0.417    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.713    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y34     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X26Y55     vga/code_exe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X26Y55     vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X34Y64     vga/code_exe_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X27Y53     vga/code_exe_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X26Y55     vga/code_exe_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X17Y70     vga/code_id_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X17Y70     vga/code_id_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y70      vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y70     vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y68      vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y68      vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.672ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.725ns (11.824%)  route 5.406ns (88.176%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X23Y79         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         1.057    -0.685    vga/U12/Q[0]
    SLICE_X22Y87         LUT6 (Prop_lut6_I1_O)        0.043    -0.642 r  vga/U12/data_buf_reg_0_3_0_5_i_186/O
                         net (fo=4, routed)           0.563    -0.079    vga/U12/data_buf_reg_0_3_0_5_i_186_n_0
    SLICE_X22Y89         LUT3 (Prop_lut3_I1_O)        0.047    -0.032 r  vga/U12/R[3]_i_14/O
                         net (fo=58, routed)          1.191     1.159    vga/U12/col_addr[7]
    SLICE_X25Y85         LUT5 (Prop_lut5_I2_O)        0.143     1.302 r  vga/U12/R[3]_i_23/O
                         net (fo=1, routed)           0.194     1.495    vga/U12/R[3]_i_23_n_0
    SLICE_X25Y83         LUT6 (Prop_lut6_I5_O)        0.136     1.631 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.550     2.181    vga/U12/p_33_in
    SLICE_X26Y85         LUT6 (Prop_lut6_I5_O)        0.043     2.224 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.456     2.680    vga/U12/R[3]_i_3_n_0
    SLICE_X26Y85         LUT6 (Prop_lut6_I1_O)        0.043     2.723 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.794     3.517    vga/U12/dout1
    SLICE_X14Y85         LUT5 (Prop_lut5_I4_O)        0.047     3.564 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.602     4.166    vga/U12/G[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.078    37.838    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.838    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                 33.672    

Slack (MET) :             33.745ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.729ns (12.100%)  route 5.296ns (87.900%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X23Y79         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         1.057    -0.685    vga/U12/Q[0]
    SLICE_X22Y87         LUT6 (Prop_lut6_I1_O)        0.043    -0.642 r  vga/U12/data_buf_reg_0_3_0_5_i_186/O
                         net (fo=4, routed)           0.563    -0.079    vga/U12/data_buf_reg_0_3_0_5_i_186_n_0
    SLICE_X22Y89         LUT3 (Prop_lut3_I1_O)        0.047    -0.032 r  vga/U12/R[3]_i_14/O
                         net (fo=58, routed)          1.191     1.159    vga/U12/col_addr[7]
    SLICE_X25Y85         LUT5 (Prop_lut5_I2_O)        0.143     1.302 r  vga/U12/R[3]_i_23/O
                         net (fo=1, routed)           0.194     1.495    vga/U12/R[3]_i_23_n_0
    SLICE_X25Y83         LUT6 (Prop_lut6_I5_O)        0.136     1.631 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.550     2.181    vga/U12/p_33_in
    SLICE_X26Y85         LUT6 (Prop_lut6_I5_O)        0.043     2.224 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.456     2.680    vga/U12/R[3]_i_3_n_0
    SLICE_X26Y85         LUT6 (Prop_lut6_I1_O)        0.043     2.723 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.788     3.511    vga/U12/dout1
    SLICE_X15Y85         LUT2 (Prop_lut2_I0_O)        0.051     3.562 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.497     4.059    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.112    37.804    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.804    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                 33.745    

Slack (MET) :             33.783ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 0.725ns (12.041%)  route 5.296ns (87.959%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X23Y79         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         1.057    -0.685    vga/U12/Q[0]
    SLICE_X22Y87         LUT6 (Prop_lut6_I1_O)        0.043    -0.642 r  vga/U12/data_buf_reg_0_3_0_5_i_186/O
                         net (fo=4, routed)           0.563    -0.079    vga/U12/data_buf_reg_0_3_0_5_i_186_n_0
    SLICE_X22Y89         LUT3 (Prop_lut3_I1_O)        0.047    -0.032 r  vga/U12/R[3]_i_14/O
                         net (fo=58, routed)          1.191     1.159    vga/U12/col_addr[7]
    SLICE_X25Y85         LUT5 (Prop_lut5_I2_O)        0.143     1.302 r  vga/U12/R[3]_i_23/O
                         net (fo=1, routed)           0.194     1.495    vga/U12/R[3]_i_23_n_0
    SLICE_X25Y83         LUT6 (Prop_lut6_I5_O)        0.136     1.631 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.550     2.181    vga/U12/p_33_in
    SLICE_X26Y85         LUT6 (Prop_lut6_I5_O)        0.043     2.224 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.456     2.680    vga/U12/R[3]_i_3_n_0
    SLICE_X26Y85         LUT6 (Prop_lut6_I1_O)        0.043     2.723 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.794     3.517    vga/U12/dout1
    SLICE_X14Y85         LUT5 (Prop_lut5_I4_O)        0.047     3.564 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.491     4.056    vga/U12/G[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.078    37.838    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.838    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 33.783    

Slack (MET) :             33.855ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.729ns (12.326%)  route 5.185ns (87.674%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X23Y79         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         1.057    -0.685    vga/U12/Q[0]
    SLICE_X22Y87         LUT6 (Prop_lut6_I1_O)        0.043    -0.642 r  vga/U12/data_buf_reg_0_3_0_5_i_186/O
                         net (fo=4, routed)           0.563    -0.079    vga/U12/data_buf_reg_0_3_0_5_i_186_n_0
    SLICE_X22Y89         LUT3 (Prop_lut3_I1_O)        0.047    -0.032 r  vga/U12/R[3]_i_14/O
                         net (fo=58, routed)          1.191     1.159    vga/U12/col_addr[7]
    SLICE_X25Y85         LUT5 (Prop_lut5_I2_O)        0.143     1.302 r  vga/U12/R[3]_i_23/O
                         net (fo=1, routed)           0.194     1.495    vga/U12/R[3]_i_23_n_0
    SLICE_X25Y83         LUT6 (Prop_lut6_I5_O)        0.136     1.631 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.550     2.181    vga/U12/p_33_in
    SLICE_X26Y85         LUT6 (Prop_lut6_I5_O)        0.043     2.224 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.456     2.680    vga/U12/R[3]_i_3_n_0
    SLICE_X26Y85         LUT6 (Prop_lut6_I1_O)        0.043     2.723 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.788     3.511    vga/U12/dout1
    SLICE_X15Y85         LUT2 (Prop_lut2_I0_O)        0.051     3.562 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.387     3.949    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.112    37.804    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.804    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                 33.855    

Slack (MET) :             34.420ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.721ns (13.048%)  route 4.805ns (86.952%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.629    -1.965    vga/U12/CLK_OUT3
    SLICE_X23Y79         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/U12/h_count_reg[3]/Q
                         net (fo=621, routed)         1.057    -0.685    vga/U12/Q[0]
    SLICE_X22Y87         LUT6 (Prop_lut6_I1_O)        0.043    -0.642 r  vga/U12/data_buf_reg_0_3_0_5_i_186/O
                         net (fo=4, routed)           0.563    -0.079    vga/U12/data_buf_reg_0_3_0_5_i_186_n_0
    SLICE_X22Y89         LUT3 (Prop_lut3_I1_O)        0.047    -0.032 r  vga/U12/R[3]_i_14/O
                         net (fo=58, routed)          1.191     1.159    vga/U12/col_addr[7]
    SLICE_X25Y85         LUT5 (Prop_lut5_I2_O)        0.143     1.302 r  vga/U12/R[3]_i_23/O
                         net (fo=1, routed)           0.194     1.495    vga/U12/R[3]_i_23_n_0
    SLICE_X25Y83         LUT6 (Prop_lut6_I5_O)        0.136     1.631 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.550     2.181    vga/U12/p_33_in
    SLICE_X26Y85         LUT6 (Prop_lut6_I5_O)        0.043     2.224 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.456     2.680    vga/U12/R[3]_i_3_n_0
    SLICE_X26Y85         LUT6 (Prop_lut6_I1_O)        0.043     2.723 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.794     3.517    vga/U12/dout1
    SLICE_X14Y85         LUT5 (Prop_lut5_I4_O)        0.043     3.560 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     3.560    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)        0.064    37.980    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.980    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                 34.420    

Slack (MET) :             35.889ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.544ns (13.897%)  route 3.371ns (86.103%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.259    -1.700 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.713    -0.987    vga/U12/PRow[5]
    SLICE_X21Y84         LUT6 (Prop_lut6_I0_O)        0.043    -0.944 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.740    -0.204    vga/U12/G[3]_i_8_n_0
    SLICE_X21Y84         LUT3 (Prop_lut3_I1_O)        0.054    -0.150 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.359     0.208    vga/U12/G[3]_i_6_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I3_O)        0.137     0.345 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.997     1.342    vga/U12/v_count_reg[6]_0
    SLICE_X14Y85         LUT4 (Prop_lut4_I3_O)        0.051     1.393 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.562     1.955    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.072    37.844    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.844    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 35.889    

Slack (MET) :             35.893ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.544ns (13.911%)  route 3.367ns (86.089%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.259    -1.700 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.713    -0.987    vga/U12/PRow[5]
    SLICE_X21Y84         LUT6 (Prop_lut6_I0_O)        0.043    -0.944 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.740    -0.204    vga/U12/G[3]_i_8_n_0
    SLICE_X21Y84         LUT3 (Prop_lut3_I1_O)        0.054    -0.150 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.359     0.208    vga/U12/G[3]_i_6_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I3_O)        0.137     0.345 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.997     1.342    vga/U12/v_count_reg[6]_0
    SLICE_X14Y85         LUT4 (Prop_lut4_I3_O)        0.051     1.393 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.558     1.951    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.072    37.844    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.844    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                 35.893    

Slack (MET) :             36.072ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.536ns (14.206%)  route 3.237ns (85.794%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.259    -1.700 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.713    -0.987    vga/U12/PRow[5]
    SLICE_X21Y84         LUT6 (Prop_lut6_I0_O)        0.043    -0.944 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.740    -0.204    vga/U12/G[3]_i_8_n_0
    SLICE_X21Y84         LUT3 (Prop_lut3_I1_O)        0.054    -0.150 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.359     0.208    vga/U12/G[3]_i_6_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I3_O)        0.137     0.345 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.868     1.214    vga/U12/v_count_reg[6]_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I2_O)        0.043     1.257 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.557     1.814    vga/U12/B[1]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.031    37.885    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.885    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                 36.072    

Slack (MET) :             36.596ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.536ns (16.025%)  route 2.809ns (83.975%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.259    -1.700 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.713    -0.987    vga/U12/PRow[5]
    SLICE_X21Y84         LUT6 (Prop_lut6_I0_O)        0.043    -0.944 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.740    -0.204    vga/U12/G[3]_i_8_n_0
    SLICE_X21Y84         LUT3 (Prop_lut3_I1_O)        0.054    -0.150 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.359     0.208    vga/U12/G[3]_i_6_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I3_O)        0.137     0.345 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.997     1.342    vga/U12/v_count_reg[6]_0
    SLICE_X14Y85         LUT4 (Prop_lut4_I3_O)        0.043     1.385 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     1.385    vga/U12/B[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)        0.065    37.981    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.981    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                 36.596    

Slack (MET) :             36.694ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.536ns (16.668%)  route 2.680ns (83.332%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.259    -1.700 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.713    -0.987    vga/U12/PRow[5]
    SLICE_X21Y84         LUT6 (Prop_lut6_I0_O)        0.043    -0.944 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.740    -0.204    vga/U12/G[3]_i_8_n_0
    SLICE_X21Y84         LUT3 (Prop_lut3_I1_O)        0.054    -0.150 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.359     0.208    vga/U12/G[3]_i_6_n_0
    SLICE_X21Y83         LUT4 (Prop_lut4_I3_O)        0.137     0.345 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.868     1.214    vga/U12/v_count_reg[6]_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I2_O)        0.043     1.257 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     1.257    vga/U12/B[1]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    37.998    
                         clock uncertainty           -0.081    37.916    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.034    37.950    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.950    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 36.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.874%)  route 0.149ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDSE (Prop_fdse_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.149    -0.228    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.437    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.319    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.272    DISPLAY/P2S_LED/buff[13]
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.028    -0.244 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.040    -0.451    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.087    -0.364    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.918%)  route 0.093ns (42.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y93          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.093    -0.272    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.028    -0.244 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y93          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.087    -0.367    DISPLAY/P2S_LED/buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.893%)  route 0.157ns (61.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDSE (Prop_fdse_C_Q)         0.100    -0.368 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.157    -0.210    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.437    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.335    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.541%)  route 0.053ns (26.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.118    -0.347 r  DISPLAY/P2S_LED/buff_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.294    DISPLAY/P2S_LED/buff[3]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.028    -0.266 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.060    -0.394    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.272    DISPLAY/P2S_LED/buff[7]
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.040    -0.451    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.041    -0.410    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.422%)  route 0.146ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.146    -0.231    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -0.494    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.437    
    SLICE_X2Y87          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.374    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.379%)  route 0.137ns (51.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.693    -0.500    vga/U12/CLK_OUT3
    SLICE_X21Y90         FDRE                                         r  vga/U12/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y90         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  vga/U12/h_count_reg[6]/Q
                         net (fo=13, routed)          0.137    -0.263    vga/U12/h_count_reg_n_0_[6]
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.028    -0.235 r  vga/U12/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    vga/U12/p_0_in_0[9]
    SLICE_X22Y90         FDRE                                         r  vga/U12/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.526    vga/U12/CLK_OUT3
    SLICE_X22Y90         FDRE                                         r  vga/U12/h_count_reg[9]/C
                         clock pessimism              0.058    -0.469    
    SLICE_X22Y90         FDRE (Hold_fdre_C_D)         0.087    -0.382    vga/U12/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[12]/Q
                         net (fo=1, routed)           0.098    -0.266    DISPLAY/P2S_LED/buff[12]
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.040    -0.414    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.266    DISPLAY/P2S_LED/buff[9]
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.040    -0.414    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X14Y85     vga/U12/G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X14Y85     vga/U12/G_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y93      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y89      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X5Y88      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X6Y88      DISPLAY/P2S_SEG/buff_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y87      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y87      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y87      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y87      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y87      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       35.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.752ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[72][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.145ns  (logic 0.596ns (4.214%)  route 13.549ns (95.786%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.581ns = ( 50.581 - 50.000 ) 
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.644     0.304    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.223     0.527 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.255     5.782    core/data_ram/Q[6]
    SLICE_X40Y32         LUT4 (Prop_lut4_I1_O)        0.052     5.834 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.246    10.080    core/data_ram/i___21_i_4_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.142    10.222 r  core/data_ram/data[72][7]_i_4/O
                         net (fo=7, routed)           2.186    12.407    core/data_ram/data[72][7]_i_4_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I4_O)        0.136    12.543 f  core/data_ram/data[72][0]_i_2/O
                         net (fo=1, routed)           1.862    14.406    core/data_ram/data[72][0]_i_2_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.043    14.449 r  core/data_ram/data[72][0]_i_1/O
                         net (fo=1, routed)           0.000    14.449    core/data_ram/data[72][0]_i_1_n_0
    SLICE_X15Y50         FDRE                                         r  core/data_ram/data_reg[72][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.507    50.581    core/data_ram/debug_clk
    SLICE_X15Y50         FDRE                                         r  core/data_ram/data_reg[72][0]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.257    
                         clock uncertainty           -0.095    50.162    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.038    50.200    core/data_ram/data_reg[72][0]
  -------------------------------------------------------------------
                         required time                         50.200    
                         arrival time                         -14.449    
  -------------------------------------------------------------------
                         slack                                 35.752    

Slack (MET) :             37.327ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[65][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.564ns  (logic 0.454ns (3.613%)  route 12.110ns (96.387%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.576ns = ( 50.576 - 50.000 ) 
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.644     0.304    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.223     0.527 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.255     5.782    core/data_ram/Q[6]
    SLICE_X40Y32         LUT4 (Prop_lut4_I1_O)        0.052     5.834 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          5.449    11.283    core/data_ram/i___21_i_4_n_0
    SLICE_X18Y49         LUT6 (Prop_lut6_I4_O)        0.136    11.419 r  core/data_ram/data[65][1]_i_2/O
                         net (fo=1, routed)           1.406    12.825    core/data_ram/data[65][1]_i_2_n_0
    SLICE_X19Y88         LUT5 (Prop_lut5_I4_O)        0.043    12.868 r  core/data_ram/data[65][1]_i_1/O
                         net (fo=1, routed)           0.000    12.868    core/data_ram/data[65][1]_i_1_n_0
    SLICE_X19Y88         FDRE                                         r  core/data_ram/data_reg[65][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.502    50.576    core/data_ram/debug_clk
    SLICE_X19Y88         FDRE                                         r  core/data_ram/data_reg[65][1]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.252    
                         clock uncertainty           -0.095    50.157    
    SLICE_X19Y88         FDRE (Setup_fdre_C_D)        0.038    50.195    core/data_ram/data_reg[65][1]
  -------------------------------------------------------------------
                         required time                         50.195    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 37.327    

Slack (MET) :             37.411ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[69][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.540ns  (logic 0.490ns (3.908%)  route 12.050ns (96.092%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 50.635 - 50.000 ) 
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.643     0.303    core/reg_EXE_MEM/debug_clk
    SLICE_X12Y56         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     0.562 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         5.044     5.607    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.052     5.659 r  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         5.834    11.493    core/data_ram/i___38_i_1_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.136    11.629 f  core/data_ram/data[69][7]_i_3/O
                         net (fo=1, routed)           1.171    12.800    core/data_ram/data[69][7]_i_3_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.043    12.843 r  core/data_ram/data[69][7]_i_1/O
                         net (fo=1, routed)           0.000    12.843    core/data_ram/data[69][7]_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  core/data_ram/data_reg[69][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.561    50.635    core/data_ram/debug_clk
    SLICE_X7Y54          FDRE                                         r  core/data_ram/data_reg[69][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.311    
                         clock uncertainty           -0.095    50.216    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)        0.037    50.253    core/data_ram/data_reg[69][7]
  -------------------------------------------------------------------
                         required time                         50.253    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                 37.411    

Slack (MET) :             37.540ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[94][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 0.490ns (3.965%)  route 11.868ns (96.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.581ns = ( 50.581 - 50.000 ) 
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.643     0.303    core/reg_EXE_MEM/debug_clk
    SLICE_X12Y56         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     0.562 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         5.044     5.607    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.052     5.659 r  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         5.861    11.519    core/data_ram/i___38_i_1_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.136    11.655 r  core/data_ram/data[94][7]_i_2/O
                         net (fo=1, routed)           0.962    12.618    core/data_ram/data[94][7]_i_2_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I1_O)        0.043    12.661 r  core/data_ram/data[94][7]_i_1/O
                         net (fo=1, routed)           0.000    12.661    core/data_ram/data[94][7]_i_1_n_0
    SLICE_X11Y52         FDRE                                         r  core/data_ram/data_reg[94][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.507    50.581    core/data_ram/debug_clk
    SLICE_X11Y52         FDRE                                         r  core/data_ram/data_reg[94][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.257    
                         clock uncertainty           -0.095    50.162    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.038    50.200    core/data_ram/data_reg[94][7]
  -------------------------------------------------------------------
                         required time                         50.200    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                 37.540    

Slack (MET) :             37.669ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[72][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.314ns  (logic 0.596ns (4.840%)  route 11.718ns (95.160%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 50.741 - 50.000 ) 
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.644     0.304    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.223     0.527 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.255     5.782    core/data_ram/Q[6]
    SLICE_X40Y32         LUT4 (Prop_lut4_I1_O)        0.052     5.834 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.246    10.080    core/data_ram/i___21_i_4_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.142    10.222 r  core/data_ram/data[72][7]_i_4/O
                         net (fo=7, routed)           1.795    12.017    core/data_ram/data[72][7]_i_4_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.136    12.153 f  core/data_ram/data[72][2]_i_2/O
                         net (fo=1, routed)           0.423    12.575    core/data_ram/data[72][2]_i_2_n_0
    SLICE_X24Y36         LUT6 (Prop_lut6_I0_O)        0.043    12.618 r  core/data_ram/data[72][2]_i_1/O
                         net (fo=1, routed)           0.000    12.618    core/data_ram/data[72][2]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  core/data_ram/data_reg[72][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.667    50.741    core/data_ram/debug_clk
    SLICE_X24Y36         FDRE                                         r  core/data_ram/data_reg[72][2]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.344    
                         clock uncertainty           -0.095    50.249    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.038    50.287    core/data_ram/data_reg[72][2]
  -------------------------------------------------------------------
                         required time                         50.287    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                 37.669    

Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[71][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.217ns  (logic 0.454ns (3.716%)  route 11.763ns (96.284%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns = ( 50.636 - 50.000 ) 
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.644     0.304    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.223     0.527 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.255     5.782    core/data_ram/Q[6]
    SLICE_X40Y32         LUT4 (Prop_lut4_I1_O)        0.052     5.834 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          5.184    11.018    core/data_ram/i___21_i_4_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.136    11.154 r  core/data_ram/data[71][7]_i_2/O
                         net (fo=2, routed)           1.325    12.479    core/data_ram/data[71][7]_i_2_n_0
    SLICE_X0Y52          LUT6 (Prop_lut6_I2_O)        0.043    12.522 r  core/data_ram/data[71][7]_i_1/O
                         net (fo=1, routed)           0.000    12.522    core/data_ram/data[71][7]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  core/data_ram/data_reg[71][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.562    50.636    core/data_ram/debug_clk
    SLICE_X0Y52          FDRE                                         r  core/data_ram/data_reg[71][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.312    
                         clock uncertainty           -0.095    50.217    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)        0.038    50.255    core/data_ram/data_reg[71][7]
  -------------------------------------------------------------------
                         required time                         50.255    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.893ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[14][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 0.490ns (4.087%)  route 11.500ns (95.913%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns = ( 50.566 - 50.000 ) 
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.643     0.303    core/reg_EXE_MEM/debug_clk
    SLICE_X12Y56         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     0.562 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         5.044     5.607    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.052     5.659 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         5.236    10.895    core/data_ram/i___38_i_1_n_0
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.136    11.031 r  core/data_ram/data[14][7]_i_3/O
                         net (fo=1, routed)           1.219    12.250    core/data_ram/data[14][7]_i_3_n_0
    SLICE_X11Y75         LUT6 (Prop_lut6_I5_O)        0.043    12.293 r  core/data_ram/data[14][7]_i_1/O
                         net (fo=1, routed)           0.000    12.293    core/data_ram/data[14][7]_i_1_n_0
    SLICE_X11Y75         FDRE                                         r  core/data_ram/data_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.492    50.566    core/data_ram/debug_clk
    SLICE_X11Y75         FDRE                                         r  core/data_ram/data_reg[14][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.242    
                         clock uncertainty           -0.095    50.147    
    SLICE_X11Y75         FDRE (Setup_fdre_C_D)        0.038    50.185    core/data_ram/data_reg[14][7]
  -------------------------------------------------------------------
                         required time                         50.185    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 37.893    

Slack (MET) :             37.907ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[72][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.141ns  (logic 0.596ns (4.909%)  route 11.545ns (95.091%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 50.805 - 50.000 ) 
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.644     0.304    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.223     0.527 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.255     5.782    core/data_ram/Q[6]
    SLICE_X40Y32         LUT4 (Prop_lut4_I1_O)        0.052     5.834 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.246    10.080    core/data_ram/i___21_i_4_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.142    10.222 r  core/data_ram/data[72][7]_i_4/O
                         net (fo=7, routed)           1.128    11.350    core/data_ram/data[72][7]_i_4_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.136    11.486 f  core/data_ram/data[72][3]_i_2/O
                         net (fo=1, routed)           0.916    12.402    core/data_ram/data[72][3]_i_2_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.043    12.445 r  core/data_ram/data[72][3]_i_1/O
                         net (fo=1, routed)           0.000    12.445    core/data_ram/data[72][3]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  core/data_ram/data_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.731    50.805    core/data_ram/debug_clk
    SLICE_X4Y47          FDRE                                         r  core/data_ram/data_reg[72][3]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.408    
                         clock uncertainty           -0.095    50.313    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.038    50.351    core/data_ram/data_reg[72][3]
  -------------------------------------------------------------------
                         required time                         50.351    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                 37.907    

Slack (MET) :             38.130ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[71][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 0.454ns (3.820%)  route 11.431ns (96.180%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    0.304ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.644     0.304    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y57         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.223     0.527 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         5.255     5.782    core/data_ram/Q[6]
    SLICE_X40Y32         LUT4 (Prop_lut4_I1_O)        0.052     5.834 r  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          5.184    11.018    core/data_ram/i___21_i_4_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.136    11.154 r  core/data_ram/data[71][7]_i_2/O
                         net (fo=2, routed)           0.993    12.146    core/data_ram/data[71][7]_i_2_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I2_O)        0.043    12.189 r  core/data_ram/data[71][6]_i_1/O
                         net (fo=1, routed)           0.000    12.189    core/data_ram/data[71][6]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  core/data_ram/data_reg[71][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.670    50.744    core/data_ram/debug_clk
    SLICE_X20Y35         FDRE                                         r  core/data_ram/data_reg[71][6]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.347    
                         clock uncertainty           -0.095    50.252    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.067    50.319    core/data_ram/data_reg[71][6]
  -------------------------------------------------------------------
                         required time                         50.319    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                 38.130    

Slack (MET) :             38.233ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[20][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.693ns  (logic 0.533ns (4.558%)  route 11.160ns (95.442%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.581ns = ( 50.581 - 50.000 ) 
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.643     0.303    core/reg_EXE_MEM/debug_clk
    SLICE_X12Y56         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.259     0.562 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[0]/Q
                         net (fo=162, routed)         5.044     5.607    core/data_ram/MDR_WB_reg[15][0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.052     5.659 f  core/data_ram/i___38_i_1/O
                         net (fo=111, routed)         3.741     9.400    core/data_ram/i___38_i_1_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.136     9.536 f  core/data_ram/data[52][7]_i_2/O
                         net (fo=5, routed)           1.068    10.603    core/data_ram/data[52][7]_i_2_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I4_O)        0.043    10.646 r  core/data_ram/data[20][7]_i_2/O
                         net (fo=1, routed)           1.307    11.953    core/data_ram/data[20][7]_i_2_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I0_O)        0.043    11.996 r  core/data_ram/data[20][7]_i_1/O
                         net (fo=1, routed)           0.000    11.996    core/data_ram/data[20][7]_i_1_n_0
    SLICE_X8Y54          FDRE                                         r  core/data_ram/data_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.507    50.581    core/data_ram/debug_clk
    SLICE_X8Y54          FDRE                                         r  core/data_ram/data_reg[20][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.257    
                         clock uncertainty           -0.095    50.162    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.067    50.229    core/data_ram/data_reg[20][7]
  -------------------------------------------------------------------
                         required time                         50.229    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                 38.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.684     0.517    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y56         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.100     0.617 r  core/reg_EXE_MEM/IR_MEM_reg[25]/Q
                         net (fo=2, routed)           0.064     0.681    core/reg_MEM_WB/inst_MEM[19]
    SLICE_X39Y56         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.923     0.783    core/reg_MEM_WB/debug_clk
    SLICE_X39Y56         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/C
                         clock pessimism             -0.266     0.517    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.047     0.564    core/reg_MEM_WB/IR_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.680     0.513    core/reg_EXE_MEM/debug_clk
    SLICE_X37Y63         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.100     0.613 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.064     0.677    core/reg_MEM_WB/inst_MEM[20]
    SLICE_X37Y63         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.920     0.780    core/reg_MEM_WB/debug_clk
    SLICE_X37Y63         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/C
                         clock pessimism             -0.267     0.513    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.047     0.560    core/reg_MEM_WB/IR_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.664%)  route 0.070ns (41.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.725     0.558    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y62          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100     0.658 r  core/reg_EXE_MEM/ALUO_MEM_reg[10]/Q
                         net (fo=5, routed)           0.070     0.728    core/reg_MEM_WB/ALUO_WB_reg[31]_0[10]
    SLICE_X3Y62          FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.964     0.824    core/reg_MEM_WB/debug_clk
    SLICE_X3Y62          FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[10]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.047     0.605    core/reg_MEM_WB/ALUO_WB_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.696     0.529    core/reg_EXE_MEM/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.118     0.647 r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/Q
                         net (fo=2, routed)           0.064     0.711    core/reg_MEM_WB/PC_MEM[3]
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism             -0.267     0.529    
    SLICE_X10Y56         FDCE (Hold_fdce_C_D)         0.038     0.567    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.684     0.517    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y56         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.100     0.617 r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/Q
                         net (fo=2, routed)           0.104     0.721    core/reg_MEM_WB/PC_MEM[25]
    SLICE_X39Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.923     0.783    core/reg_MEM_WB/debug_clk
    SLICE_X39Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/C
                         clock pessimism             -0.266     0.517    
    SLICE_X39Y56         FDCE (Hold_fdce_C_D)         0.049     0.566    core/reg_MEM_WB/PCurrent_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.937%)  route 0.104ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.723     0.556    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y64          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100     0.656 r  core/reg_EXE_MEM/ALUO_MEM_reg[17]/Q
                         net (fo=5, routed)           0.104     0.760    core/reg_MEM_WB/ALUO_WB_reg[31]_0[17]
    SLICE_X4Y64          FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.962     0.822    core/reg_MEM_WB/debug_clk
    SLICE_X4Y64          FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[17]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.036     0.603    core/reg_MEM_WB/ALUO_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.926%)  route 0.109ns (52.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.723     0.556    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y64          FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100     0.656 r  core/reg_EXE_MEM/ALUO_MEM_reg[23]/Q
                         net (fo=5, routed)           0.109     0.764    core/reg_MEM_WB/ALUO_WB_reg[31]_0[23]
    SLICE_X5Y64          FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.962     0.822    core/reg_MEM_WB/debug_clk
    SLICE_X5Y64          FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[23]/C
                         clock pessimism             -0.266     0.556    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.047     0.603    core/reg_MEM_WB/ALUO_WB_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rst_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.581%)  route 0.110ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.775    -0.418    clk_cpu
    SLICE_X0Y16          FDRE                                         r  rst_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100    -0.318 r  rst_count_reg[6]/Q
                         net (fo=2, routed)           0.110    -0.207    rst_count[6]
    SLICE_X0Y16          FDRE                                         r  rst_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.033    -0.425    clk_cpu
    SLICE_X0Y16          FDRE                                         r  rst_count_reg[7]/C
                         clock pessimism              0.008    -0.418    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.047    -0.371    rst_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.690%)  route 0.105ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.680     0.513    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y69         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.100     0.613 r  core/reg_EXE_MEM/IR_MEM_reg[13]/Q
                         net (fo=2, routed)           0.105     0.718    core/reg_MEM_WB/inst_MEM[7]
    SLICE_X28Y69         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.919     0.779    core/reg_MEM_WB/debug_clk
    SLICE_X28Y69         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/C
                         clock pessimism             -0.266     0.513    
    SLICE_X28Y69         FDCE (Hold_fdce_C_D)         0.041     0.554    core/reg_MEM_WB/IR_WB_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.775    -0.418    clk_cpu
    SLICE_X1Y16          FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100    -0.318 r  rst_count_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.220    rst_count[10]
    SLICE_X1Y16          FDRE                                         r  rst_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.033    -0.425    clk_cpu
    SLICE_X1Y16          FDRE                                         r  rst_count_reg[11]/C
                         clock pessimism              0.008    -0.418    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.032    -0.386    rst_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[16]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X22Y56     core/reg_IF_ID/PCurrent_ID_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X6Y63      core/register/register_reg[19][9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X15Y70     core/register/register_reg[9][28]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X15Y67     core/register/register_reg[1][31]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X16Y73     core/register/register_reg[1][9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X1Y16      rst_count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X15Y70     core/register/register_reg[9][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X15Y67     core/register/register_reg[1][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X16Y73     core/register/register_reg[1][9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y64      core/register/register_reg[20][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y64      core/register/register_reg[20][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X7Y62      core/register/register_reg[21][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X7Y62      core/register/register_reg[21][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X10Y56     core/reg_MEM_WB/IR_WB_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X10Y59     core/register/register_reg[23][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X10Y59     core/register/register_reg[23][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X19Y53     core/reg_IF_ID/PCurrent_ID_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X19Y53     core/reg_IF_ID/PCurrent_ID_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y59     core/reg_IF_ID/PCurrent_ID_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y64     core/reg_IF_ID/PCurrent_ID_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X20Y64     core/reg_IF_ID/PCurrent_ID_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          327  Failing Endpoints,  Worst Slack       -2.307ns,  Total Violation     -320.969ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.307ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 0.675ns (9.890%)  route 6.150ns (90.110%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.908     3.149    core/register/code_mem_reg[31]
    SLICE_X20Y31         MUXF8 (Prop_muxf8_S_O)       0.145     3.294 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           1.122     4.416    core/reg_EXE_MEM/code_mem_reg[5]_1
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.125     4.541 r  core/reg_EXE_MEM/code_if[5]_i_1/O
                         net (fo=5, routed)           0.325     4.866    vga/D[5]
    SLICE_X27Y55         FDRE                                         r  vga/code_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X27Y55         FDRE                                         r  vga/code_mem_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.201     2.562    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)       -0.004     2.558    vga/code_mem_reg[5]
  -------------------------------------------------------------------
                         required time                          2.558    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                 -2.307    

Slack (VIOLATED) :        -2.289ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 0.672ns (9.896%)  route 6.118ns (90.104%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.775     3.016    core/register/code_mem_reg[31]
    SLICE_X17Y39         MUXF8 (Prop_muxf8_S_O)       0.141     3.157 r  core/register/code_if_reg[7]_i_3/O
                         net (fo=1, routed)           1.217     4.374    core/register/code_if_reg[7]_i_3_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.126     4.500 r  core/register/code_if[7]_i_1/O
                         net (fo=5, routed)           0.331     4.831    vga/D[7]
    SLICE_X30Y61         FDRE                                         r  vga/code_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.496     3.590    vga/CLK_OUT1
    SLICE_X30Y61         FDRE                                         r  vga/code_mem_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.759    
                         clock uncertainty           -0.201     2.557    
    SLICE_X30Y61         FDRE (Setup_fdre_C_D)       -0.015     2.542    vga/code_mem_reg[7]
  -------------------------------------------------------------------
                         required time                          2.542    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 -2.289    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.675ns (9.927%)  route 6.125ns (90.073%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.908     3.149    core/register/code_mem_reg[31]
    SLICE_X20Y31         MUXF8 (Prop_muxf8_S_O)       0.145     3.294 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           1.122     4.416    core/reg_EXE_MEM/code_mem_reg[5]_1
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.125     4.541 r  core/reg_EXE_MEM/code_if[5]_i_1/O
                         net (fo=5, routed)           0.300     4.841    vga/D[5]
    SLICE_X27Y54         FDRE                                         r  vga/code_id_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X27Y54         FDRE                                         r  vga/code_id_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.201     2.562    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.004     2.558    vga/code_id_reg[5]
  -------------------------------------------------------------------
                         required time                          2.558    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.276ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.672ns (9.920%)  route 6.102ns (90.080%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.775     3.016    core/register/code_mem_reg[31]
    SLICE_X17Y39         MUXF8 (Prop_muxf8_S_O)       0.141     3.157 r  core/register/code_if_reg[7]_i_3/O
                         net (fo=1, routed)           1.217     4.374    core/register/code_if_reg[7]_i_3_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.126     4.500 r  core/register/code_if[7]_i_1/O
                         net (fo=5, routed)           0.314     4.815    vga/D[7]
    SLICE_X40Y59         FDRE                                         r  vga/code_if_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.492     3.586    vga/CLK_OUT1
    SLICE_X40Y59         FDRE                                         r  vga/code_if_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.755    
                         clock uncertainty           -0.201     2.553    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)       -0.015     2.538    vga/code_if_reg[7]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 -2.276    

Slack (VIOLATED) :        -2.251ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.672ns (9.948%)  route 6.083ns (90.052%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.775     3.016    core/register/code_mem_reg[31]
    SLICE_X17Y39         MUXF8 (Prop_muxf8_S_O)       0.141     3.157 r  core/register/code_if_reg[7]_i_3/O
                         net (fo=1, routed)           1.217     4.374    core/register/code_if_reg[7]_i_3_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.126     4.500 r  core/register/code_if[7]_i_1/O
                         net (fo=5, routed)           0.296     4.796    vga/D[7]
    SLICE_X38Y60         FDRE                                         r  vga/code_id_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.491     3.585    vga/CLK_OUT1
    SLICE_X38Y60         FDRE                                         r  vga/code_id_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.754    
                         clock uncertainty           -0.201     2.552    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)       -0.007     2.545    vga/code_id_reg[7]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 -2.251    

Slack (VIOLATED) :        -2.208ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.675ns (10.053%)  route 6.040ns (89.947%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.908     3.149    core/register/code_mem_reg[31]
    SLICE_X20Y31         MUXF8 (Prop_muxf8_S_O)       0.145     3.294 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           1.122     4.416    core/reg_EXE_MEM/code_mem_reg[5]_1
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.125     4.541 r  core/reg_EXE_MEM/code_if[5]_i_1/O
                         net (fo=5, routed)           0.214     4.755    vga/D[5]
    SLICE_X26Y55         FDRE                                         r  vga/code_exe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X26Y55         FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.201     2.562    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.015     2.547    vga/code_exe_reg[5]
  -------------------------------------------------------------------
                         required time                          2.547    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 -2.208    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.675ns (10.061%)  route 6.034ns (89.939%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.908     3.149    core/register/code_mem_reg[31]
    SLICE_X20Y31         MUXF8 (Prop_muxf8_S_O)       0.145     3.294 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           1.122     4.416    core/reg_EXE_MEM/code_mem_reg[5]_1
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.125     4.541 r  core/reg_EXE_MEM/code_if[5]_i_1/O
                         net (fo=5, routed)           0.209     4.750    vga/D[5]
    SLICE_X29Y56         FDRE                                         r  vga/code_wb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X29Y56         FDRE                                         r  vga/code_wb_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)       -0.018     2.542    vga/code_wb_reg[5]
  -------------------------------------------------------------------
                         required time                          2.542    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 -2.207    

Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 0.675ns (10.071%)  route 6.027ns (89.929%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.908     3.149    core/register/code_mem_reg[31]
    SLICE_X20Y31         MUXF8 (Prop_muxf8_S_O)       0.145     3.294 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           1.122     4.416    core/reg_EXE_MEM/code_mem_reg[5]_1
    SLICE_X27Y56         LUT6 (Prop_lut6_I2_O)        0.125     4.541 r  core/reg_EXE_MEM/code_if[5]_i_1/O
                         net (fo=5, routed)           0.202     4.743    vga/D[5]
    SLICE_X27Y56         FDRE                                         r  vga/code_if_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X27Y56         FDRE                                         r  vga/code_if_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.201     2.561    
    SLICE_X27Y56         FDRE (Setup_fdre_C_D)       -0.015     2.546    vga/code_if_reg[5]
  -------------------------------------------------------------------
                         required time                          2.546    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.672ns (10.058%)  route 6.010ns (89.942%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.775     3.016    core/register/code_mem_reg[31]
    SLICE_X17Y39         MUXF8 (Prop_muxf8_S_O)       0.141     3.157 r  core/register/code_if_reg[7]_i_3/O
                         net (fo=1, routed)           1.217     4.374    core/register/code_if_reg[7]_i_3_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.126     4.500 r  core/register/code_if[7]_i_1/O
                         net (fo=5, routed)           0.222     4.722    vga/D[7]
    SLICE_X39Y58         FDRE                                         r  vga/code_exe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.492     3.586    vga/CLK_OUT1
    SLICE_X39Y58         FDRE                                         r  vga/code_exe_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.755    
                         clock uncertainty           -0.201     2.553    
    SLICE_X39Y58         FDRE (Setup_fdre_C_D)       -0.015     2.538    vga/code_exe_reg[7]
  -------------------------------------------------------------------
                         required time                          2.538    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.672ns (10.080%)  route 5.995ns (89.920%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 3.587 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X20Y84         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          1.023    -0.701    vga/U12/PRow[3]
    SLICE_X17Y84         LUT5 (Prop_lut5_I0_O)        0.126    -0.575 r  vga/U12/code_if[31]_i_5/O
                         net (fo=291, routed)         0.773     0.198    vga/U12/v_count_reg[3]_1
    SLICE_X16Y87         LUT2 (Prop_lut2_I0_O)        0.043     0.241 r  vga/U12/code_if[31]_i_4/O
                         net (fo=164, routed)         2.775     3.016    core/register/code_mem_reg[31]
    SLICE_X17Y39         MUXF8 (Prop_muxf8_S_O)       0.141     3.157 r  core/register/code_if_reg[7]_i_3/O
                         net (fo=1, routed)           1.217     4.374    core/register/code_if_reg[7]_i_3_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.126     4.500 r  core/register/code_if[7]_i_1/O
                         net (fo=5, routed)           0.207     4.707    vga/D[7]
    SLICE_X37Y60         FDRE                                         r  vga/code_wb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.493     3.587    vga/CLK_OUT1
    SLICE_X37Y60         FDRE                                         r  vga/code_wb_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.756    
                         clock uncertainty           -0.201     2.554    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)       -0.027     2.527    vga/code_wb_reg[7]
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 -2.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.146ns (15.303%)  route 0.808ns (84.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X20Y85         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.118    -0.385 f  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          0.265    -0.119    vga/U12/PRow[0]
    SLICE_X23Y84         LUT1 (Prop_lut1_I0_O)        0.028    -0.091 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.543     0.451    vga/FONT_8X16/ADDR[3]
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.961    -0.498    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.201     0.042    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.225    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMS32                                       r  vga/data_buf_reg_0_3_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMS32                                       r  vga/data_buf_reg_0_3_12_17/RAMD/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.687    -0.506    vga/U12/CLK_OUT3
    SLICE_X23Y82         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         0.939     0.534    vga/data_buf_reg_0_3_12_17/ADDRD1
    SLICE_X10Y70         RAMS32                                       r  vga/data_buf_reg_0_3_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMS32                                       r  vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y70         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     0.301    vga/data_buf_reg_0_3_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.156ns (18.480%)  route 0.688ns (81.520%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.690    -0.503    vga/U12/CLK_OUT3
    SLICE_X21Y85         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.276    -0.126    vga/U12/PRow[7]
    SLICE_X21Y85         LUT6 (Prop_lut6_I5_O)        0.028    -0.098 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.412     0.314    vga/U12/v_count_reg[8]_15
    SLICE_X16Y85         LUT6 (Prop_lut6_I2_O)        0.028     0.342 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    vga/U12_n_49
    SLICE_X16Y85         FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.930    -0.528    vga/CLK_OUT1
    SLICE_X16Y85         FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X16Y85         FDRE (Hold_fdre_C_D)         0.087     0.099    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          192  Failing Endpoints,  Worst Slack       -6.369ns,  Total Violation    -1005.910ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.369ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 1.493ns (17.695%)  route 6.944ns (82.305%))
  Logic Levels:           16  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.585     7.550    core/U1_3/Branch_ctrl
    SLICE_X26Y60         LUT6 (Prop_lut6_I1_O)        0.043     7.593 r  core/U1_3/data_buf_reg_0_3_0_5_i_121/O
                         net (fo=1, routed)           0.000     7.593    core/U1_3/data_buf_reg_0_3_0_5_i_121_n_0
    SLICE_X26Y60         MUXF7 (Prop_muxf7_I0_O)      0.120     7.713 r  core/U1_3/data_buf_reg_0_3_0_5_i_42/O
                         net (fo=1, routed)           0.000     7.713    core/U1_3/data_buf_reg_0_3_0_5_i_42_n_0
    SLICE_X26Y60         MUXF8 (Prop_muxf8_I0_O)      0.045     7.758 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=2, routed)           0.547     8.305    core/register/code_mem_reg[1]_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I1_O)        0.126     8.431 r  core/register/code_if[1]_i_1/O
                         net (fo=5, routed)           0.472     8.903    vga/D[1]
    SLICE_X26Y55         FDRE                                         r  vga/code_exe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X26Y55         FDRE                                         r  vga/code_exe_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.215     2.549    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.015     2.534    vga/code_exe_reg[1]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 -6.369    

Slack (VIOLATED) :        -6.280ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 1.288ns (15.417%)  route 7.066ns (84.583%))
  Logic Levels:           15  (CARRY4=3 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.468     7.433    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I1_O)        0.043     7.476 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.188     7.664    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I5_O)        0.043     7.707 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.636     8.343    core/reg_EXE_MEM/code_mem_reg[12]_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I1_O)        0.043     8.386 r  core/reg_EXE_MEM/code_if[12]_i_1/O
                         net (fo=5, routed)           0.435     8.820    vga/D[12]
    SLICE_X22Y65         FDRE                                         r  vga/code_mem_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X22Y65         FDRE                                         r  vga/code_mem_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)       -0.007     2.540    vga/code_mem_reg[12]
  -------------------------------------------------------------------
                         required time                          2.540    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                 -6.280    

Slack (VIOLATED) :        -6.267ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 1.288ns (15.457%)  route 7.045ns (84.543%))
  Logic Levels:           15  (CARRY4=3 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.654     7.620    core/U1_3/Branch_ctrl
    SLICE_X18Y72         LUT6 (Prop_lut6_I1_O)        0.043     7.663 r  core/U1_3/data_buf_reg_0_3_6_11_i_56/O
                         net (fo=1, routed)           0.381     8.044    core/U1_3/data_buf_reg_0_3_6_11_i_56_n_0
    SLICE_X16Y71         LUT6 (Prop_lut6_I5_O)        0.043     8.087 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.105     8.192    core/register/code_mem_reg[9]_0
    SLICE_X16Y71         LUT6 (Prop_lut6_I1_O)        0.043     8.235 r  core/register/code_if[9]_i_1/O
                         net (fo=5, routed)           0.564     8.799    vga/D[9]
    SLICE_X17Y66         FDRE                                         r  vga/code_wb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X17Y66         FDRE                                         r  vga/code_wb_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X17Y66         FDRE (Setup_fdre_C_D)       -0.015     2.532    vga/code_wb_reg[9]
  -------------------------------------------------------------------
                         required time                          2.532    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                 -6.267    

Slack (VIOLATED) :        -6.258ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 1.493ns (17.909%)  route 6.844ns (82.092%))
  Logic Levels:           16  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.794     7.759    core/U1_3/Branch_ctrl
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.043     7.802 r  core/U1_3/data_buf_reg_0_3_0_5_i_182/O
                         net (fo=1, routed)           0.000     7.802    core/U1_3/data_buf_reg_0_3_0_5_i_182_n_0
    SLICE_X37Y57         MUXF7 (Prop_muxf7_I0_O)      0.120     7.922 r  core/U1_3/data_buf_reg_0_3_0_5_i_94/O
                         net (fo=1, routed)           0.000     7.922    core/U1_3/data_buf_reg_0_3_0_5_i_94_n_0
    SLICE_X37Y57         MUXF8 (Prop_muxf8_I0_O)      0.045     7.967 r  core/U1_3/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=2, routed)           0.391     8.358    core/register/code_mem_reg[4]_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.126     8.484 r  core/register/code_if[4]_i_1/O
                         net (fo=5, routed)           0.319     8.803    vga/D[4]
    SLICE_X26Y55         FDRE                                         r  vga/code_exe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.501     3.595    vga/CLK_OUT1
    SLICE_X26Y55         FDRE                                         r  vga/code_exe_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.764    
                         clock uncertainty           -0.215     2.549    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.004     2.545    vga/code_exe_reg[4]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 -6.258    

Slack (VIOLATED) :        -6.244ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 1.288ns (15.485%)  route 7.030ns (84.515%))
  Logic Levels:           15  (CARRY4=3 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.468     7.433    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I1_O)        0.043     7.476 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.188     7.664    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I5_O)        0.043     7.707 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.636     8.343    core/reg_EXE_MEM/code_mem_reg[12]_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I1_O)        0.043     8.386 r  core/reg_EXE_MEM/code_if[12]_i_1/O
                         net (fo=5, routed)           0.398     8.784    vga/D[12]
    SLICE_X18Y66         FDRE                                         r  vga/code_if_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X18Y66         FDRE                                         r  vga/code_if_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X18Y66         FDRE (Setup_fdre_C_D)       -0.007     2.540    vga/code_if_reg[12]
  -------------------------------------------------------------------
                         required time                          2.540    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 -6.244    

Slack (VIOLATED) :        -6.244ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 1.493ns (17.942%)  route 6.828ns (82.059%))
  Logic Levels:           16  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.794     7.759    core/U1_3/Branch_ctrl
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.043     7.802 r  core/U1_3/data_buf_reg_0_3_0_5_i_182/O
                         net (fo=1, routed)           0.000     7.802    core/U1_3/data_buf_reg_0_3_0_5_i_182_n_0
    SLICE_X37Y57         MUXF7 (Prop_muxf7_I0_O)      0.120     7.922 r  core/U1_3/data_buf_reg_0_3_0_5_i_94/O
                         net (fo=1, routed)           0.000     7.922    core/U1_3/data_buf_reg_0_3_0_5_i_94_n_0
    SLICE_X37Y57         MUXF8 (Prop_muxf8_I0_O)      0.045     7.967 r  core/U1_3/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=2, routed)           0.391     8.358    core/register/code_mem_reg[4]_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.126     8.484 r  core/register/code_if[4]_i_1/O
                         net (fo=5, routed)           0.304     8.788    vga/D[4]
    SLICE_X29Y54         FDRE                                         r  vga/code_if_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X29Y54         FDRE                                         r  vga/code_if_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.215     2.548    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)       -0.004     2.544    vga/code_if_reg[4]
  -------------------------------------------------------------------
                         required time                          2.544    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 -6.244    

Slack (VIOLATED) :        -6.218ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.288ns (15.500%)  route 7.022ns (84.500%))
  Logic Levels:           15  (CARRY4=3 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 3.590 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.654     7.620    core/U1_3/Branch_ctrl
    SLICE_X18Y72         LUT6 (Prop_lut6_I1_O)        0.043     7.663 r  core/U1_3/data_buf_reg_0_3_6_11_i_56/O
                         net (fo=1, routed)           0.381     8.044    core/U1_3/data_buf_reg_0_3_6_11_i_56_n_0
    SLICE_X16Y71         LUT6 (Prop_lut6_I5_O)        0.043     8.087 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.105     8.192    core/register/code_mem_reg[9]_0
    SLICE_X16Y71         LUT6 (Prop_lut6_I1_O)        0.043     8.235 r  core/register/code_if[9]_i_1/O
                         net (fo=5, routed)           0.541     8.776    vga/D[9]
    SLICE_X16Y70         FDRE                                         r  vga/code_if_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.496     3.590    vga/CLK_OUT1
    SLICE_X16Y70         FDRE                                         r  vga/code_if_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.759    
                         clock uncertainty           -0.215     2.544    
    SLICE_X16Y70         FDRE (Setup_fdre_C_D)        0.014     2.558    vga/code_if_reg[9]
  -------------------------------------------------------------------
                         required time                          2.558    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 -6.218    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 1.288ns (15.556%)  route 6.992ns (84.444%))
  Logic Levels:           15  (CARRY4=3 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.468     7.433    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I1_O)        0.043     7.476 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.188     7.664    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I5_O)        0.043     7.707 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.636     8.343    core/reg_EXE_MEM/code_mem_reg[12]_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I1_O)        0.043     8.386 r  core/reg_EXE_MEM/code_if[12]_i_1/O
                         net (fo=5, routed)           0.360     8.746    vga/D[12]
    SLICE_X19Y63         FDRE                                         r  vga/code_wb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X19Y63         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.215     2.550    
    SLICE_X19Y63         FDRE (Setup_fdre_C_D)       -0.018     2.532    vga/code_wb_reg[12]
  -------------------------------------------------------------------
                         required time                          2.532    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.211ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 1.288ns (15.587%)  route 6.975ns (84.413%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.812     0.472    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y37         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.223     0.695 r  core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__11/Q
                         net (fo=128, routed)         1.062     1.757    core/data_ram/i___188_i_2_0
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.043     1.800 r  core/data_ram/i___146_i_14/O
                         net (fo=1, routed)           0.820     2.620    core/data_ram/i___146_i_14_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.043     2.663 f  core/data_ram/i___146_i_3/O
                         net (fo=1, routed)           0.441     3.105    core/data_ram/i___146_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.043     3.148 f  core/data_ram/i___146/O
                         net (fo=1, routed)           0.333     3.481    core/data_ram/i___146_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.043     3.524 r  core/data_ram/MDR_WB[16]_i_2/O
                         net (fo=1, routed)           0.455     3.979    core/data_ram/MDR_WB[16]_i_2_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.043     4.022 r  core/data_ram/MDR_WB[16]_i_1/O
                         net (fo=5, routed)           0.607     4.629    core/hazard_unit/B_EX_reg[30]_1[15]
    SLICE_X8Y58          LUT4 (Prop_lut4_I2_O)        0.043     4.672 r  core/hazard_unit/B_EX[16]_i_2/O
                         net (fo=1, routed)           0.394     5.066    core/hazard_unit/B_EX[16]_i_2_n_0
    SLICE_X14Y62         LUT5 (Prop_lut5_I0_O)        0.043     5.109 r  core/hazard_unit/B_EX[16]_i_1/O
                         net (fo=4, routed)           0.565     5.674    core/reg_IF_ID/rs2_data_ID[16]
    SLICE_X17Y58         LUT6 (Prop_lut6_I4_O)        0.043     5.717 r  core/reg_IF_ID/IR_ID[30]_i_42/O
                         net (fo=1, routed)           0.000     5.717    core/cmp_ID/IR_ID_reg[30]_i_18_0[1]
    SLICE_X17Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.984 r  core/cmp_ID/IR_ID_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.984    core/cmp_ID/IR_ID_reg[30]_i_26_n_0
    SLICE_X17Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.094 f  core/cmp_ID/IR_ID_reg[30]_i_18/CO[2]
                         net (fo=2, routed)           0.195     6.290    core/reg_IF_ID/CO[0]
    SLICE_X18Y59         LUT5 (Prop_lut5_I4_O)        0.129     6.419 r  core/reg_IF_ID/IR_ID[30]_i_12/O
                         net (fo=2, routed)           0.191     6.610    core/reg_IF_ID/IR_ID_reg[14]_1
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.043     6.653 r  core/reg_IF_ID/data_buf_reg_0_3_0_5_i_193/O
                         net (fo=10, routed)          0.625     7.278    core/mux_IF/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X14Y68         LUT6 (Prop_lut6_I4_O)        0.043     7.321 f  core/mux_IF/data_buf_reg_0_3_18_23_i_117/O
                         net (fo=1, routed)           0.323     7.644    core/U1_3/data_buf_reg_0_3_18_23_i_11_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I0_O)        0.043     7.687 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.331     8.019    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_0
    SLICE_X21Y68         LUT6 (Prop_lut6_I5_O)        0.043     8.062 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=2, routed)           0.236     8.297    core/reg_EXE_MEM/code_mem_reg[18]_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I1_O)        0.043     8.340 r  core/reg_EXE_MEM/code_if[18]_i_1/O
                         net (fo=5, routed)           0.395     8.735    vga/D[18]
    SLICE_X24Y70         FDRE                                         r  vga/code_if_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.491     3.585    vga/CLK_OUT1
    SLICE_X24Y70         FDRE                                         r  vga/code_if_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.754    
                         clock uncertainty           -0.215     2.539    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.015     2.524    vga/code_if_reg[18]
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                 -6.211    

Slack (VIOLATED) :        -6.205ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 1.288ns (15.578%)  route 6.980ns (84.422%))
  Logic Levels:           15  (CARRY4=3 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.806     0.466    core/reg_EXE_MEM/debug_clk
    SLICE_X33Y42         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.223     0.689 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_3/Q
                         net (fo=207, routed)         1.304     1.993    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_3_alias
    SLICE_X1Y46          MUXF7 (Prop_muxf7_S_O)       0.147     2.140 r  core/data_ram/MDR_WB_reg[11]_i_17/O
                         net (fo=1, routed)           0.645     2.785    core/data_ram/MDR_WB_reg[11]_i_17_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     2.909 f  core/data_ram/MDR_WB[11]_i_6/O
                         net (fo=1, routed)           0.673     3.583    core/data_ram/MDR_WB[11]_i_6_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I3_O)        0.043     3.626 r  core/data_ram/MDR_WB[11]_i_2/O
                         net (fo=1, routed)           0.421     4.046    core/data_ram/MDR_WB[11]_i_2_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.043     4.089 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.460     4.550    core/reg_IF_ID/D[10]
    SLICE_X20Y58         LUT4 (Prop_lut4_I2_O)        0.043     4.593 r  core/reg_IF_ID/A_EX[11]_i_2/O
                         net (fo=1, routed)           0.326     4.919    core/reg_IF_ID/A_EX[11]_i_2_n_0
    SLICE_X20Y59         LUT5 (Prop_lut5_I0_O)        0.043     4.962 r  core/reg_IF_ID/A_EX[11]_i_1/O
                         net (fo=6, routed)           0.651     5.612    core/reg_IF_ID/rs1_data_ID[11]
    SLICE_X16Y57         LUT4 (Prop_lut4_I0_O)        0.043     5.655 r  core/reg_IF_ID/IR_ID[30]_i_65/O
                         net (fo=1, routed)           0.000     5.655    core/cmp_ID/IR_ID_reg[30]_i_30_1[1]
    SLICE_X16Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.911 r  core/cmp_ID/IR_ID_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.911    core/cmp_ID/IR_ID_reg[30]_i_44_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.965 r  core/cmp_ID/IR_ID_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.965    core/cmp_ID/IR_ID_reg[30]_i_30_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.019 f  core/cmp_ID/IR_ID_reg[30]_i_19/CO[3]
                         net (fo=4, routed)           0.588     6.608    core/reg_IF_ID/i_/IR_ID[30]_i_5_1[0]
    SLICE_X15Y59         LUT6 (Prop_lut6_I1_O)        0.043     6.651 r  core/reg_IF_ID/IR_ID[30]_i_10/O
                         net (fo=11, routed)          0.272     6.922    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X17Y60         LUT6 (Prop_lut6_I0_O)        0.043     6.965 r  core/ctrl/i_/IR_ID[30]_i_5/O
                         net (fo=90, routed)          0.468     7.433    core/U1_3/Branch_ctrl
    SLICE_X18Y68         LUT6 (Prop_lut6_I1_O)        0.043     7.476 r  core/U1_3/data_buf_reg_0_3_12_17_i_44/O
                         net (fo=1, routed)           0.188     7.664    core/U1_3/data_buf_reg_0_3_12_17_i_44_n_0
    SLICE_X17Y67         LUT6 (Prop_lut6_I5_O)        0.043     7.707 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.636     8.343    core/reg_EXE_MEM/code_mem_reg[12]_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I1_O)        0.043     8.386 r  core/reg_EXE_MEM/code_if[12]_i_1/O
                         net (fo=5, routed)           0.348     8.734    vga/D[12]
    SLICE_X19Y66         FDRE                                         r  vga/code_id_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X19Y66         FDRE                                         r  vga/code_id_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X19Y66         FDRE (Setup_fdre_C_D)       -0.018     2.529    vga/code_id_reg[12]
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 -6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.184ns (23.788%)  route 0.590ns (76.212%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.689     0.522    core/reg_IF_ID/debug_clk
    SLICE_X19Y67         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDCE (Prop_fdce_C_Q)         0.100     0.622 r  core/reg_IF_ID/PCurrent_ID_reg[19]/Q
                         net (fo=4, routed)           0.133     0.755    core/reg_IF_ID/PCurrent_ID_reg[31]_0[19]
    SLICE_X19Y67         LUT4 (Prop_lut4_I0_O)        0.028     0.783 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_35/O
                         net (fo=1, routed)           0.051     0.834    core/U1_3/code_mem_reg[19]_1
    SLICE_X19Y67         LUT6 (Prop_lut6_I3_O)        0.028     0.862 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=2, routed)           0.217     1.079    vga/U12/data_buf_reg_0_3_18_23_2
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.028     1.107 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.189     1.295    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X6Y68          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.958    -0.500    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y68          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.162    
                         clock uncertainty            0.215     0.053    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.161    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/rd_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.202ns (21.391%)  route 0.742ns (78.609%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.684     0.517    core/reg_EXE_MEM/debug_clk
    SLICE_X14Y77         FDCE                                         r  core/reg_EXE_MEM/rd_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDCE (Prop_fdce_C_Q)         0.118     0.635 r  core/reg_EXE_MEM/rd_MEM_reg[1]/Q
                         net (fo=6, routed)           0.230     0.865    core/U1_3/rd_MEM[0]
    SLICE_X13Y72         LUT5 (Prop_lut5_I2_O)        0.028     0.893 r  core/U1_3/data_buf_reg_0_3_6_11_i_69/O
                         net (fo=1, routed)           0.178     1.071    core/U1_3/data_buf_reg_0_3_6_11_i_69_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I0_O)        0.028     1.099 r  core/U1_3/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=2, routed)           0.281     1.380    vga/U12/data_buf_reg_0_3_6_11_4
    SLICE_X7Y70          LUT6 (Prop_lut6_I5_O)        0.028     1.408 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.053     1.461    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X6Y70          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    -0.502    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y70          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.183    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 core/register/register_reg[3][18]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.963ns  (logic 0.289ns (30.024%)  route 0.674ns (69.976%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 49.500 - 50.000 ) 
    Source Clock Delay      (SCD):    0.521ns = ( 50.521 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.688    50.521    core/register/debug_clk
    SLICE_X15Y68         FDCE                                         r  core/register/register_reg[3][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.107    50.628 r  core/register/register_reg[3][18]/Q
                         net (fo=3, routed)           0.110    50.738    core/register/register_reg[3]_130[18]
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.028    50.766 r  core/register/data_buf_reg_0_3_18_23_i_110/O
                         net (fo=1, routed)           0.000    50.766    core/register/data_buf_reg_0_3_18_23_i_110_n_0
    SLICE_X15Y69         MUXF7 (Prop_muxf7_I0_O)      0.059    50.825 r  core/register/data_buf_reg_0_3_18_23_i_38/O
                         net (fo=2, routed)           0.264    51.088    core/register/data_buf_reg_0_3_18_23_i_38_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.067    51.155 r  core/register/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.106    51.261    vga/U12/Debug_regs[18]
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.028    51.289 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.194    51.483    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X6Y68          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.958    49.500    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y68          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    49.838    
                         clock uncertainty            0.215    50.053    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.184    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                        -50.184    
                         arrival time                          51.483    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.184ns (18.552%)  route 0.808ns (81.448%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.682     0.515    core/reg_ID_EX/debug_clk
    SLICE_X39Y61         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDCE (Prop_fdce_C_Q)         0.100     0.615 r  core/reg_ID_EX/IR_EX_reg[20]/Q
                         net (fo=2, routed)           0.188     0.803    core/U1_3/inst_EXE[14]
    SLICE_X36Y61         LUT5 (Prop_lut5_I2_O)        0.028     0.831 r  core/U1_3/data_buf_reg_0_3_18_23_i_70/O
                         net (fo=1, routed)           0.055     0.886    core/U1_3/data_buf_reg_0_3_18_23_i_70_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I1_O)        0.028     0.914 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=2, routed)           0.106     1.020    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.028     1.048 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.459     1.507    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X6Y68          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.958    -0.500    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y68          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.162    
                         clock uncertainty            0.215     0.053    
    SLICE_X6Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.185    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.184ns (18.692%)  route 0.800ns (81.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.686     0.519    core/reg_ID_EX/debug_clk
    SLICE_X19Y70         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDCE (Prop_fdce_C_Q)         0.100     0.619 r  core/reg_ID_EX/IR_EX_reg[15]/Q
                         net (fo=2, routed)           0.164     0.783    core/U1_3/inst_EXE[9]
    SLICE_X17Y70         LUT5 (Prop_lut5_I2_O)        0.028     0.811 r  core/U1_3/data_buf_reg_0_3_12_17_i_58/O
                         net (fo=1, routed)           0.129     0.940    core/U1_3/data_buf_reg_0_3_12_17_i_58_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I1_O)        0.028     0.968 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=2, routed)           0.362     1.330    vga/U12/data_buf_reg_0_3_12_17_6
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.028     1.358 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.146     1.503    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.135    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.184ns (18.242%)  route 0.825ns (81.758%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.680     0.513    core/reg_ID_EX/debug_clk
    SLICE_X37Y63         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.100     0.613 r  core/reg_ID_EX/IR_EX_reg[30]/Q
                         net (fo=2, routed)           0.191     0.804    core/U1_3/inst_EXE[20]
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.028     0.832 r  core/U1_3/data_buf_reg_0_3_30_31_i_30/O
                         net (fo=1, routed)           0.057     0.889    core/U1_3/data_buf_reg_0_3_30_31_i_30_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.028     0.917 r  core/U1_3/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=2, routed)           0.226     1.143    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.028     1.171 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.351     1.521    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X8Y69          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.926    -0.532    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X8Y69          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.215     0.021    
    SLICE_X8Y69          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.152    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.211ns (21.310%)  route 0.779ns (78.690%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.685     0.518    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y71         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.091     0.609 r  core/reg_EXE_MEM/Datao_MEM_reg[17]/Q
                         net (fo=22, routed)          0.242     0.850    core/U1_3/data_buf_reg_0_3_30_31_i_4_1[13]
    SLICE_X17Y70         LUT4 (Prop_lut4_I0_O)        0.064     0.914 r  core/U1_3/data_buf_reg_0_3_12_17_i_77/O
                         net (fo=1, routed)           0.160     1.074    core/U1_3/data_buf_reg_0_3_12_17_i_77_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.028     1.102 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=2, routed)           0.136     1.239    vga/U12/data_buf_reg_0_3_12_17_9
    SLICE_X19Y72         LUT6 (Prop_lut6_I3_O)        0.028     1.267 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.241     1.508    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.126    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 core/register/register_reg[6][12]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.014ns  (logic 0.300ns (29.600%)  route 0.714ns (70.400%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns = ( 49.467 - 50.000 ) 
    Source Clock Delay      (SCD):    0.521ns = ( 50.521 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.688    50.521    core/register/debug_clk
    SLICE_X10Y69         FDCE                                         r  core/register/register_reg[6][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDCE (Prop_fdce_C_Q)         0.123    50.644 r  core/register/register_reg[6][12]/Q
                         net (fo=3, routed)           0.154    50.798    core/register/register_reg[6]_133[12]
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.028    50.826 r  core/register/data_buf_reg_0_3_12_17_i_110/O
                         net (fo=1, routed)           0.000    50.826    core/register/data_buf_reg_0_3_12_17_i_110_n_0
    SLICE_X12Y69         MUXF7 (Prop_muxf7_I1_O)      0.054    50.880 r  core/register/data_buf_reg_0_3_12_17_i_38/O
                         net (fo=2, routed)           0.156    51.036    core/register/data_buf_reg_0_3_12_17_i_38_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.067    51.103 r  core/register/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.220    51.323    vga/U12/Debug_regs[12]
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.028    51.351 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.183    51.534    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    49.467    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    49.805    
                         clock uncertainty            0.215    50.020    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.151    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                        -50.151    
                         arrival time                          51.534    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 core/register/register_reg[15][6]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.010ns  (logic 0.298ns (29.496%)  route 0.712ns (70.504%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns = ( 49.498 - 50.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 50.557 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.724    50.557    core/register/debug_clk
    SLICE_X6Y62          FDCE                                         r  core/register/register_reg[15][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.123    50.680 r  core/register/register_reg[15][6]/Q
                         net (fo=3, routed)           0.173    50.853    core/register/register_reg[15]_142[6]
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.028    50.881 r  core/register/data_buf_reg_0_3_6_11_i_107/O
                         net (fo=1, routed)           0.000    50.881    core/register/data_buf_reg_0_3_6_11_i_107_n_0
    SLICE_X5Y66          MUXF7 (Prop_muxf7_I1_O)      0.051    50.932 r  core/register/data_buf_reg_0_3_6_11_i_37/O
                         net (fo=2, routed)           0.230    51.162    core/register/data_buf_reg_0_3_6_11_i_37_n_0
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.068    51.230 r  core/register/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.123    51.353    vga/U12/Debug_regs[6]
    SLICE_X8Y68          LUT6 (Prop_lut6_I2_O)        0.028    51.381 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.186    51.567    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X6Y70          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.956    49.498    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y70          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    49.836    
                         clock uncertainty            0.215    50.051    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.182    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                        -50.182    
                         arrival time                          51.567    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.184ns (18.407%)  route 0.816ns (81.593%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.686     0.519    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDCE (Prop_fdce_C_Q)         0.100     0.619 r  core/reg_EXE_MEM/PCurrent_MEM_reg[13]/Q
                         net (fo=2, routed)           0.102     0.721    core/reg_EXE_MEM/PC_MEM[13]
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.028     0.749 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           0.203     0.953    core/U1_3/code_mem_reg[13]_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I0_O)        0.028     0.981 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.131     1.112    vga/U12/data_buf_reg_0_3_12_17_2
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.028     1.140 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.378     1.518    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X10Y70         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.215     0.020    
    SLICE_X10Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.128    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  1.390    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.515ns  (logic 1.851ns (52.660%)  route 1.664ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.062    30.936    vga/U12/DO[0]
    SLICE_X14Y85         LUT5 (Prop_lut5_I3_O)        0.051    30.987 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.602    31.588    vga/U12/G[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.078    37.485    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                         -31.588    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.477ns  (logic 1.853ns (53.292%)  route 1.624ns (46.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.062    30.936    vga/U12/DO[0]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.053    30.989 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.562    31.550    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.072    37.491    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.491    
                         arrival time                         -31.550    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.473ns  (logic 1.853ns (53.353%)  route 1.620ns (46.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.062    30.936    vga/U12/DO[0]
    SLICE_X14Y85         LUT4 (Prop_lut4_I1_O)        0.053    30.989 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.558    31.546    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.072    37.491    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.491    
                         arrival time                         -31.546    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.405ns  (logic 1.851ns (54.367%)  route 1.554ns (45.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.062    30.936    vga/U12/DO[0]
    SLICE_X14Y85         LUT5 (Prop_lut5_I3_O)        0.051    30.987 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.491    31.478    vga/U12/G[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)       -0.078    37.485    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.485    
                         arrival time                         -31.478    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.040ns  (logic 1.851ns (60.897%)  route 1.189ns (39.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.692    30.565    vga/U12/DO[0]
    SLICE_X15Y85         LUT2 (Prop_lut2_I1_O)        0.051    30.616 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.497    31.113    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.112    37.451    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.451    
                         arrival time                         -31.113    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.092ns  (logic 1.843ns (59.610%)  route 1.249ns (40.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.692    30.565    vga/U12/DO[0]
    SLICE_X15Y85         LUT4 (Prop_lut4_I0_O)        0.043    30.608 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.557    31.165    vga/U12/B[1]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.031    37.532    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.532    
                         arrival time                         -31.165    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.929ns  (logic 1.851ns (63.191%)  route 1.078ns (36.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.692    30.565    vga/U12/DO[0]
    SLICE_X15Y85         LUT2 (Prop_lut2_I1_O)        0.051    30.616 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.387    31.003    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)       -0.112    37.451    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.451    
                         arrival time                         -31.003    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.905ns  (logic 1.843ns (63.437%)  route 1.062ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.062    30.936    vga/U12/DO[0]
    SLICE_X14Y85         LUT5 (Prop_lut5_I3_O)        0.043    30.979 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000    30.979    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)        0.064    37.627    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.627    
                         arrival time                         -30.979    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.905ns  (logic 1.843ns (63.437%)  route 1.062ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.062    30.936    vga/U12/DO[0]
    SLICE_X14Y85         LUT4 (Prop_lut4_I0_O)        0.043    30.979 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000    30.979    vga/U12/B[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X14Y85         FDRE (Setup_fdre_C_D)        0.065    37.628    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.628    
                         arrival time                         -30.979    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.537ns  (logic 1.800ns (70.956%)  route 0.737ns (29.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.927ns = ( 28.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.668    28.073    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.873 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.737    30.610    vga/U12/DO[0]
    SLICE_X10Y85         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.502    38.596    vga/U12/CLK_OUT3
    SLICE_X10Y85         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.765    
                         clock uncertainty           -0.201    37.563    
    SLICE_X10Y85         FDRE (Setup_fdre_C_D)       -0.010    37.553    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                         -30.610    
  -------------------------------------------------------------------
                         slack                                  6.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.146ns (18.680%)  route 0.636ns (81.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.636     0.250    vga/U12/flag
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.028     0.278 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.087     0.100    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.146ns (18.632%)  route 0.638ns (81.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.638     0.252    vga/U12/flag
    SLICE_X14Y85         LUT4 (Prop_lut4_I2_O)        0.028     0.280 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.280    vga/U12/B[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.087     0.100    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.146ns (17.455%)  route 0.690ns (82.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.690     0.305    vga/U12/flag
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.028     0.333 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.333    vga/U12/B[1]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.060     0.073    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.585ns (59.707%)  route 0.395ns (40.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.721    -0.472    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.113 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.395     0.508    vga/U12/DO[0]
    SLICE_X10Y85         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X10Y85         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.037     0.050    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.585ns (59.707%)  route 0.395ns (40.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.721    -0.472    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.113 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.395     0.508    vga/U12/DO[0]
    SLICE_X10Y85         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X10Y85         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.032     0.045    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.148ns (14.355%)  route 0.883ns (85.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.636     0.250    vga/U12/flag
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.030     0.280 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.247     0.527    vga/U12/G[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.005     0.018    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.150ns (14.013%)  route 0.920ns (85.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.638     0.252    vga/U12/flag
    SLICE_X14Y85         LUT4 (Prop_lut4_I0_O)        0.032     0.284 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.283     0.567    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.016     0.029    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.150ns (14.000%)  route 0.921ns (86.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.638     0.252    vga/U12/flag
    SLICE_X14Y85         LUT4 (Prop_lut4_I0_O)        0.032     0.284 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.284     0.568    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.016     0.029    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.148ns (13.661%)  route 0.935ns (86.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.636     0.250    vga/U12/flag
    SLICE_X14Y85         LUT5 (Prop_lut5_I0_O)        0.030     0.280 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.300     0.580    vga/U12/G[3]_i_1_n_0
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X14Y85         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.005     0.018    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.146ns (13.052%)  route 0.973ns (86.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y84         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.690     0.305    vga/U12/flag
    SLICE_X15Y85         LUT4 (Prop_lut4_I1_O)        0.028     0.333 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.282     0.615    vga/U12/B[1]_i_1_n_0
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X15Y85         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.038     0.051    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.097ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.942ns  (logic 0.266ns (3.832%)  route 6.676ns (96.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.297   105.209    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.209    
  -------------------------------------------------------------------
                         slack                                 12.097    

Slack (MET) :             12.097ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.942ns  (logic 0.266ns (3.832%)  route 6.676ns (96.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.297   105.209    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.209    
  -------------------------------------------------------------------
                         slack                                 12.097    

Slack (MET) :             12.097ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.942ns  (logic 0.266ns (3.832%)  route 6.676ns (96.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.297   105.209    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.209    
  -------------------------------------------------------------------
                         slack                                 12.097    

Slack (MET) :             12.099ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.940ns  (logic 0.266ns (3.833%)  route 6.674ns (96.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.295   105.207    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.207    
  -------------------------------------------------------------------
                         slack                                 12.099    

Slack (MET) :             12.099ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.940ns  (logic 0.266ns (3.833%)  route 6.674ns (96.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.295   105.207    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.207    
  -------------------------------------------------------------------
                         slack                                 12.099    

Slack (MET) :             12.099ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.940ns  (logic 0.266ns (3.833%)  route 6.674ns (96.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.295   105.207    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.207    
  -------------------------------------------------------------------
                         slack                                 12.099    

Slack (MET) :             12.099ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.940ns  (logic 0.266ns (3.833%)  route 6.674ns (96.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.379   104.869    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.043   104.912 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.295   105.207    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X1Y94          FDRE (Setup_fdre_C_R)       -0.304   117.306    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.306    
                         arrival time                        -105.207    
  -------------------------------------------------------------------
                         slack                                 12.099    

Slack (MET) :             12.173ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.969ns  (logic 0.266ns (3.817%)  route 6.703ns (96.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.410   104.899    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.043   104.942 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.293   105.236    DISPLAY/P2S_LED/buff_0
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.201   117.409    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.409    
                         arrival time                        -105.236    
  -------------------------------------------------------------------
                         slack                                 12.173    

Slack (MET) :             12.173ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.969ns  (logic 0.266ns (3.817%)  route 6.703ns (96.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.410   104.899    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.043   104.942 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.293   105.236    DISPLAY/P2S_LED/buff_0
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.201   117.409    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.409    
                         arrival time                        -105.236    
  -------------------------------------------------------------------
                         slack                                 12.173    

Slack (MET) :             12.173ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.969ns  (logic 0.266ns (3.817%)  route 6.703ns (96.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 118.656 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.733ns = ( 98.267 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    98.267    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    98.490 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.410   104.899    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.043   104.942 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.293   105.236    DISPLAY/P2S_LED/buff_0
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.562   118.656    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.825    
                         clock uncertainty           -0.215   117.610    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.201   117.409    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.409    
                         arrival time                        -105.236    
  -------------------------------------------------------------------
                         slack                                 12.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.006     0.067    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.006     0.067    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.006     0.067    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.100ns (2.898%)  route 3.351ns (97.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.351     3.030    DISPLAY/P2S_SEG/rst_all
    SLICE_X6Y89          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y89          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y89          FDRE (Hold_fdre_C_R)         0.006     0.066    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.100ns (2.898%)  route 3.351ns (97.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.351     3.030    DISPLAY/P2S_SEG/rst_all
    SLICE_X6Y89          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y89          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y89          FDRE (Hold_fdre_C_R)         0.006     0.066    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/rst_all
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X3Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/rst_all
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X3Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/rst_all
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[6]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X3Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.100ns (2.899%)  route 3.350ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  rst_all_reg/Q
                         net (fo=1324, routed)        3.350     3.029    DISPLAY/rst_all
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[7]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X3Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.015ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.128ns (3.631%)  route 3.397ns (96.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        3.323     3.003    DISPLAY/P2S_SEG/rst_all
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.028     3.031 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.074     3.105    DISPLAY/P2S_SEG/buff
    SLICE_X6Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y88          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y88          FDSE (Hold_fdse_C_CE)        0.030     0.090    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  3.015    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.505ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][25]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.223ns (3.274%)  route 6.588ns (96.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.575ns = ( 50.575 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.588     5.078    core/register/rst_all
    SLICE_X26Y53         FDCE                                         f  core/register/register_reg[14][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.501    50.575    core/register/debug_clk
    SLICE_X26Y53         FDCE                                         r  core/register/register_reg[14][25]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.886    
                         clock uncertainty           -0.095    49.791    
    SLICE_X26Y53         FDCE (Recov_fdce_C_CLR)     -0.208    49.583    core/register/register_reg[14][25]
  -------------------------------------------------------------------
                         required time                         49.583    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 44.505    

Slack (MET) :             44.592ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.223ns (3.317%)  route 6.500ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.573ns = ( 50.573 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.500     4.990    core/register/rst_all
    SLICE_X31Y56         FDCE                                         f  core/register/register_reg[5][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.499    50.573    core/register/debug_clk
    SLICE_X31Y56         FDCE                                         r  core/register/register_reg[5][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.884    
                         clock uncertainty           -0.095    49.789    
    SLICE_X31Y56         FDCE (Recov_fdce_C_CLR)     -0.208    49.581    core/register/register_reg[5][20]
  -------------------------------------------------------------------
                         required time                         49.581    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 44.592    

Slack (MET) :             44.612ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.223ns (3.331%)  route 6.472ns (96.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns = ( 50.566 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.472     4.962    core/register/rst_all
    SLICE_X39Y59         FDCE                                         f  core/register/register_reg[25][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.492    50.566    core/register/debug_clk
    SLICE_X39Y59         FDCE                                         r  core/register/register_reg[25][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.877    
                         clock uncertainty           -0.095    49.782    
    SLICE_X39Y59         FDCE (Recov_fdce_C_CLR)     -0.208    49.574    core/register/register_reg[25][20]
  -------------------------------------------------------------------
                         required time                         49.574    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                 44.612    

Slack (MET) :             44.669ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 0.223ns (3.331%)  route 6.472ns (96.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns = ( 50.566 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.472     4.962    core/register/rst_all
    SLICE_X38Y59         FDCE                                         f  core/register/register_reg[22][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.492    50.566    core/register/debug_clk
    SLICE_X38Y59         FDCE                                         r  core/register/register_reg[22][2]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.877    
                         clock uncertainty           -0.095    49.782    
    SLICE_X38Y59         FDCE (Recov_fdce_C_CLR)     -0.151    49.631    core/register/register_reg[22][2]
  -------------------------------------------------------------------
                         required time                         49.631    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                 44.669    

Slack (MET) :             44.711ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.223ns (3.373%)  route 6.387ns (96.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns = ( 50.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.387     4.877    core/register/rst_all
    SLICE_X15Y56         FDCE                                         f  core/register/register_reg[28][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.506    50.580    core/register/debug_clk
    SLICE_X15Y56         FDCE                                         r  core/register/register_reg[28][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.891    
                         clock uncertainty           -0.095    49.796    
    SLICE_X15Y56         FDCE (Recov_fdce_C_CLR)     -0.208    49.588    core/register/register_reg[28][19]
  -------------------------------------------------------------------
                         required time                         49.588    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 44.711    

Slack (MET) :             44.711ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.223ns (3.373%)  route 6.387ns (96.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns = ( 50.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.387     4.877    core/register/rst_all
    SLICE_X15Y56         FDCE                                         f  core/register/register_reg[28][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.506    50.580    core/register/debug_clk
    SLICE_X15Y56         FDCE                                         r  core/register/register_reg[28][3]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.891    
                         clock uncertainty           -0.095    49.796    
    SLICE_X15Y56         FDCE (Recov_fdce_C_CLR)     -0.208    49.588    core/register/register_reg[28][3]
  -------------------------------------------------------------------
                         required time                         49.588    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 44.711    

Slack (MET) :             44.723ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.223ns (3.384%)  route 6.367ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.571ns = ( 50.571 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.367     4.857    core/register/rst_all
    SLICE_X32Y59         FDCE                                         f  core/register/register_reg[19][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.497    50.571    core/register/debug_clk
    SLICE_X32Y59         FDCE                                         r  core/register/register_reg[19][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.882    
                         clock uncertainty           -0.095    49.787    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.208    49.579    core/register/register_reg[19][20]
  -------------------------------------------------------------------
                         required time                         49.579    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 44.723    

Slack (MET) :             44.723ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.223ns (3.384%)  route 6.367ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.571ns = ( 50.571 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.367     4.857    core/register/rst_all
    SLICE_X32Y59         FDCE                                         f  core/register/register_reg[19][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.497    50.571    core/register/debug_clk
    SLICE_X32Y59         FDCE                                         r  core/register/register_reg[19][7]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.882    
                         clock uncertainty           -0.095    49.787    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.208    49.579    core/register/register_reg[19][7]
  -------------------------------------------------------------------
                         required time                         49.579    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 44.723    

Slack (MET) :             44.754ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.223ns (3.399%)  route 6.338ns (96.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 50.574 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.338     4.828    core/register/rst_all
    SLICE_X30Y51         FDCE                                         f  core/register/register_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.500    50.574    core/register/debug_clk
    SLICE_X30Y51         FDCE                                         r  core/register/register_reg[1][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.885    
                         clock uncertainty           -0.095    49.790    
    SLICE_X30Y51         FDCE (Recov_fdce_C_CLR)     -0.208    49.582    core/register/register_reg[1][21]
  -------------------------------------------------------------------
                         required time                         49.582    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 44.754    

Slack (MET) :             44.768ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[18][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 0.223ns (3.373%)  route 6.387ns (96.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns = ( 50.580 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.733ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.861    -1.733    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.223    -1.510 f  rst_all_reg/Q
                         net (fo=1324, routed)        6.387     4.877    core/register/rst_all
    SLICE_X14Y56         FDCE                                         f  core/register/register_reg[18][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        1.506    50.580    core/register/debug_clk
    SLICE_X14Y56         FDCE                                         r  core/register/register_reg[18][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.891    
                         clock uncertainty           -0.095    49.796    
    SLICE_X14Y56         FDCE (Recov_fdce_C_CLR)     -0.151    49.645    core/register/register_reg[18][1]
  -------------------------------------------------------------------
                         required time                         49.645    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                 44.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.100ns (6.465%)  route 1.447ns (93.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.447     1.126    core/reg_ID_EX/rst_all
    SLICE_X24Y34         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.996     0.856    core/reg_ID_EX/debug_clk
    SLICE_X24Y34         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[1]/C
                         clock pessimism              0.266     1.122    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.069     1.053    core/reg_ID_EX/IR_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/WR_EX_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.100ns (6.465%)  route 1.447ns (93.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.447     1.126    core/reg_ID_EX/rst_all
    SLICE_X24Y34         FDCE                                         f  core/reg_ID_EX/WR_EX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.996     0.856    core/reg_ID_EX/debug_clk
    SLICE_X24Y34         FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
                         clock pessimism              0.266     1.122    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.069     1.053    core/reg_ID_EX/WR_EX_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_EXE_MEM/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_EXE_MEM/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[3]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_EXE_MEM/IR_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_EXE_MEM/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_EXE_MEM/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_EXE_MEM/PCurrent_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_MEM_WB/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_MEM_WB/IR_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_MEM_WB/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[4]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_MEM_WB/IR_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_MEM_WB/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[5]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_MEM_WB/IR_WB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_MEM_WB/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_MEM_WB/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_MEM_WB/PCurrent_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.100ns (5.900%)  route 1.595ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.772    -0.421    clk_cpu
    SLICE_X1Y19          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100    -0.321 f  rst_all_reg/Q
                         net (fo=1324, routed)        1.595     1.274    core/reg_MEM_WB/rst_all
    SLICE_X10Y56         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2574, routed)        0.936     0.796    core/reg_MEM_WB/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/C
                         clock pessimism              0.266     1.062    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.050     1.012    core/reg_MEM_WB/PCurrent_WB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    





