Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 18 12:19:21 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fetching_ip_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 3.989ns (45.735%)  route 4.733ns (54.265%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.584     9.571    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.695 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.695    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 3.989ns (46.037%)  route 4.676ns (53.963%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.527     9.514    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.638 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     9.638    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 3.989ns (46.379%)  route 4.612ns (53.621%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.463     9.450    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X52Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.574 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     9.574    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X52Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 3.989ns (46.456%)  route 4.598ns (53.544%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.449     9.436    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X51Y53         LUT4 (Prop_lut4_I1_O)        0.124     9.560 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     9.560    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X51Y53         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 3.989ns (46.474%)  route 4.594ns (53.526%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.445     9.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.124     9.556 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     9.556    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X53Y51         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 3.984ns (46.467%)  route 4.590ns (53.533%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/DOBDO[0]
                         net (fo=2, routed)           2.613     6.948    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[11]
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.118     7.066 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16/O
                         net (fo=1, routed)           0.616     7.682    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_16_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.326     8.008 f  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6/O
                         net (fo=2, routed)           0.854     8.863    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_6_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.987 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_2/O
                         net (fo=6, routed)           0.441     9.428    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
    SLICE_X53Y53         LUT4 (Prop_lut4_I3_O)        0.119     9.547 r  bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.547    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X53Y53         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y53         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y53         FDSE (Setup_fdse_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 4.023ns (49.263%)  route 4.143ns (50.737%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_2/DOBDO[0]
                         net (fo=2, routed)           1.567     5.902    bd_0_i/hls_inst/inst/grp_fetch_fu_66/q0[10]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.150     6.052 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_19/O
                         net (fo=1, routed)           0.452     6.505    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_19_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I5_O)        0.328     6.833 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_8/O
                         net (fo=2, routed)           1.897     8.730    bd_0_i/hls_inst/inst/grp_fetch_fu_66/int_ap_start_i_8_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.854 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_3/O
                         net (fo=1, routed)           0.162     9.015    bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_3_n_0
    SLICE_X52Y54         LUT4 (Prop_lut4_I3_O)        0.124     9.139 r  bd_0_i/hls_inst/inst/grp_fetch_fu_66/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.139    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X52Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y54         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=71, routed)          5.579     7.070    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_0
    SLICE_X90Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_1/O
                         net (fo=1, routed)           0.800     7.993    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3_i_1_n_0
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.807ns (12.072%)  route 5.878ns (87.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=146, routed)         1.546     2.997    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_0
    SLICE_X33Y42         LUT4 (Prop_lut4_I1_O)        0.329     3.326 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_10/O
                         net (fo=16, routed)          4.332     7.658    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_10_n_0
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y19         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    10.115    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_3
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.807ns (12.132%)  route 5.845ns (87.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X34Y52         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=146, routed)         1.571     3.022    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6_0
    SLICE_X33Y44         LUT4 (Prop_lut4_I1_O)        0.329     3.351 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_6/O
                         net (fo=16, routed)          4.273     7.625    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_3_i_6_n_0
    RAMB36_X5Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=353, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    10.121    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  2.496    




