

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_77_2'
================================================================
* Date:           Thu Apr 11 20:16:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.900 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  3.030 us|  3.030 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_2  |       99|       99|         2|          1|          1|    99|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_160_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln77_fu_154_p2               |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          18|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_fu_88              |   9|          2|   32|         64|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_fu_84                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_88              |  32|   0|   32|          0|
    |j_fu_84                  |   7|   0|    7|          0|
    |p_load_reg_230           |  32|   0|   32|          0|
    |tmp_last_fu_80           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|input_r_TVALID       |   in|    1|        axis|               input_r_V_data_V|       pointer|
|input_r_TDATA        |   in|   32|        axis|               input_r_V_data_V|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|tmp_data_2           |   in|   32|     ap_none|                     tmp_data_2|        scalar|
|sext_ln77_1          |   in|   62|     ap_none|                    sext_ln77_1|        scalar|
|input_r_TREADY       |  out|    1|        axis|               input_r_V_dest_V|       pointer|
|input_r_TDEST        |   in|    1|        axis|               input_r_V_dest_V|       pointer|
|input_r_TKEEP        |   in|    4|        axis|               input_r_V_keep_V|       pointer|
|input_r_TSTRB        |   in|    4|        axis|               input_r_V_strb_V|       pointer|
|input_r_TUSER        |   in|    1|        axis|               input_r_V_user_V|       pointer|
|input_r_TLAST        |   in|    1|        axis|               input_r_V_last_V|       pointer|
|input_r_TID          |   in|    1|        axis|                 input_r_V_id_V|       pointer|
|p_phi_out            |  out|    1|      ap_vld|                      p_phi_out|       pointer|
|p_phi_out_ap_vld     |  out|    1|      ap_vld|                      p_phi_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_last = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filt.cpp:77]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln77_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln77_1"   --->   Operation 8 'read' 'sext_ln77_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_2"   --->   Operation 9 'read' 'tmp_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln77_1_cast = sext i62 %sext_ln77_1_read"   --->   Operation 10 'sext' 'sext_ln77_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_11"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %tmp_data_2_read, i32 %empty"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln77 = store i7 0, i7 %j" [filt.cpp:77]   --->   Operation 15 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [filt.cpp:77]   --->   Operation 17 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln77 = icmp_eq  i7 %j_1, i7 99" [filt.cpp:77]   --->   Operation 19 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j_1, i7 1" [filt.cpp:77]   --->   Operation 20 'add' 'j_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc.split, void %for.end.exitStub" [filt.cpp:77]   --->   Operation 21 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [filt.cpp:86]   --->   Operation 22 'load' 'p_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%empty_21 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V" [filt.cpp:88]   --->   Operation 23 'read' 'empty_21' <Predicate = (!icmp_ln77)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i44 %empty_21" [filt.cpp:88]   --->   Operation 24 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_1 = extractvalue i44 %empty_21" [filt.cpp:88]   --->   Operation 25 'extractvalue' 'tmp_last_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %tmp_data, i32 %empty" [filt.cpp:88]   --->   Operation 26 'store' 'store_ln88' <Predicate = (!icmp_ln77)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln77 = store i7 %j_2, i7 %j" [filt.cpp:77]   --->   Operation 27 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln77 = store i1 %tmp_last_1, i1 %tmp_last" [filt.cpp:77]   --->   Operation 28 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_last_load = load i1 %tmp_last"   --->   Operation 35 'load' 'tmp_last_load' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_out, i1 %tmp_last_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 21.9>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln77_1_cast" [filt.cpp:77]   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:77]   --->   Operation 30 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99" [filt.cpp:77]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:77]   --->   Operation 32 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (21.9ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %p_load, i4 15" [filt.cpp:86]   --->   Operation 33 'write' 'write_ln86' <Predicate = true> <Delay = 21.9> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc" [filt.cpp:77]   --->   Operation 34 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_data_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln77_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_last                (alloca             ) [ 0110]
j                       (alloca             ) [ 0110]
empty                   (alloca             ) [ 0110]
sext_ln77_1_read        (read               ) [ 0000]
tmp_data_2_read         (read               ) [ 0000]
sext_ln77_1_cast        (sext               ) [ 0111]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln77              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
j_1                     (load               ) [ 0000]
specbitsmap_ln0         (specbitsmap        ) [ 0000]
icmp_ln77               (icmp               ) [ 0110]
j_2                     (add                ) [ 0000]
br_ln77                 (br                 ) [ 0000]
p_load                  (load               ) [ 0101]
empty_21                (read               ) [ 0000]
tmp_data                (extractvalue       ) [ 0000]
tmp_last_1              (extractvalue       ) [ 0000]
store_ln88              (store              ) [ 0000]
store_ln77              (store              ) [ 0000]
store_ln77              (store              ) [ 0000]
gmem_addr               (getelementptr      ) [ 0000]
specpipeline_ln77       (specpipeline       ) [ 0000]
speclooptripcount_ln77  (speclooptripcount  ) [ 0000]
specloopname_ln77       (specloopname       ) [ 0000]
write_ln86              (write              ) [ 0000]
br_ln77                 (br                 ) [ 0000]
tmp_last_load           (load               ) [ 0000]
write_ln0               (write              ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_data_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln77_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln77_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_phi_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_phi_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_last_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln77_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="62" slack="0"/>
<pin id="94" dir="0" index="1" bw="62" slack="0"/>
<pin id="95" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln77_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_data_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_2_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_21_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="44" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="4" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="0" index="6" bw="1" slack="0"/>
<pin id="112" dir="0" index="7" bw="1" slack="0"/>
<pin id="113" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln86_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln77_1_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="62" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_1_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln77_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln77_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_data_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="44" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_last_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="44" slack="0"/>
<pin id="175" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln88_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln77_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln77_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="2"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_last_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_load/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_last_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="215" class="1005" name="empty_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="222" class="1005" name="sext_ln77_1_cast_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="2"/>
<pin id="224" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln77_1_cast "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_load_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="92" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="98" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="104" pin="8"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="104" pin="8"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="160" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="173" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="192" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="205"><net_src comp="80" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="84" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="218"><net_src comp="88" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="225"><net_src comp="137" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="233"><net_src comp="166" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: input_r_V_data_V | {}
	Port: input_r_V_keep_V | {}
	Port: input_r_V_strb_V | {}
	Port: input_r_V_user_V | {}
	Port: input_r_V_last_V | {}
	Port: input_r_V_id_V | {}
	Port: input_r_V_dest_V | {}
	Port: p_phi_out | {2 }
 - Input state : 
	Port: filt_Pipeline_VITIS_LOOP_77_2 : tmp_data_2 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : gmem | {}
	Port: filt_Pipeline_VITIS_LOOP_77_2 : sext_ln77_1 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_data_V | {2 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_keep_V | {2 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_strb_V | {2 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_user_V | {2 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_last_V | {2 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_id_V | {2 }
	Port: filt_Pipeline_VITIS_LOOP_77_2 : input_r_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln77 : 1
	State 2
		icmp_ln77 : 1
		j_2 : 1
		br_ln77 : 2
		store_ln88 : 1
		store_ln77 : 2
		store_ln77 : 1
		write_ln0 : 1
	State 3
		write_ln86 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln77_fu_154      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|    add   |          j_2_fu_160         |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          | sext_ln77_1_read_read_fu_92 |    0    |    0    |
|   read   |  tmp_data_2_read_read_fu_98 |    0    |    0    |
|          |     empty_21_read_fu_104    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln86_write_fu_122   |    0    |    0    |
|          |    write_ln0_write_fu_130   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |   sext_ln77_1_cast_fu_137   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|       tmp_data_fu_169       |    0    |    0    |
|          |      tmp_last_1_fu_173      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_215     |   32   |
|        j_reg_208       |    7   |
|     p_load_reg_230     |   32   |
|sext_ln77_1_cast_reg_222|   64   |
|    tmp_last_reg_202    |    1   |
+------------------------+--------+
|          Total         |   136  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   136  |    -   |
+-----------+--------+--------+
|   Total   |   136  |   28   |
+-----------+--------+--------+
