
reynolds_switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000557c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800563c  0800563c  0001563c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005734  08005734  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08005734  08005734  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005734  08005734  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005734  08005734  00015734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005738  08005738  00015738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800573c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000860  20000070  080057a8  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  080057a8  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dab5  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000255a  00000000  00000000  0002db8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e10  00000000  00000000  000300e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000abd  00000000  00000000  00030ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001448e  00000000  00000000  000319b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010494  00000000  00000000  00045e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007be86  00000000  00000000  000562d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003594  00000000  00000000  000d2160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000d56f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005624 	.word	0x08005624

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005624 	.word	0x08005624

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <button_setup>:

#include "button.h"


uint8_t button_setup(button_t *button, button_gpio_t hardware_input)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	1d3b      	adds	r3, r7, #4
 800022a:	6019      	str	r1, [r3, #0]
 800022c:	605a      	str	r2, [r3, #4]

	button->hardware_input = hardware_input;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	1d3a      	adds	r2, r7, #4
 8000232:	3304      	adds	r3, #4
 8000234:	ca03      	ldmia	r2!, {r0, r1}
 8000236:	c303      	stmia	r3!, {r0, r1}
	button->edge = BUTTON_EDGE_NOT_DETECTED;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	2200      	movs	r2, #0
 800023c:	705a      	strb	r2, [r3, #1]
	button->edge_attended = BUTTON_ISR_ATTENDED;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2200      	movs	r2, #0
 8000242:	70da      	strb	r2, [r3, #3]
	button->debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	2200      	movs	r2, #0
 8000248:	731a      	strb	r2, [r3, #12]
	button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2201      	movs	r2, #1
 800024e:	735a      	strb	r2, [r3, #13]
	button->debounce_idx = 0;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	2200      	movs	r2, #0
 8000254:	611a      	str	r2, [r3, #16]
	button->debounce_count_limit = 1;
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	2201      	movs	r2, #1
 800025a:	615a      	str	r2, [r3, #20]
	button->push_status = BUTTON_PUSH_OFF;//For push button only
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	2200      	movs	r2, #0
 8000260:	709a      	strb	r2, [r3, #2]

	return 0;
 8000262:	2300      	movs	r3, #0

}
 8000264:	0018      	movs	r0, r3
 8000266:	46bd      	mov	sp, r7
 8000268:	b004      	add	sp, #16
 800026a:	bd80      	pop	{r7, pc}

0800026c <button_debounce_fsm>:


uint8_t button_debounce_fsm(button_t *button)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b088      	sub	sp, #32
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
	button_debounce_state_fsm_t debounce_fsm_state = button->debounce_fsm_state;
 8000274:	211f      	movs	r1, #31
 8000276:	187b      	adds	r3, r7, r1
 8000278:	687a      	ldr	r2, [r7, #4]
 800027a:	7b12      	ldrb	r2, [r2, #12]
 800027c:	701a      	strb	r2, [r3, #0]
	button_edge_t edge = button->edge;
 800027e:	2317      	movs	r3, #23
 8000280:	18fb      	adds	r3, r7, r3
 8000282:	687a      	ldr	r2, [r7, #4]
 8000284:	7852      	ldrb	r2, [r2, #1]
 8000286:	701a      	strb	r2, [r3, #0]
	uint32_t debounce_idx = button->debounce_idx;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	691b      	ldr	r3, [r3, #16]
 800028c:	61bb      	str	r3, [r7, #24]
	uint32_t debounce_count_limit = button->debounce_count_limit;
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	613b      	str	r3, [r7, #16]
	button_status_t button_status;

	switch(debounce_fsm_state)
 8000294:	187b      	adds	r3, r7, r1
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b02      	cmp	r3, #2
 800029a:	d022      	beq.n	80002e2 <button_debounce_fsm+0x76>
 800029c:	dc36      	bgt.n	800030c <button_debounce_fsm+0xa0>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d002      	beq.n	80002a8 <button_debounce_fsm+0x3c>
 80002a2:	2b01      	cmp	r3, #1
 80002a4:	d011      	beq.n	80002ca <button_debounce_fsm+0x5e>
 80002a6:	e031      	b.n	800030c <button_debounce_fsm+0xa0>
	{
		case BUTTON_DEBOUNCE_IDLE:

			if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	7b5b      	ldrb	r3, [r3, #13]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d132      	bne.n	8000316 <button_debounce_fsm+0xaa>
			{
				if(debounce_count_limit == 0)
 80002b0:	693b      	ldr	r3, [r7, #16]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d104      	bne.n	80002c0 <button_debounce_fsm+0x54>
				{
					debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80002b6:	231f      	movs	r3, #31
 80002b8:	18fb      	adds	r3, r7, r3
 80002ba:	2202      	movs	r2, #2
 80002bc:	701a      	strb	r2, [r3, #0]
				else
				{
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
				}
			}
			break;
 80002be:	e02a      	b.n	8000316 <button_debounce_fsm+0xaa>
					debounce_fsm_state = BUTTON_DEBOUNCE_WAIT;
 80002c0:	231f      	movs	r3, #31
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	2201      	movs	r2, #1
 80002c6:	701a      	strb	r2, [r3, #0]
			break;
 80002c8:	e025      	b.n	8000316 <button_debounce_fsm+0xaa>
		case BUTTON_DEBOUNCE_WAIT:

			if(debounce_idx >= debounce_count_limit)
 80002ca:	69ba      	ldr	r2, [r7, #24]
 80002cc:	693b      	ldr	r3, [r7, #16]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d303      	bcc.n	80002da <button_debounce_fsm+0x6e>
			{
				debounce_fsm_state = BUTTON_DEBOUNCE_CLEAR_LOCK;
 80002d2:	231f      	movs	r3, #31
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	2202      	movs	r2, #2
 80002d8:	701a      	strb	r2, [r3, #0]
			}
			debounce_idx++;
 80002da:	69bb      	ldr	r3, [r7, #24]
 80002dc:	3301      	adds	r3, #1
 80002de:	61bb      	str	r3, [r7, #24]

			break;
 80002e0:	e01a      	b.n	8000318 <button_debounce_fsm+0xac>
		case BUTTON_DEBOUNCE_CLEAR_LOCK:

			button->edge_attended = BUTTON_ISR_UNATTENDED;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2202      	movs	r2, #2
 80002e6:	70da      	strb	r2, [r3, #3]
			button->debounce_idx = 0;
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	2200      	movs	r2, #0
 80002ec:	611a      	str	r2, [r3, #16]
			button->debounce_lock = BUTTON_DEBOUNCE_LOCK_OFF;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	2201      	movs	r2, #1
 80002f2:	735a      	strb	r2, [r3, #13]
			button_get_status(button, &button_status);
 80002f4:	230f      	movs	r3, #15
 80002f6:	18fa      	adds	r2, r7, r3
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	0011      	movs	r1, r2
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 f843 	bl	8000388 <button_get_status>

			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 8000302:	231f      	movs	r3, #31
 8000304:	18fb      	adds	r3, r7, r3
 8000306:	2200      	movs	r2, #0
 8000308:	701a      	strb	r2, [r3, #0]

			break;
 800030a:	e005      	b.n	8000318 <button_debounce_fsm+0xac>
		default:
			debounce_fsm_state = BUTTON_DEBOUNCE_IDLE;
 800030c:	231f      	movs	r3, #31
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]
			break;
 8000314:	e000      	b.n	8000318 <button_debounce_fsm+0xac>
			break;
 8000316:	46c0      	nop			; (mov r8, r8)
	}

	button->debounce_fsm_state = debounce_fsm_state;
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	221f      	movs	r2, #31
 800031c:	18ba      	adds	r2, r7, r2
 800031e:	7812      	ldrb	r2, [r2, #0]
 8000320:	731a      	strb	r2, [r3, #12]
	button->edge = edge;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	2217      	movs	r2, #23
 8000326:	18ba      	adds	r2, r7, r2
 8000328:	7812      	ldrb	r2, [r2, #0]
 800032a:	705a      	strb	r2, [r3, #1]
	button->debounce_idx = debounce_idx;
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	69ba      	ldr	r2, [r7, #24]
 8000330:	611a      	str	r2, [r3, #16]

	return 0;
 8000332:	2300      	movs	r3, #0
}
 8000334:	0018      	movs	r0, r3
 8000336:	46bd      	mov	sp, r7
 8000338:	b008      	add	sp, #32
 800033a:	bd80      	pop	{r7, pc}

0800033c <button_positive_edge_detected>:

}


uint8_t button_positive_edge_detected(button_t *button)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]

	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	7b5b      	ldrb	r3, [r3, #13]
 8000348:	2b01      	cmp	r3, #1
 800034a:	d105      	bne.n	8000358 <button_positive_edge_detected+0x1c>
	{
		button->edge = BUTTON_EDGE_POSITIVE;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2202      	movs	r2, #2
 8000350:	705a      	strb	r2, [r3, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2200      	movs	r2, #0
 8000356:	735a      	strb	r2, [r3, #13]
	}
	return 0;
 8000358:	2300      	movs	r3, #0
}
 800035a:	0018      	movs	r0, r3
 800035c:	46bd      	mov	sp, r7
 800035e:	b002      	add	sp, #8
 8000360:	bd80      	pop	{r7, pc}

08000362 <button_negative_edge_detected>:

uint8_t button_negative_edge_detected(button_t *button)
{
 8000362:	b580      	push	{r7, lr}
 8000364:	b082      	sub	sp, #8
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	7b5b      	ldrb	r3, [r3, #13]
 800036e:	2b01      	cmp	r3, #1
 8000370:	d105      	bne.n	800037e <button_negative_edge_detected+0x1c>
	{
		button->edge = BUTTON_EDGE_NEGATIVE;
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	2201      	movs	r2, #1
 8000376:	705a      	strb	r2, [r3, #1]
		button->debounce_lock = BUTTON_DEBOUNCE_LOCK_ON;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	2200      	movs	r2, #0
 800037c:	735a      	strb	r2, [r3, #13]
	}
	return 0;
 800037e:	2300      	movs	r3, #0
}
 8000380:	0018      	movs	r0, r3
 8000382:	46bd      	mov	sp, r7
 8000384:	b002      	add	sp, #8
 8000386:	bd80      	pop	{r7, pc}

08000388 <button_get_status>:
	button->edge = BUTTON_EDGE_NOT_DETECTED;
	return 0;
}

uint8_t button_get_status(button_t *button, button_status_t *status)
{
 8000388:	b5b0      	push	{r4, r5, r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]
	GPIO_PinState pin_value;
	pin_value = HAL_GPIO_ReadPin(button->hardware_input.port,
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	685a      	ldr	r2, [r3, #4]
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	891b      	ldrh	r3, [r3, #8]
 800039a:	250f      	movs	r5, #15
 800039c:	197c      	adds	r4, r7, r5
 800039e:	0019      	movs	r1, r3
 80003a0:	0010      	movs	r0, r2
 80003a2:	f003 fbcf 	bl	8003b44 <HAL_GPIO_ReadPin>
 80003a6:	0003      	movs	r3, r0
 80003a8:	7023      	strb	r3, [r4, #0]
												button->hardware_input.pin);
	if(pin_value == GPIO_PIN_SET)
 80003aa:	197b      	adds	r3, r7, r5
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	d103      	bne.n	80003ba <button_get_status+0x32>
	{
		button->status = BUTTON_ON;
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	2201      	movs	r2, #1
 80003b6:	701a      	strb	r2, [r3, #0]
 80003b8:	e002      	b.n	80003c0 <button_get_status+0x38>
	}
	else
	{
		button->status = BUTTON_OFF;
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	2200      	movs	r2, #0
 80003be:	701a      	strb	r2, [r3, #0]
	}

	*status = button->status;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	781a      	ldrb	r2, [r3, #0]
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	701a      	strb	r2, [r3, #0]

	return 0;
 80003c8:	2300      	movs	r3, #0
}
 80003ca:	0018      	movs	r0, r3
 80003cc:	46bd      	mov	sp, r7
 80003ce:	b004      	add	sp, #16
 80003d0:	bdb0      	pop	{r4, r5, r7, pc}

080003d2 <button_check_isr_request>:


uint8_t button_check_isr_request(button_t button,
									button_isr_status_t *button_isr_status,
									button_edge_t *edge)
{
 80003d2:	b084      	sub	sp, #16
 80003d4:	b5b0      	push	{r4, r5, r7, lr}
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	250c      	movs	r5, #12
 80003da:	1d2c      	adds	r4, r5, #4
 80003dc:	19e4      	adds	r4, r4, r7
 80003de:	6020      	str	r0, [r4, #0]
 80003e0:	6061      	str	r1, [r4, #4]
 80003e2:	60a2      	str	r2, [r4, #8]
 80003e4:	60e3      	str	r3, [r4, #12]
	*button_isr_status = button.edge_attended;
 80003e6:	0029      	movs	r1, r5
 80003e8:	1d0b      	adds	r3, r1, #4
 80003ea:	19db      	adds	r3, r3, r7
 80003ec:	78da      	ldrb	r2, [r3, #3]
 80003ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003f0:	701a      	strb	r2, [r3, #0]
	*edge = button.edge;
 80003f2:	1d0b      	adds	r3, r1, #4
 80003f4:	19db      	adds	r3, r3, r7
 80003f6:	785a      	ldrb	r2, [r3, #1]
 80003f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003fa:	701a      	strb	r2, [r3, #0]
	return 0;
 80003fc:	2300      	movs	r3, #0
}
 80003fe:	0018      	movs	r0, r3
 8000400:	46bd      	mov	sp, r7
 8000402:	bcb0      	pop	{r4, r5, r7}
 8000404:	bc08      	pop	{r3}
 8000406:	b004      	add	sp, #16
 8000408:	4718      	bx	r3

0800040a <deadline_timer_setup>:
#include "deadline_timer.h"

//TODO: (High) fix this to include seconds
uint8_t deadline_timer_setup(deadline_timer_t *deadline_timer,
												timer_clock_t deadline)
{
 800040a:	b082      	sub	sp, #8
 800040c:	b5b0      	push	{r4, r5, r7, lr}
 800040e:	b086      	sub	sp, #24
 8000410:	af04      	add	r7, sp, #16
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	2418      	movs	r4, #24
 8000416:	1939      	adds	r1, r7, r4
 8000418:	600a      	str	r2, [r1, #0]
 800041a:	604b      	str	r3, [r1, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	2260      	movs	r2, #96	; 0x60
 8000420:	2100      	movs	r1, #0
 8000422:	5499      	strb	r1, [r3, r2]

	timer_clock_clear(&deadline_timer->time_current);
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	0018      	movs	r0, r3
 8000428:	f000 f8bc 	bl	80005a4 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_initial);
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	3330      	adds	r3, #48	; 0x30
 8000430:	0018      	movs	r0, r3
 8000432:	f000 f8b7 	bl	80005a4 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_goal);
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	3348      	adds	r3, #72	; 0x48
 800043a:	0018      	movs	r0, r3
 800043c:	f000 f8b2 	bl	80005a4 <timer_clock_clear>
	timer_clock_set_time(&deadline_timer->deadline, deadline);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	3318      	adds	r3, #24
 8000444:	001d      	movs	r5, r3
 8000446:	193c      	adds	r4, r7, r4
 8000448:	466b      	mov	r3, sp
 800044a:	0018      	movs	r0, r3
 800044c:	0023      	movs	r3, r4
 800044e:	3308      	adds	r3, #8
 8000450:	2210      	movs	r2, #16
 8000452:	0019      	movs	r1, r3
 8000454:	f005 f8dc 	bl	8005610 <memcpy>
 8000458:	6822      	ldr	r2, [r4, #0]
 800045a:	6863      	ldr	r3, [r4, #4]
 800045c:	0028      	movs	r0, r5
 800045e:	f000 f8b5 	bl	80005cc <timer_clock_set_time>
	return 0;
 8000462:	2300      	movs	r3, #0

}
 8000464:	0018      	movs	r0, r3
 8000466:	46bd      	mov	sp, r7
 8000468:	b002      	add	sp, #8
 800046a:	bcb0      	pop	{r4, r5, r7}
 800046c:	bc08      	pop	{r3}
 800046e:	b002      	add	sp, #8
 8000470:	4718      	bx	r3

08000472 <deadline_timer_setup_shared_clock>:


uint8_t deadline_timer_setup_shared_clock(deadline_timer_t *deadline_timer,
												timer_clock_t *time_current,
												timer_clock_t deadline)
{
 8000472:	b082      	sub	sp, #8
 8000474:	b5b0      	push	{r4, r5, r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af04      	add	r7, sp, #16
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	6039      	str	r1, [r7, #0]
 800047e:	2418      	movs	r4, #24
 8000480:	1939      	adds	r1, r7, r4
 8000482:	600a      	str	r2, [r1, #0]
 8000484:	604b      	str	r3, [r1, #4]
//	timer_clock_t *temp;

	deadline_timer->deadline_expired = TIMER_EXPIRED_FALSE;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	2260      	movs	r2, #96	; 0x60
 800048a:	2100      	movs	r1, #0
 800048c:	5499      	strb	r1, [r3, r2]



//	deadline_timer->time_current = time_current;
	deadline_timer_assign_current(&deadline_timer->time_current, time_current);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	683a      	ldr	r2, [r7, #0]
 8000492:	0011      	movs	r1, r2
 8000494:	0018      	movs	r0, r3
 8000496:	f000 f823 	bl	80004e0 <deadline_timer_assign_current>

//	timer_clock_clear(&deadline_timer->time_current);
	timer_clock_clear(&deadline_timer->time_initial);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	3330      	adds	r3, #48	; 0x30
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 f880 	bl	80005a4 <timer_clock_clear>
	timer_clock_clear(&deadline_timer->time_goal);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	3348      	adds	r3, #72	; 0x48
 80004a8:	0018      	movs	r0, r3
 80004aa:	f000 f87b 	bl	80005a4 <timer_clock_clear>
	timer_clock_set_time(&deadline_timer->deadline, deadline);
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	3318      	adds	r3, #24
 80004b2:	001d      	movs	r5, r3
 80004b4:	193c      	adds	r4, r7, r4
 80004b6:	466b      	mov	r3, sp
 80004b8:	0018      	movs	r0, r3
 80004ba:	0023      	movs	r3, r4
 80004bc:	3308      	adds	r3, #8
 80004be:	2210      	movs	r2, #16
 80004c0:	0019      	movs	r1, r3
 80004c2:	f005 f8a5 	bl	8005610 <memcpy>
 80004c6:	6822      	ldr	r2, [r4, #0]
 80004c8:	6863      	ldr	r3, [r4, #4]
 80004ca:	0028      	movs	r0, r5
 80004cc:	f000 f87e 	bl	80005cc <timer_clock_set_time>
	return 0;
 80004d0:	2300      	movs	r3, #0
}
 80004d2:	0018      	movs	r0, r3
 80004d4:	46bd      	mov	sp, r7
 80004d6:	b002      	add	sp, #8
 80004d8:	bcb0      	pop	{r4, r5, r7}
 80004da:	bc08      	pop	{r3}
 80004dc:	b002      	add	sp, #8
 80004de:	4718      	bx	r3

080004e0 <deadline_timer_assign_current>:


void deadline_timer_assign_current(timer_clock_t *time_current,
											timer_clock_t *time_current_2)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	6039      	str	r1, [r7, #0]
	time_current = time_current_2;
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	607b      	str	r3, [r7, #4]
}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	46bd      	mov	sp, r7
 80004f2:	b002      	add	sp, #8
 80004f4:	bd80      	pop	{r7, pc}

080004f6 <deadline_timer_force_expiration>:


uint8_t deadline_timer_force_expiration(deadline_timer_t *deadline_timer)
{
 80004f6:	b580      	push	{r7, lr}
 80004f8:	b082      	sub	sp, #8
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
	deadline_timer->deadline_expired = TIMER_EXPIRED_TRUE;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2260      	movs	r2, #96	; 0x60
 8000502:	2101      	movs	r1, #1
 8000504:	5499      	strb	r1, [r3, r2]
	return 0;
 8000506:	2300      	movs	r3, #0
}
 8000508:	0018      	movs	r0, r3
 800050a:	46bd      	mov	sp, r7
 800050c:	b002      	add	sp, #8
 800050e:	bd80      	pop	{r7, pc}

08000510 <deadline_timer_check>:
uint8_t deadline_timer_check(deadline_timer_t *deadline_timer,
								deadline_timer_expired_t *deadline_expired)
{
 8000510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000512:	b087      	sub	sp, #28
 8000514:	af02      	add	r7, sp, #8
 8000516:	6078      	str	r0, [r7, #4]
 8000518:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 800051a:	260f      	movs	r6, #15
 800051c:	19bb      	adds	r3, r7, r6
 800051e:	2200      	movs	r2, #0
 8000520:	701a      	strb	r2, [r3, #0]
	//TODO: (High) fix this to include seconds

//	deadline_timer_expired_t deadline_expired_sec = TIMER_EXPIRED_FALSE;
	deadline_timer_expired_t deadline_expired_msec = TIMER_EXPIRED_FALSE;
 8000522:	250e      	movs	r5, #14
 8000524:	197b      	adds	r3, r7, r5
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]

//	uint32_t time_current = deadline_timer->time_current.msec;
//	uint32_t deadline = deadline_timer->deadline.msec;
//	uint32_t time_initial = deadline_timer->time_initial.msec;

	deadline_timer_compare_check(deadline_timer->time_current.msec,
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6898      	ldr	r0, [r3, #8]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	6a19      	ldr	r1, [r3, #32]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000536:	4c0a      	ldr	r4, [pc, #40]	; (8000560 <deadline_timer_check+0x50>)
 8000538:	197b      	adds	r3, r7, r5
 800053a:	9300      	str	r3, [sp, #0]
 800053c:	0023      	movs	r3, r4
 800053e:	f000 f881 	bl	8000644 <deadline_timer_compare_check>
											deadline_timer->deadline.msec,
											deadline_timer->time_initial.msec,
											DEADLINE_MAX_MSEC,
											&deadline_expired_msec);

	*deadline_expired = deadline_expired_msec;
 8000542:	197b      	adds	r3, r7, r5
 8000544:	781a      	ldrb	r2, [r3, #0]
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	701a      	strb	r2, [r3, #0]
	deadline_timer->deadline_expired = deadline_expired_msec;
 800054a:	197b      	adds	r3, r7, r5
 800054c:	7819      	ldrb	r1, [r3, #0]
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	2260      	movs	r2, #96	; 0x60
 8000552:	5499      	strb	r1, [r3, r2]
	return status;
 8000554:	19bb      	adds	r3, r7, r6
 8000556:	781b      	ldrb	r3, [r3, #0]

}
 8000558:	0018      	movs	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	b005      	add	sp, #20
 800055e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000560:	3b9aca00 	.word	0x3b9aca00

08000564 <deadline_timer_count>:

uint8_t deadline_timer_count(deadline_timer_t *deadline_timer)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	deadline_timer_increment(&deadline_timer->time_current);
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	0018      	movs	r0, r3
 8000570:	f000 f846 	bl	8000600 <deadline_timer_increment>
	return 0;
 8000574:	2300      	movs	r3, #0
}
 8000576:	0018      	movs	r0, r3
 8000578:	46bd      	mov	sp, r7
 800057a:	b002      	add	sp, #8
 800057c:	bd80      	pop	{r7, pc}

0800057e <deadline_timer_set_initial_time>:

	return 0;
}

uint8_t deadline_timer_set_initial_time(deadline_timer_t *deadline_timer)
{
 800057e:	b580      	push	{r7, lr}
 8000580:	b082      	sub	sp, #8
 8000582:	af00      	add	r7, sp, #0
 8000584:	6078      	str	r0, [r7, #4]
	//memcpy fails after several assignations.
	//copy uint32_t variables directly to avoid a race condition
	deadline_timer->time_initial.counts = deadline_timer->time_current.counts;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681a      	ldr	r2, [r3, #0]
 800058a:	685b      	ldr	r3, [r3, #4]
 800058c:	6879      	ldr	r1, [r7, #4]
 800058e:	630a      	str	r2, [r1, #48]	; 0x30
 8000590:	634b      	str	r3, [r1, #52]	; 0x34
	deadline_timer->time_initial.msec = deadline_timer->time_current.msec;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689a      	ldr	r2, [r3, #8]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	639a      	str	r2, [r3, #56]	; 0x38


	return 0;
 800059a:	2300      	movs	r3, #0
}
 800059c:	0018      	movs	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	b002      	add	sp, #8
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <timer_clock_clear>:
	return 0;
}


uint8_t timer_clock_clear(timer_clock_t *timer)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	timer->counts = 0;
 80005ac:	6879      	ldr	r1, [r7, #4]
 80005ae:	2200      	movs	r2, #0
 80005b0:	2300      	movs	r3, #0
 80005b2:	600a      	str	r2, [r1, #0]
 80005b4:	604b      	str	r3, [r1, #4]
	timer->msec = 0;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
	timer->sec = 0;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
	return 0;
 80005c2:	2300      	movs	r3, #0
}
 80005c4:	0018      	movs	r0, r3
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b002      	add	sp, #8
 80005ca:	bd80      	pop	{r7, pc}

080005cc <timer_clock_set_time>:

uint8_t timer_clock_set_time(timer_clock_t *timer, timer_clock_t new_time)
{
 80005cc:	b082      	sub	sp, #8
 80005ce:	b580      	push	{r7, lr}
 80005d0:	b082      	sub	sp, #8
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	6078      	str	r0, [r7, #4]
 80005d6:	2010      	movs	r0, #16
 80005d8:	1839      	adds	r1, r7, r0
 80005da:	600a      	str	r2, [r1, #0]
 80005dc:	604b      	str	r3, [r1, #4]
	timer->msec = new_time.msec;
 80005de:	0001      	movs	r1, r0
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	689a      	ldr	r2, [r3, #8]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	609a      	str	r2, [r3, #8]
	timer->sec = new_time.sec;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	68da      	ldr	r2, [r3, #12]
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	60da      	str	r2, [r3, #12]
	return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	0018      	movs	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b002      	add	sp, #8
 80005f8:	bc80      	pop	{r7}
 80005fa:	bc08      	pop	{r3}
 80005fc:	b002      	add	sp, #8
 80005fe:	4718      	bx	r3

08000600 <deadline_timer_increment>:
	sec = timer.sec;
	return 0;
}

uint8_t deadline_timer_increment(timer_clock_t *timer)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]

	timer->msec++;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	689b      	ldr	r3, [r3, #8]
 800060c:	1c5a      	adds	r2, r3, #1
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	609a      	str	r2, [r3, #8]
	timer->counts++;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	2001      	movs	r0, #1
 800061a:	2100      	movs	r1, #0
 800061c:	1812      	adds	r2, r2, r0
 800061e:	414b      	adcs	r3, r1
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	600a      	str	r2, [r1, #0]
 8000624:	604b      	str	r3, [r1, #4]

	if(timer->msec >= DEADLINE_MAX_MSEC )
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	4a05      	ldr	r2, [pc, #20]	; (8000640 <deadline_timer_increment+0x40>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d902      	bls.n	8000636 <deadline_timer_increment+0x36>
	{
//		timer->sec++;
		timer->msec = 0;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2200      	movs	r2, #0
 8000634:	609a      	str	r2, [r3, #8]
//	if(timer->counts >= (DEADLINE_MAX_COUNT) )
//	{
//		timer->counts = 0;
//	}

	return 0;
 8000636:	2300      	movs	r3, #0
}
 8000638:	0018      	movs	r0, r3
 800063a:	46bd      	mov	sp, r7
 800063c:	b002      	add	sp, #8
 800063e:	bd80      	pop	{r7, pc}
 8000640:	3b9ac9ff 	.word	0x3b9ac9ff

08000644 <deadline_timer_compare_check>:
uint8_t deadline_timer_compare_check(uint32_t time_current,
								uint32_t deadline,
								uint32_t time_initial,
								uint32_t max_time,
								deadline_timer_expired_t *deadline_expired)
{
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
 800064a:	6178      	str	r0, [r7, #20]
 800064c:	6139      	str	r1, [r7, #16]
 800064e:	60fa      	str	r2, [r7, #12]
 8000650:	60bb      	str	r3, [r7, #8]
	uint8_t status = 0;
 8000652:	2317      	movs	r3, #23
 8000654:	2208      	movs	r2, #8
 8000656:	189b      	adds	r3, r3, r2
 8000658:	19db      	adds	r3, r3, r7
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
	int64_t remaining = 0;
 800065e:	2200      	movs	r2, #0
 8000660:	2300      	movs	r3, #0
 8000662:	623a      	str	r2, [r7, #32]
 8000664:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t deadline_difference = 0;
 8000666:	2300      	movs	r3, #0
 8000668:	61bb      	str	r3, [r7, #24]

	remaining = ((int64_t) time_current) - ((int64_t) time_initial);
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	603b      	str	r3, [r7, #0]
 800066e:	2300      	movs	r3, #0
 8000670:	607b      	str	r3, [r7, #4]
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	001c      	movs	r4, r3
 8000676:	2300      	movs	r3, #0
 8000678:	001d      	movs	r5, r3
 800067a:	683a      	ldr	r2, [r7, #0]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	1b12      	subs	r2, r2, r4
 8000680:	41ab      	sbcs	r3, r5
 8000682:	623a      	str	r2, [r7, #32]
 8000684:	627b      	str	r3, [r7, #36]	; 0x24

	if(remaining < 0)
 8000686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000688:	2b00      	cmp	r3, #0
 800068a:	da07      	bge.n	800069c <deadline_timer_compare_check+0x58>
	{
		remaining = (max_time - time_initial) + time_current;
 800068c:	68ba      	ldr	r2, [r7, #8]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	1ad2      	subs	r2, r2, r3
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	18d3      	adds	r3, r2, r3
 8000696:	623b      	str	r3, [r7, #32]
 8000698:	2300      	movs	r3, #0
 800069a:	627b      	str	r3, [r7, #36]	; 0x24

	}
	deadline_difference = (uint32_t) remaining;
 800069c:	6a3b      	ldr	r3, [r7, #32]
 800069e:	61bb      	str	r3, [r7, #24]

	if(deadline_difference >= deadline)
 80006a0:	69bb      	ldr	r3, [r7, #24]
 80006a2:	693a      	ldr	r2, [r7, #16]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d803      	bhi.n	80006b0 <deadline_timer_compare_check+0x6c>
	{
		*deadline_expired = TIMER_EXPIRED_TRUE;
 80006a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	e002      	b.n	80006b6 <deadline_timer_compare_check+0x72>
	}
	else
	{
		*deadline_expired = TIMER_EXPIRED_FALSE;
 80006b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
	}

	return status;
 80006b6:	2317      	movs	r3, #23
 80006b8:	2208      	movs	r2, #8
 80006ba:	189b      	adds	r3, r3, r2
 80006bc:	19db      	adds	r3, r3, r7
 80006be:	781b      	ldrb	r3, [r3, #0]
}
 80006c0:	0018      	movs	r0, r3
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b00a      	add	sp, #40	; 0x28
 80006c6:	bdb0      	pop	{r4, r5, r7, pc}

080006c8 <HAL_DIRECT_LINK_conf_as_input>:

/* USER CODE BEGIN 0 */

void HAL_DIRECT_LINK_conf_as_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b089      	sub	sp, #36	; 0x24
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	0008      	movs	r0, r1
 80006d2:	0011      	movs	r1, r2
 80006d4:	1cbb      	adds	r3, r7, #2
 80006d6:	1c02      	adds	r2, r0, #0
 80006d8:	801a      	strh	r2, [r3, #0]
 80006da:	1c7b      	adds	r3, r7, #1
 80006dc:	1c0a      	adds	r2, r1, #0
 80006de:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(irq_type);
 80006e0:	1c7b      	adds	r3, r7, #1
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b25b      	sxtb	r3, r3
 80006e6:	0018      	movs	r0, r3
 80006e8:	f002 ffd5 	bl	8003696 <HAL_NVIC_DisableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ec:	240c      	movs	r4, #12
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	0018      	movs	r0, r3
 80006f2:	2314      	movs	r3, #20
 80006f4:	001a      	movs	r2, r3
 80006f6:	2100      	movs	r1, #0
 80006f8:	f004 ff44 	bl	8005584 <memset>

	HAL_GPIO_DeInit(port, pin);
 80006fc:	1cbb      	adds	r3, r7, #2
 80006fe:	881a      	ldrh	r2, [r3, #0]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	0011      	movs	r1, r2
 8000704:	0018      	movs	r0, r3
 8000706:	f003 f94d 	bl	80039a4 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 800070a:	1cbb      	adds	r3, r7, #2
 800070c:	881a      	ldrh	r2, [r3, #0]
 800070e:	193b      	adds	r3, r7, r4
 8000710:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2200      	movs	r2, #0
 8000716:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800071e:	193a      	adds	r2, r7, r4
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	0011      	movs	r1, r2
 8000724:	0018      	movs	r0, r3
 8000726:	f002 ffd3 	bl	80036d0 <HAL_GPIO_Init>

//	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);

}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b009      	add	sp, #36	; 0x24
 8000730:	bd90      	pop	{r4, r7, pc}
	...

08000734 <HAL_DIRECT_LINK_conf_as_interrupt_input>:

void HAL_DIRECT_LINK_conf_as_interrupt_input(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	0008      	movs	r0, r1
 800073e:	0011      	movs	r1, r2
 8000740:	1cbb      	adds	r3, r7, #2
 8000742:	1c02      	adds	r2, r0, #0
 8000744:	801a      	strh	r2, [r3, #0]
 8000746:	1c7b      	adds	r3, r7, #1
 8000748:	1c0a      	adds	r2, r1, #0
 800074a:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074c:	240c      	movs	r4, #12
 800074e:	193b      	adds	r3, r7, r4
 8000750:	0018      	movs	r0, r3
 8000752:	2314      	movs	r3, #20
 8000754:	001a      	movs	r2, r3
 8000756:	2100      	movs	r1, #0
 8000758:	f004 ff14 	bl	8005584 <memset>
	HAL_GPIO_DeInit(port, pin);
 800075c:	1cbb      	adds	r3, r7, #2
 800075e:	881a      	ldrh	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f003 f91d 	bl	80039a4 <HAL_GPIO_DeInit>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 800076a:	1cbb      	adds	r3, r7, #2
 800076c:	881a      	ldrh	r2, [r3, #0]
 800076e:	193b      	adds	r3, r7, r4
 8000770:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000772:	193b      	adds	r3, r7, r4
 8000774:	4a0e      	ldr	r2, [pc, #56]	; (80007b0 <HAL_DIRECT_LINK_conf_as_interrupt_input+0x7c>)
 8000776:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	193b      	adds	r3, r7, r4
 800077a:	2200      	movs	r2, #0
 800077c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 800077e:	193a      	adds	r2, r7, r4
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	0011      	movs	r1, r2
 8000784:	0018      	movs	r0, r3
 8000786:	f002 ffa3 	bl	80036d0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(irq_type, 0, 3);
 800078a:	1c7b      	adds	r3, r7, #1
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b25b      	sxtb	r3, r3
 8000790:	2203      	movs	r2, #3
 8000792:	2100      	movs	r1, #0
 8000794:	0018      	movs	r0, r3
 8000796:	f002 ff59 	bl	800364c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(irq_type);
 800079a:	1c7b      	adds	r3, r7, #1
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b25b      	sxtb	r3, r3
 80007a0:	0018      	movs	r0, r3
 80007a2:	f002 ff68 	bl	8003676 <HAL_NVIC_EnableIRQ>


}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b009      	add	sp, #36	; 0x24
 80007ac:	bd90      	pop	{r4, r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	10110000 	.word	0x10110000

080007b4 <HAL_DIRECT_LINK_conf_as_output>:



void HAL_DIRECT_LINK_conf_as_output(GPIO_TypeDef *port, uint16_t pin,
															IRQn_Type irq_type)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b089      	sub	sp, #36	; 0x24
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	0008      	movs	r0, r1
 80007be:	0011      	movs	r1, r2
 80007c0:	1cbb      	adds	r3, r7, #2
 80007c2:	1c02      	adds	r2, r0, #0
 80007c4:	801a      	strh	r2, [r3, #0]
 80007c6:	1c7b      	adds	r3, r7, #1
 80007c8:	1c0a      	adds	r2, r1, #0
 80007ca:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	240c      	movs	r4, #12
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	0018      	movs	r0, r3
 80007d2:	2314      	movs	r3, #20
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f004 fed4 	bl	8005584 <memset>

	HAL_NVIC_DisableIRQ(irq_type);
 80007dc:	1c7b      	adds	r3, r7, #1
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	b25b      	sxtb	r3, r3
 80007e2:	0018      	movs	r0, r3
 80007e4:	f002 ff57 	bl	8003696 <HAL_NVIC_DisableIRQ>
	HAL_GPIO_DeInit(port, pin);
 80007e8:	1cbb      	adds	r3, r7, #2
 80007ea:	881a      	ldrh	r2, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	0011      	movs	r1, r2
 80007f0:	0018      	movs	r0, r3
 80007f2:	f003 f8d7 	bl	80039a4 <HAL_GPIO_DeInit>


	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = pin;
 80007f6:	1cbb      	adds	r3, r7, #2
 80007f8:	881a      	ldrh	r2, [r3, #0]
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2201      	movs	r2, #1
 8000804:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080c:	187b      	adds	r3, r7, r1
 800080e:	2203      	movs	r2, #3
 8000810:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8000812:	187a      	adds	r2, r7, r1
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	0011      	movs	r1, r2
 8000818:	0018      	movs	r0, r3
 800081a:	f002 ff59 	bl	80036d0 <HAL_GPIO_Init>


	__HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB7);
 800081e:	4b05      	ldr	r3, [pc, #20]	; (8000834 <HAL_DIRECT_LINK_conf_as_output+0x80>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	4b04      	ldr	r3, [pc, #16]	; (8000834 <HAL_DIRECT_LINK_conf_as_output+0x80>)
 8000824:	2180      	movs	r1, #128	; 0x80
 8000826:	0289      	lsls	r1, r1, #10
 8000828:	430a      	orrs	r2, r1
 800082a:	601a      	str	r2, [r3, #0]

}
 800082c:	46c0      	nop			; (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	b009      	add	sp, #36	; 0x24
 8000832:	bd90      	pop	{r4, r7, pc}
 8000834:	40010000 	.word	0x40010000

08000838 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b08b      	sub	sp, #44	; 0x2c
 800083c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083e:	2414      	movs	r4, #20
 8000840:	193b      	adds	r3, r7, r4
 8000842:	0018      	movs	r0, r3
 8000844:	2314      	movs	r3, #20
 8000846:	001a      	movs	r2, r3
 8000848:	2100      	movs	r1, #0
 800084a:	f004 fe9b 	bl	8005584 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084e:	4b73      	ldr	r3, [pc, #460]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000850:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000852:	4b72      	ldr	r3, [pc, #456]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000854:	2104      	movs	r1, #4
 8000856:	430a      	orrs	r2, r1
 8000858:	635a      	str	r2, [r3, #52]	; 0x34
 800085a:	4b70      	ldr	r3, [pc, #448]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 800085c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800085e:	2204      	movs	r2, #4
 8000860:	4013      	ands	r3, r2
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000866:	4b6d      	ldr	r3, [pc, #436]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800086a:	4b6c      	ldr	r3, [pc, #432]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 800086c:	2120      	movs	r1, #32
 800086e:	430a      	orrs	r2, r1
 8000870:	635a      	str	r2, [r3, #52]	; 0x34
 8000872:	4b6a      	ldr	r3, [pc, #424]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000876:	2220      	movs	r2, #32
 8000878:	4013      	ands	r3, r2
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	4b67      	ldr	r3, [pc, #412]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000882:	4b66      	ldr	r3, [pc, #408]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000884:	2101      	movs	r1, #1
 8000886:	430a      	orrs	r2, r1
 8000888:	635a      	str	r2, [r3, #52]	; 0x34
 800088a:	4b64      	ldr	r3, [pc, #400]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 800088c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800088e:	2201      	movs	r2, #1
 8000890:	4013      	ands	r3, r2
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	4b61      	ldr	r3, [pc, #388]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 8000898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800089a:	4b60      	ldr	r3, [pc, #384]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 800089c:	2102      	movs	r1, #2
 800089e:	430a      	orrs	r2, r1
 80008a0:	635a      	str	r2, [r3, #52]	; 0x34
 80008a2:	4b5e      	ldr	r3, [pc, #376]	; (8000a1c <MX_GPIO_Init+0x1e4>)
 80008a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008a6:	2202      	movs	r2, #2
 80008a8:	4013      	ands	r3, r2
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UV_OUTB_Pin|SERIN_Pin, GPIO_PIN_RESET);
 80008ae:	23c0      	movs	r3, #192	; 0xc0
 80008b0:	021b      	lsls	r3, r3, #8
 80008b2:	485b      	ldr	r0, [pc, #364]	; (8000a20 <MX_GPIO_Init+0x1e8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	0019      	movs	r1, r3
 80008b8:	f003 f961 	bl	8003b7e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 80008bc:	4959      	ldr	r1, [pc, #356]	; (8000a24 <MX_GPIO_Init+0x1ec>)
 80008be:	23a0      	movs	r3, #160	; 0xa0
 80008c0:	05db      	lsls	r3, r3, #23
 80008c2:	2200      	movs	r2, #0
 80008c4:	0018      	movs	r0, r3
 80008c6:	f003 f95a 	bl	8003b7e <HAL_GPIO_WritePin>
                          |LAMP1_OUTB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LAMP1_OUTA_GPIO_Port, LAMP1_OUTA_Pin, GPIO_PIN_RESET);
 80008ca:	4b57      	ldr	r3, [pc, #348]	; (8000a28 <MX_GPIO_Init+0x1f0>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	2140      	movs	r1, #64	; 0x40
 80008d0:	0018      	movs	r0, r3
 80008d2:	f003 f954 	bl	8003b7e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = UV_OUTB_Pin|SERIN_Pin;
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	22c0      	movs	r2, #192	; 0xc0
 80008da:	0212      	lsls	r2, r2, #8
 80008dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	2201      	movs	r2, #1
 80008e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2200      	movs	r2, #0
 80008ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	4a4b      	ldr	r2, [pc, #300]	; (8000a20 <MX_GPIO_Init+0x1e8>)
 80008f4:	0019      	movs	r1, r3
 80008f6:	0010      	movs	r0, r2
 80008f8:	f002 feea 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	2204      	movs	r2, #4
 8000900:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000902:	193b      	adds	r3, r7, r4
 8000904:	2200      	movs	r2, #0
 8000906:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	193b      	adds	r3, r7, r4
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 800090e:	193b      	adds	r3, r7, r4
 8000910:	4a46      	ldr	r2, [pc, #280]	; (8000a2c <MX_GPIO_Init+0x1f4>)
 8000912:	0019      	movs	r1, r3
 8000914:	0010      	movs	r0, r2
 8000916:	f002 fedb 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = UV_OUTA_Pin|LED_Pin|LAMP2_OUTB_Pin|LAMP2_OUTA_Pin
 800091a:	193b      	adds	r3, r7, r4
 800091c:	4a41      	ldr	r2, [pc, #260]	; (8000a24 <MX_GPIO_Init+0x1ec>)
 800091e:	601a      	str	r2, [r3, #0]
                          |LAMP1_OUTB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	193b      	adds	r3, r7, r4
 8000922:	2201      	movs	r2, #1
 8000924:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	193b      	adds	r3, r7, r4
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	193a      	adds	r2, r7, r4
 8000934:	23a0      	movs	r3, #160	; 0xa0
 8000936:	05db      	lsls	r3, r3, #23
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f002 fec8 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UV_IN_Pin;
 8000940:	193b      	adds	r3, r7, r4
 8000942:	2204      	movs	r2, #4
 8000944:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	4a39      	ldr	r2, [pc, #228]	; (8000a30 <MX_GPIO_Init+0x1f8>)
 800094a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	193b      	adds	r3, r7, r4
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(UV_IN_GPIO_Port, &GPIO_InitStruct);
 8000952:	193a      	adds	r2, r7, r4
 8000954:	23a0      	movs	r3, #160	; 0xa0
 8000956:	05db      	lsls	r3, r3, #23
 8000958:	0011      	movs	r1, r2
 800095a:	0018      	movs	r0, r3
 800095c:	f002 feb8 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LAMP2_IN_Pin|LAMP1_IN_Pin;
 8000960:	193b      	adds	r3, r7, r4
 8000962:	2282      	movs	r2, #130	; 0x82
 8000964:	0092      	lsls	r2, r2, #2
 8000966:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000968:	193b      	adds	r3, r7, r4
 800096a:	4a32      	ldr	r2, [pc, #200]	; (8000a34 <MX_GPIO_Init+0x1fc>)
 800096c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000974:	193a      	adds	r2, r7, r4
 8000976:	23a0      	movs	r3, #160	; 0xa0
 8000978:	05db      	lsls	r3, r3, #23
 800097a:	0011      	movs	r1, r2
 800097c:	0018      	movs	r0, r3
 800097e:	f002 fea7 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIP_IN1_Pin|DIP_IN2_Pin;
 8000982:	193b      	adds	r3, r7, r4
 8000984:	2260      	movs	r2, #96	; 0x60
 8000986:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000988:	193b      	adds	r3, r7, r4
 800098a:	2200      	movs	r2, #0
 800098c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	193b      	adds	r3, r7, r4
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000994:	193a      	adds	r2, r7, r4
 8000996:	23a0      	movs	r3, #160	; 0xa0
 8000998:	05db      	lsls	r3, r3, #23
 800099a:	0011      	movs	r1, r2
 800099c:	0018      	movs	r0, r3
 800099e:	f002 fe97 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP1_OUTA_Pin;
 80009a2:	193b      	adds	r3, r7, r4
 80009a4:	2240      	movs	r2, #64	; 0x40
 80009a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	193b      	adds	r3, r7, r4
 80009aa:	2201      	movs	r2, #1
 80009ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LAMP1_OUTA_GPIO_Port, &GPIO_InitStruct);
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	4a1a      	ldr	r2, [pc, #104]	; (8000a28 <MX_GPIO_Init+0x1f0>)
 80009be:	0019      	movs	r1, r3
 80009c0:	0010      	movs	r0, r2
 80009c2:	f002 fe85 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRLINK_Pin;
 80009c6:	0021      	movs	r1, r4
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2280      	movs	r2, #128	; 0x80
 80009cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	4a19      	ldr	r2, [pc, #100]	; (8000a38 <MX_GPIO_Init+0x200>)
 80009d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2200      	movs	r2, #0
 80009d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIRLINK_GPIO_Port, &GPIO_InitStruct);
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	4a12      	ldr	r2, [pc, #72]	; (8000a28 <MX_GPIO_Init+0x1f0>)
 80009de:	0019      	movs	r1, r3
 80009e0:	0010      	movs	r0, r2
 80009e2:	f002 fe75 	bl	80036d0 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PC14);
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <MX_GPIO_Init+0x204>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b14      	ldr	r3, [pc, #80]	; (8000a3c <MX_GPIO_Init+0x204>)
 80009ec:	2180      	movs	r1, #128	; 0x80
 80009ee:	0449      	lsls	r1, r1, #17
 80009f0:	430a      	orrs	r2, r1
 80009f2:	601a      	str	r2, [r3, #0]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2100      	movs	r1, #0
 80009f8:	2006      	movs	r0, #6
 80009fa:	f002 fe27 	bl	800364c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80009fe:	2006      	movs	r0, #6
 8000a00:	f002 fe39 	bl	8003676 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2100      	movs	r1, #0
 8000a08:	2007      	movs	r0, #7
 8000a0a:	f002 fe1f 	bl	800364c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000a0e:	2007      	movs	r0, #7
 8000a10:	f002 fe31 	bl	8003676 <HAL_NVIC_EnableIRQ>

}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b00b      	add	sp, #44	; 0x2c
 8000a1a:	bd90      	pop	{r4, r7, pc}
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	50000800 	.word	0x50000800
 8000a24:	00000583 	.word	0x00000583
 8000a28:	50000400 	.word	0x50000400
 8000a2c:	50001400 	.word	0x50001400
 8000a30:	10210000 	.word	0x10210000
 8000a34:	10310000 	.word	0x10310000
 8000a38:	10110000 	.word	0x10110000
 8000a3c:	40010000 	.word	0x40010000

08000a40 <led_signal_setup>:
 */

#include "led_indicator.h"

uint8_t led_signal_setup(led_signal_t *led_signal, led_signal_gpio_t gpio)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	6019      	str	r1, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
	led_signal->gpio = gpio;
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	1d3a      	adds	r2, r7, #4
 8000a52:	ca03      	ldmia	r2!, {r0, r1}
 8000a54:	c303      	stmia	r3!, {r0, r1}
	led_signal->type = LED_SIGNAL_OFF;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	2200      	movs	r2, #0
 8000a5a:	725a      	strb	r2, [r3, #9]

	return 0;
 8000a5c:	2300      	movs	r3, #0
}
 8000a5e:	0018      	movs	r0, r3
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b004      	add	sp, #16
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <led_signal_fsm>:



uint8_t led_signal_fsm(led_signal_t *led_signal)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b084      	sub	sp, #16
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
	led_signal_type_t type = led_signal->type;
 8000a6e:	210f      	movs	r1, #15
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	7a52      	ldrb	r2, [r2, #9]
 8000a76:	701a      	strb	r2, [r3, #0]

	switch(type)
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d01c      	beq.n	8000aba <led_signal_fsm+0x54>
 8000a80:	dc1d      	bgt.n	8000abe <led_signal_fsm+0x58>
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d014      	beq.n	8000ab0 <led_signal_fsm+0x4a>
 8000a86:	dc1a      	bgt.n	8000abe <led_signal_fsm+0x58>
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d002      	beq.n	8000a92 <led_signal_fsm+0x2c>
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d00a      	beq.n	8000aa6 <led_signal_fsm+0x40>
			led_signal_togle_fsm(led_signal);
			break;
		case LED_SIGNAL_BLINK_2:
			break;
		default:
			break;
 8000a90:	e015      	b.n	8000abe <led_signal_fsm+0x58>
			led_signal_turn_off(*led_signal);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6818      	ldr	r0, [r3, #0]
 8000a96:	6859      	ldr	r1, [r3, #4]
 8000a98:	689a      	ldr	r2, [r3, #8]
 8000a9a:	f000 f906 	bl	8000caa <led_signal_turn_off>
			led_signal->state = LED_SIGNAL_STATE_IDDLE;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	729a      	strb	r2, [r3, #10]
			break;
 8000aa4:	e00c      	b.n	8000ac0 <led_signal_fsm+0x5a>
			led_signal_solid_fsm(led_signal);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f000 f81e 	bl	8000aea <led_signal_solid_fsm>
			break;
 8000aae:	e007      	b.n	8000ac0 <led_signal_fsm+0x5a>
			led_signal_togle_fsm(led_signal);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 f870 	bl	8000b98 <led_signal_togle_fsm>
			break;
 8000ab8:	e002      	b.n	8000ac0 <led_signal_fsm+0x5a>
			break;
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	e000      	b.n	8000ac0 <led_signal_fsm+0x5a>
			break;
 8000abe:	46c0      	nop			; (mov r8, r8)
	}

	return 0;
 8000ac0:	2300      	movs	r3, #0
}
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b004      	add	sp, #16
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <led_signal_type_selector>:



uint8_t led_signal_type_selector(led_signal_t *led_signal,
												led_signal_type_t type)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b082      	sub	sp, #8
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	000a      	movs	r2, r1
 8000ad4:	1cfb      	adds	r3, r7, #3
 8000ad6:	701a      	strb	r2, [r3, #0]
	led_signal->type = type;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	1cfa      	adds	r2, r7, #3
 8000adc:	7812      	ldrb	r2, [r2, #0]
 8000ade:	725a      	strb	r2, [r3, #9]
	return 0;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b002      	add	sp, #8
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <led_signal_solid_fsm>:

uint8_t led_signal_solid_fsm(led_signal_t *led_signal)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
	led_signal_fsm_state_t state = led_signal->state;
 8000af2:	210f      	movs	r1, #15
 8000af4:	187b      	adds	r3, r7, r1
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	7a92      	ldrb	r2, [r2, #10]
 8000afa:	701a      	strb	r2, [r3, #0]
	led_signal_ctrl_t control = led_signal->control;
 8000afc:	230e      	movs	r3, #14
 8000afe:	18fb      	adds	r3, r7, r3
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	7a12      	ldrb	r2, [r2, #8]
 8000b04:	701a      	strb	r2, [r3, #0]


	switch(state)
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b04      	cmp	r3, #4
 8000b0c:	d027      	beq.n	8000b5e <led_signal_solid_fsm+0x74>
 8000b0e:	dc31      	bgt.n	8000b74 <led_signal_solid_fsm+0x8a>
 8000b10:	2b02      	cmp	r3, #2
 8000b12:	d01a      	beq.n	8000b4a <led_signal_solid_fsm+0x60>
 8000b14:	dc2e      	bgt.n	8000b74 <led_signal_solid_fsm+0x8a>
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d002      	beq.n	8000b20 <led_signal_solid_fsm+0x36>
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d00a      	beq.n	8000b34 <led_signal_solid_fsm+0x4a>
 8000b1e:	e029      	b.n	8000b74 <led_signal_solid_fsm+0x8a>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 8000b20:	230e      	movs	r3, #14
 8000b22:	18fb      	adds	r3, r7, r3
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d129      	bne.n	8000b7e <led_signal_solid_fsm+0x94>
			{
				state = LED_SIGNAL_STATE_ON;
 8000b2a:	230f      	movs	r3, #15
 8000b2c:	18fb      	adds	r3, r7, r3
 8000b2e:	2201      	movs	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000b32:	e024      	b.n	8000b7e <led_signal_solid_fsm+0x94>
		case LED_SIGNAL_STATE_ON:
			led_signal_turn_on(*led_signal);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	6859      	ldr	r1, [r3, #4]
 8000b3a:	689a      	ldr	r2, [r3, #8]
 8000b3c:	f000 f8a1 	bl	8000c82 <led_signal_turn_on>
			state = LED_SIGNAL_STATE_SOLID_ON;
 8000b40:	230f      	movs	r3, #15
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	2202      	movs	r2, #2
 8000b46:	701a      	strb	r2, [r3, #0]
			break;
 8000b48:	e01c      	b.n	8000b84 <led_signal_solid_fsm+0x9a>
		case LED_SIGNAL_STATE_SOLID_ON:

			if(control == LED_SIGNAL_CTRL_STOP)
 8000b4a:	230e      	movs	r3, #14
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d116      	bne.n	8000b82 <led_signal_solid_fsm+0x98>
			{
				state = LED_SIGNAL_STATE_END;
 8000b54:	230f      	movs	r3, #15
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	2204      	movs	r2, #4
 8000b5a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000b5c:	e011      	b.n	8000b82 <led_signal_solid_fsm+0x98>
		case LED_SIGNAL_STATE_END:
			led_signal_turn_off(*led_signal);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6818      	ldr	r0, [r3, #0]
 8000b62:	6859      	ldr	r1, [r3, #4]
 8000b64:	689a      	ldr	r2, [r3, #8]
 8000b66:	f000 f8a0 	bl	8000caa <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
			break;
 8000b72:	e007      	b.n	8000b84 <led_signal_solid_fsm+0x9a>
		default:
			state = LED_SIGNAL_STATE_IDDLE;
 8000b74:	230f      	movs	r3, #15
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]
			break;
 8000b7c:	e002      	b.n	8000b84 <led_signal_solid_fsm+0x9a>
			break;
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	e000      	b.n	8000b84 <led_signal_solid_fsm+0x9a>
			break;
 8000b82:	46c0      	nop			; (mov r8, r8)

	}

	led_signal->state = state;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	220f      	movs	r2, #15
 8000b88:	18ba      	adds	r2, r7, r2
 8000b8a:	7812      	ldrb	r2, [r2, #0]
 8000b8c:	729a      	strb	r2, [r3, #10]

	return 0;
 8000b8e:	2300      	movs	r3, #0
}
 8000b90:	0018      	movs	r0, r3
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b004      	add	sp, #16
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <led_signal_togle_fsm>:

uint8_t led_signal_togle_fsm(led_signal_t *led_signal)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
	led_signal_fsm_state_t state = led_signal->state;
 8000ba0:	210f      	movs	r1, #15
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	7a92      	ldrb	r2, [r2, #10]
 8000ba8:	701a      	strb	r2, [r3, #0]
	led_signal_ctrl_t control = led_signal->control;
 8000baa:	230e      	movs	r3, #14
 8000bac:	18fb      	adds	r3, r7, r3
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	7a12      	ldrb	r2, [r2, #8]
 8000bb2:	701a      	strb	r2, [r3, #0]


	switch(state)
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b04      	cmp	r3, #4
 8000bba:	d02d      	beq.n	8000c18 <led_signal_togle_fsm+0x80>
 8000bbc:	dc37      	bgt.n	8000c2e <led_signal_togle_fsm+0x96>
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	d01a      	beq.n	8000bf8 <led_signal_togle_fsm+0x60>
 8000bc2:	dc34      	bgt.n	8000c2e <led_signal_togle_fsm+0x96>
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d002      	beq.n	8000bce <led_signal_togle_fsm+0x36>
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d00a      	beq.n	8000be2 <led_signal_togle_fsm+0x4a>
 8000bcc:	e02f      	b.n	8000c2e <led_signal_togle_fsm+0x96>
	{
		case LED_SIGNAL_STATE_IDDLE:
			if(control == LED_SIGNAL_CTRL_START)
 8000bce:	230e      	movs	r3, #14
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d12f      	bne.n	8000c38 <led_signal_togle_fsm+0xa0>
			{
				state = LED_SIGNAL_STATE_ON;
 8000bd8:	230f      	movs	r3, #15
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	2201      	movs	r2, #1
 8000bde:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000be0:	e02a      	b.n	8000c38 <led_signal_togle_fsm+0xa0>
		case LED_SIGNAL_STATE_ON:
			led_signal_turn_on(*led_signal);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6818      	ldr	r0, [r3, #0]
 8000be6:	6859      	ldr	r1, [r3, #4]
 8000be8:	689a      	ldr	r2, [r3, #8]
 8000bea:	f000 f84a 	bl	8000c82 <led_signal_turn_on>
			state = LED_SIGNAL_STATE_TOGLE;
 8000bee:	230f      	movs	r3, #15
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	2203      	movs	r2, #3
 8000bf4:	701a      	strb	r2, [r3, #0]
			break;
 8000bf6:	e022      	b.n	8000c3e <led_signal_togle_fsm+0xa6>
		case LED_SIGNAL_STATE_TOGLE:

			led_signal_toggle(*led_signal);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6818      	ldr	r0, [r3, #0]
 8000bfc:	6859      	ldr	r1, [r3, #4]
 8000bfe:	689a      	ldr	r2, [r3, #8]
 8000c00:	f000 f867 	bl	8000cd2 <led_signal_toggle>
			if(control == LED_SIGNAL_CTRL_STOP)
 8000c04:	230e      	movs	r3, #14
 8000c06:	18fb      	adds	r3, r7, r3
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d116      	bne.n	8000c3c <led_signal_togle_fsm+0xa4>
			{
				state = LED_SIGNAL_STATE_END;
 8000c0e:	230f      	movs	r3, #15
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	2204      	movs	r2, #4
 8000c14:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000c16:	e011      	b.n	8000c3c <led_signal_togle_fsm+0xa4>
		case LED_SIGNAL_STATE_END:
			led_signal_turn_off(*led_signal);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6818      	ldr	r0, [r3, #0]
 8000c1c:	6859      	ldr	r1, [r3, #4]
 8000c1e:	689a      	ldr	r2, [r3, #8]
 8000c20:	f000 f843 	bl	8000caa <led_signal_turn_off>
			state = LED_SIGNAL_STATE_IDDLE;
 8000c24:	230f      	movs	r3, #15
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
			break;
 8000c2c:	e007      	b.n	8000c3e <led_signal_togle_fsm+0xa6>
		default:
			state = LED_SIGNAL_STATE_IDDLE;
 8000c2e:	230f      	movs	r3, #15
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
			break;
 8000c36:	e002      	b.n	8000c3e <led_signal_togle_fsm+0xa6>
			break;
 8000c38:	46c0      	nop			; (mov r8, r8)
 8000c3a:	e000      	b.n	8000c3e <led_signal_togle_fsm+0xa6>
			break;
 8000c3c:	46c0      	nop			; (mov r8, r8)

	}

	led_signal->state = state;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	220f      	movs	r2, #15
 8000c42:	18ba      	adds	r2, r7, r2
 8000c44:	7812      	ldrb	r2, [r2, #0]
 8000c46:	729a      	strb	r2, [r3, #10]

	return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	b004      	add	sp, #16
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <led_signal_start>:


uint8_t led_signal_start(led_signal_t *led_signal)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b082      	sub	sp, #8
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
	led_signal->control = LED_SIGNAL_CTRL_START;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	721a      	strb	r2, [r3, #8]

	return 0;
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	0018      	movs	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b002      	add	sp, #8
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <led_signal_stop>:
uint8_t led_signal_stop(led_signal_t *led_signal)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
	led_signal->control = LED_SIGNAL_CTRL_STOP;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2201      	movs	r2, #1
 8000c76:	721a      	strb	r2, [r3, #8]

	return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b002      	add	sp, #8
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <led_signal_turn_on>:

uint8_t led_signal_turn_on(led_signal_t led_signal)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b084      	sub	sp, #16
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	6018      	str	r0, [r3, #0]
 8000c8c:	6059      	str	r1, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin, GPIO_PIN_SET);
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	6818      	ldr	r0, [r3, #0]
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	889b      	ldrh	r3, [r3, #4]
 8000c98:	2201      	movs	r2, #1
 8000c9a:	0019      	movs	r1, r3
 8000c9c:	f002 ff6f 	bl	8003b7e <HAL_GPIO_WritePin>
	return 0;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b004      	add	sp, #16
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <led_signal_turn_off>:

uint8_t led_signal_turn_off(led_signal_t led_signal)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b084      	sub	sp, #16
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	6018      	str	r0, [r3, #0]
 8000cb4:	6059      	str	r1, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
	HAL_GPIO_WritePin(led_signal.gpio.port, led_signal.gpio.pin,
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	6818      	ldr	r0, [r3, #0]
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	889b      	ldrh	r3, [r3, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	0019      	movs	r1, r3
 8000cc4:	f002 ff5b 	bl	8003b7e <HAL_GPIO_WritePin>
													GPIO_PIN_RESET);
	return 0;
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	0018      	movs	r0, r3
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b004      	add	sp, #16
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <led_signal_toggle>:

uint8_t led_signal_toggle(led_signal_t led_signal)
{
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b084      	sub	sp, #16
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	6018      	str	r0, [r3, #0]
 8000cdc:	6059      	str	r1, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
	HAL_GPIO_TogglePin(led_signal.gpio.port, led_signal.gpio.pin);
 8000ce0:	1d3b      	adds	r3, r7, #4
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	889b      	ldrh	r3, [r3, #4]
 8000ce8:	0019      	movs	r1, r3
 8000cea:	0010      	movs	r0, r2
 8000cec:	f002 ff64 	bl	8003bb8 <HAL_GPIO_TogglePin>
	return 0;
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	b004      	add	sp, #16
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <light_setup>:
#include "lights.h"


uint8_t light_setup(light_t *light, light_gpio_t hardware_output_1,
												light_gpio_t hardware_output_2)
{
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	b590      	push	{r4, r7, lr}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	1d38      	adds	r0, r7, #4
 8000d06:	6001      	str	r1, [r0, #0]
 8000d08:	6042      	str	r2, [r0, #4]
 8000d0a:	2204      	movs	r2, #4
 8000d0c:	2418      	movs	r4, #24
 8000d0e:	1912      	adds	r2, r2, r4
 8000d10:	2108      	movs	r1, #8
 8000d12:	468c      	mov	ip, r1
 8000d14:	44bc      	add	ip, r7
 8000d16:	4462      	add	r2, ip
 8000d18:	6013      	str	r3, [r2, #0]

	light->hardware_output_1 = hardware_output_1;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	1d3a      	adds	r2, r7, #4
 8000d1e:	3304      	adds	r3, #4
 8000d20:	ca03      	ldmia	r2!, {r0, r1}
 8000d22:	c303      	stmia	r3!, {r0, r1}
	light->hardware_output_2 = hardware_output_2;
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2204      	movs	r2, #4
 8000d28:	1912      	adds	r2, r2, r4
 8000d2a:	2108      	movs	r1, #8
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	44bc      	add	ip, r7
 8000d30:	4462      	add	r2, ip
 8000d32:	330c      	adds	r3, #12
 8000d34:	ca03      	ldmia	r2!, {r0, r1}
 8000d36:	c303      	stmia	r3!, {r0, r1}
	light_deenergize(light);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f000 f978 	bl	8001030 <light_deenergize>
	light->light_status = LIGHT_OFF;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
	light->fsm_run_on = LIGHT_RUN_FALSE;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	2221      	movs	r2, #33	; 0x21
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	5499      	strb	r1, [r3, r2]
	light->fsm_run_off = LIGHT_RUN_FALSE;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	2222      	movs	r2, #34	; 0x22
 8000d52:	2101      	movs	r1, #1
 8000d54:	5499      	strb	r1, [r3, r2]
	light->fsm_pulse_counts = 1;
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	2201      	movs	r2, #1
 8000d5a:	619a      	str	r2, [r3, #24]
	return 0;
 8000d5c:	2300      	movs	r3, #0

}
 8000d5e:	0018      	movs	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	b005      	add	sp, #20
 8000d64:	bc90      	pop	{r4, r7}
 8000d66:	bc08      	pop	{r3}
 8000d68:	b002      	add	sp, #8
 8000d6a:	4718      	bx	r3

08000d6c <light_on_pulse_fsm>:
uint8_t light_on_pulse_fsm(light_t *light)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
	if( (light->fsm_run_on == LIGHT_RUN_TRUE) &&
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2221      	movs	r2, #33	; 0x21
 8000d78:	5c9b      	ldrb	r3, [r3, r2]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d111      	bne.n	8000da2 <light_on_pulse_fsm+0x36>
		(light->fsm_run_off != LIGHT_RUN_TRUE) )
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2222      	movs	r2, #34	; 0x22
 8000d82:	5c9b      	ldrb	r3, [r3, r2]
	if( (light->fsm_run_on == LIGHT_RUN_TRUE) &&
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d00c      	beq.n	8000da2 <light_on_pulse_fsm+0x36>
	{
		light_pulse_fsm(light, LIGHT_ON);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f000 f890 	bl	8000eb2 <light_pulse_fsm>

		if(light->fsm_status == LIGHT_STATE_STATUS_READY)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	7d1b      	ldrb	r3, [r3, #20]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d103      	bne.n	8000da2 <light_on_pulse_fsm+0x36>
		{
			light->fsm_run_on = LIGHT_RUN_FALSE;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2221      	movs	r2, #33	; 0x21
 8000d9e:	2101      	movs	r1, #1
 8000da0:	5499      	strb	r1, [r3, r2]
		}
	}
	return 0;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}

08000dac <light_off_pulse_fsm>:

uint8_t light_off_pulse_fsm(light_t *light)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	if( (light->fsm_run_off == LIGHT_RUN_TRUE) &&
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2222      	movs	r2, #34	; 0x22
 8000db8:	5c9b      	ldrb	r3, [r3, r2]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d111      	bne.n	8000de2 <light_off_pulse_fsm+0x36>
			(light->fsm_run_on != LIGHT_RUN_TRUE) )
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2221      	movs	r2, #33	; 0x21
 8000dc2:	5c9b      	ldrb	r3, [r3, r2]
	if( (light->fsm_run_off == LIGHT_RUN_TRUE) &&
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d00c      	beq.n	8000de2 <light_off_pulse_fsm+0x36>
	{
		light_pulse_fsm(light, LIGHT_OFF);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2100      	movs	r1, #0
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f000 f870 	bl	8000eb2 <light_pulse_fsm>

		if(light->fsm_status == LIGHT_STATE_STATUS_READY)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	7d1b      	ldrb	r3, [r3, #20]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d103      	bne.n	8000de2 <light_off_pulse_fsm+0x36>
		{
			light->fsm_run_off = LIGHT_RUN_FALSE;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2222      	movs	r2, #34	; 0x22
 8000dde:	2101      	movs	r1, #1
 8000de0:	5499      	strb	r1, [r3, r2]
		}
	}

	return 0;
 8000de2:	2300      	movs	r3, #0
}
 8000de4:	0018      	movs	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	b002      	add	sp, #8
 8000dea:	bd80      	pop	{r7, pc}

08000dec <light_ask_off_pulse_fsm>:


uint8_t light_ask_off_pulse_fsm(light_t *light)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000df4:	200f      	movs	r0, #15
 8000df6:	183b      	adds	r3, r7, r0
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
//	else
//	{
//		status = 1;
//	}

	light->fsm_run_on = LIGHT_RUN_FALSE;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2221      	movs	r2, #33	; 0x21
 8000e00:	2101      	movs	r1, #1
 8000e02:	5499      	strb	r1, [r3, r2]
	light->fsm_run_off = LIGHT_RUN_TRUE;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2222      	movs	r2, #34	; 0x22
 8000e08:	2100      	movs	r1, #0
 8000e0a:	5499      	strb	r1, [r3, r2]
	light->fsm_init = LIGHT_INIT_TRUE;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2223      	movs	r2, #35	; 0x23
 8000e10:	2100      	movs	r1, #0
 8000e12:	5499      	strb	r1, [r3, r2]
	light->fsm_state = LIGHT_STATE_IDLE;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2220      	movs	r2, #32
 8000e18:	2100      	movs	r1, #0
 8000e1a:	5499      	strb	r1, [r3, r2]
	status = 0;
 8000e1c:	183b      	adds	r3, r7, r0
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]

	return status;
 8000e22:	183b      	adds	r3, r7, r0
 8000e24:	781b      	ldrb	r3, [r3, #0]
}
 8000e26:	0018      	movs	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	b004      	add	sp, #16
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <light_ask_on_pulse_fsm>:
uint8_t light_ask_on_pulse_fsm(light_t *light)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b084      	sub	sp, #16
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000e36:	200f      	movs	r0, #15
 8000e38:	183b      	adds	r3, r7, r0
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
//	else
//	{
//		status = 1;
//	}

	light->fsm_run_on = LIGHT_RUN_TRUE;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2221      	movs	r2, #33	; 0x21
 8000e42:	2100      	movs	r1, #0
 8000e44:	5499      	strb	r1, [r3, r2]
	light->fsm_run_off = LIGHT_RUN_FALSE;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2222      	movs	r2, #34	; 0x22
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	5499      	strb	r1, [r3, r2]
	light->fsm_init = LIGHT_INIT_TRUE;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2223      	movs	r2, #35	; 0x23
 8000e52:	2100      	movs	r1, #0
 8000e54:	5499      	strb	r1, [r3, r2]
	light->fsm_state = LIGHT_STATE_IDLE;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2220      	movs	r2, #32
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	5499      	strb	r1, [r3, r2]

	return status;
 8000e5e:	183b      	adds	r3, r7, r0
 8000e60:	781b      	ldrb	r3, [r3, #0]
}
 8000e62:	0018      	movs	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b004      	add	sp, #16
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <light_check_init_fsm>:
uint8_t light_check_init_fsm(light_t light, light_fsm_init_t *init)
{
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	b5b0      	push	{r4, r5, r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	250c      	movs	r5, #12
 8000e72:	1d2c      	adds	r4, r5, #4
 8000e74:	19e4      	adds	r4, r4, r7
 8000e76:	6020      	str	r0, [r4, #0]
 8000e78:	6061      	str	r1, [r4, #4]
 8000e7a:	60a2      	str	r2, [r4, #8]
 8000e7c:	60e3      	str	r3, [r4, #12]
	*init = light.fsm_init;
 8000e7e:	1d2b      	adds	r3, r5, #4
 8000e80:	19db      	adds	r3, r3, r7
 8000e82:	2223      	movs	r2, #35	; 0x23
 8000e84:	5c9a      	ldrb	r2, [r3, r2]
 8000e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e88:	701a      	strb	r2, [r3, #0]
	return 0;
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bcb0      	pop	{r4, r5, r7}
 8000e92:	bc08      	pop	{r3}
 8000e94:	b004      	add	sp, #16
 8000e96:	4718      	bx	r3

08000e98 <light_acknowledge_init_fsm>:

uint8_t light_acknowledge_init_fsm(light_t *light)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	light->fsm_init = LIGHT_INIT_FALSE;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2223      	movs	r2, #35	; 0x23
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	5499      	strb	r1, [r3, r2]
	return 0;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	0018      	movs	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b002      	add	sp, #8
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <light_pulse_fsm>:



uint8_t light_pulse_fsm(light_t *light, light_status_t new_status)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b088      	sub	sp, #32
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	000a      	movs	r2, r1
 8000ebc:	1cfb      	adds	r3, r7, #3
 8000ebe:	701a      	strb	r2, [r3, #0]
	//TODO: (high) check if the implementation of this FSM is necessary

	light_fsm_state_t state = light->fsm_state;
 8000ec0:	201f      	movs	r0, #31
 8000ec2:	183b      	adds	r3, r7, r0
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	2120      	movs	r1, #32
 8000ec8:	5c52      	ldrb	r2, [r2, r1]
 8000eca:	701a      	strb	r2, [r3, #0]
//	light_fsm_init_t fsm_init = light->fsm_init;
	uint32_t fsm_pulse_counts = light->fsm_pulse_counts;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	613b      	str	r3, [r7, #16]
	uint32_t fsm_pulse_idx = light->fsm_pulse_idx;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	61bb      	str	r3, [r7, #24]
	light_fsm_status_t fsm_status = light->fsm_status;
 8000ed8:	2317      	movs	r3, #23
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	7d12      	ldrb	r2, [r2, #20]
 8000ee0:	701a      	strb	r2, [r3, #0]
	light_fsm_init_t fsm_init = light->fsm_init;
 8000ee2:	230f      	movs	r3, #15
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	2123      	movs	r1, #35	; 0x23
 8000eea:	5c52      	ldrb	r2, [r2, r1]
 8000eec:	701a      	strb	r2, [r3, #0]
//	light_status_t light_status = light->light_status;
//	light_status_t new_light_status = light->new_light_status;


	switch(state)
 8000eee:	183b      	adds	r3, r7, r0
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b03      	cmp	r3, #3
 8000ef4:	d035      	beq.n	8000f62 <light_pulse_fsm+0xb0>
 8000ef6:	dc41      	bgt.n	8000f7c <light_pulse_fsm+0xca>
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d002      	beq.n	8000f02 <light_pulse_fsm+0x50>
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d01e      	beq.n	8000f3e <light_pulse_fsm+0x8c>
			fsm_status = LIGHT_STATE_STATUS_READY;
			state = LIGHT_STATE_IDLE;
			break;
		default:

			break;
 8000f00:	e03c      	b.n	8000f7c <light_pulse_fsm+0xca>
				fsm_status = LIGHT_STATE_STATUS_BUSY;
 8000f02:	2317      	movs	r3, #23
 8000f04:	18fb      	adds	r3, r7, r3
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
				if(new_status == LIGHT_ON)
 8000f0a:	1cfb      	adds	r3, r7, #3
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d104      	bne.n	8000f1c <light_pulse_fsm+0x6a>
					light_on(light);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	0018      	movs	r0, r3
 8000f16:	f000 f84d 	bl	8000fb4 <light_on>
 8000f1a:	e003      	b.n	8000f24 <light_pulse_fsm+0x72>
					light_off(light);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 f867 	bl	8000ff2 <light_off>
				if(fsm_pulse_counts == 0)
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d104      	bne.n	8000f34 <light_pulse_fsm+0x82>
					state = LIGHT_STATE_DEENERGIZING;
 8000f2a:	231f      	movs	r3, #31
 8000f2c:	18fb      	adds	r3, r7, r3
 8000f2e:	2203      	movs	r2, #3
 8000f30:	701a      	strb	r2, [r3, #0]
			break;
 8000f32:	e026      	b.n	8000f82 <light_pulse_fsm+0xd0>
					state = LIGHT_STATE_WAIT;
 8000f34:	231f      	movs	r3, #31
 8000f36:	18fb      	adds	r3, r7, r3
 8000f38:	2202      	movs	r2, #2
 8000f3a:	701a      	strb	r2, [r3, #0]
			break;
 8000f3c:	e021      	b.n	8000f82 <light_pulse_fsm+0xd0>
			fsm_status = LIGHT_STATE_STATUS_BUSY;
 8000f3e:	2317      	movs	r3, #23
 8000f40:	18fb      	adds	r3, r7, r3
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
			fsm_pulse_idx++;
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	61bb      	str	r3, [r7, #24]
			if(fsm_pulse_idx > fsm_pulse_counts)
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d915      	bls.n	8000f80 <light_pulse_fsm+0xce>
				state = LIGHT_STATE_DEENERGIZING;
 8000f54:	231f      	movs	r3, #31
 8000f56:	18fb      	adds	r3, r7, r3
 8000f58:	2203      	movs	r2, #3
 8000f5a:	701a      	strb	r2, [r3, #0]
				fsm_pulse_idx = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61bb      	str	r3, [r7, #24]
			break;
 8000f60:	e00e      	b.n	8000f80 <light_pulse_fsm+0xce>
			light_deenergize(light);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	0018      	movs	r0, r3
 8000f66:	f000 f863 	bl	8001030 <light_deenergize>
			fsm_status = LIGHT_STATE_STATUS_READY;
 8000f6a:	2317      	movs	r3, #23
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
			state = LIGHT_STATE_IDLE;
 8000f72:	231f      	movs	r3, #31
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]
			break;
 8000f7a:	e002      	b.n	8000f82 <light_pulse_fsm+0xd0>
			break;
 8000f7c:	46c0      	nop			; (mov r8, r8)
 8000f7e:	e000      	b.n	8000f82 <light_pulse_fsm+0xd0>
			break;
 8000f80:	46c0      	nop			; (mov r8, r8)
	}

	light->fsm_state = state;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	221f      	movs	r2, #31
 8000f86:	18ba      	adds	r2, r7, r2
 8000f88:	2120      	movs	r1, #32
 8000f8a:	7812      	ldrb	r2, [r2, #0]
 8000f8c:	545a      	strb	r2, [r3, r1]
	light->fsm_init = fsm_init;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	220f      	movs	r2, #15
 8000f92:	18ba      	adds	r2, r7, r2
 8000f94:	2123      	movs	r1, #35	; 0x23
 8000f96:	7812      	ldrb	r2, [r2, #0]
 8000f98:	545a      	strb	r2, [r3, r1]
	light->fsm_pulse_idx = fsm_pulse_idx;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	61da      	str	r2, [r3, #28]
	light->fsm_status = fsm_status;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2217      	movs	r2, #23
 8000fa4:	18ba      	adds	r2, r7, r2
 8000fa6:	7812      	ldrb	r2, [r2, #0]
 8000fa8:	751a      	strb	r2, [r3, #20]

	return 0;
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	0018      	movs	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	b008      	add	sp, #32
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <light_on>:

uint8_t light_on(light_t *light)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(light->hardware_output_1.port,
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6858      	ldr	r0, [r3, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	891b      	ldrh	r3, [r3, #8]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	0019      	movs	r1, r3
 8000fc8:	f002 fdd9 	bl	8003b7e <HAL_GPIO_WritePin>
						light->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(light->hardware_output_2.port,
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68d8      	ldr	r0, [r3, #12]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	8a1b      	ldrh	r3, [r3, #16]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	0019      	movs	r1, r3
 8000fd8:	f002 fdd1 	bl	8003b7e <HAL_GPIO_WritePin>
						light->hardware_output_2.pin,
						GPIO_PIN_SET);

	light->light_status = LIGHT_ON;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
	light->power_status = LIGHT_POWER_STATUS_ENERGIZED_ON;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	705a      	strb	r2, [r3, #1]
	return 0;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	0018      	movs	r0, r3
 8000fec:	46bd      	mov	sp, r7
 8000fee:	b002      	add	sp, #8
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <light_off>:

uint8_t light_off(light_t *light)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(light->hardware_output_1.port,
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6858      	ldr	r0, [r3, #4]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	891b      	ldrh	r3, [r3, #8]
 8001002:	2201      	movs	r2, #1
 8001004:	0019      	movs	r1, r3
 8001006:	f002 fdba 	bl	8003b7e <HAL_GPIO_WritePin>
						light->hardware_output_1.pin,
						GPIO_PIN_SET);

	HAL_GPIO_WritePin(light->hardware_output_2.port,
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68d8      	ldr	r0, [r3, #12]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	8a1b      	ldrh	r3, [r3, #16]
 8001012:	2200      	movs	r2, #0
 8001014:	0019      	movs	r1, r3
 8001016:	f002 fdb2 	bl	8003b7e <HAL_GPIO_WritePin>
						light->hardware_output_2.pin,
						GPIO_PIN_RESET);

	light->light_status = LIGHT_OFF;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	701a      	strb	r2, [r3, #0]
	light->power_status = LIGHT_POWER_STATUS_ENERGIZED_OFF;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	705a      	strb	r2, [r3, #1]
	return 0;
 8001026:	2300      	movs	r3, #0
}
 8001028:	0018      	movs	r0, r3
 800102a:	46bd      	mov	sp, r7
 800102c:	b002      	add	sp, #8
 800102e:	bd80      	pop	{r7, pc}

08001030 <light_deenergize>:


uint8_t light_deenergize(light_t *light)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(light->hardware_output_1.port,
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6858      	ldr	r0, [r3, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	891b      	ldrh	r3, [r3, #8]
 8001040:	2200      	movs	r2, #0
 8001042:	0019      	movs	r1, r3
 8001044:	f002 fd9b 	bl	8003b7e <HAL_GPIO_WritePin>
						light->hardware_output_1.pin,
						GPIO_PIN_RESET);

	HAL_GPIO_WritePin(light->hardware_output_2.port,
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	68d8      	ldr	r0, [r3, #12]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	8a1b      	ldrh	r3, [r3, #16]
 8001050:	2200      	movs	r2, #0
 8001052:	0019      	movs	r1, r3
 8001054:	f002 fd93 	bl	8003b7e <HAL_GPIO_WritePin>
						light->hardware_output_2.pin,
						GPIO_PIN_RESET);

	light->power_status = LIGHT_POWER_STATUS_DEENERGIZED;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2202      	movs	r2, #2
 800105c:	705a      	strb	r2, [r3, #1]
	return 0;
 800105e:	2300      	movs	r3, #0
}
 8001060:	0018      	movs	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	b002      	add	sp, #8
 8001066:	bd80      	pop	{r7, pc}

08001068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800106a:	b0a7      	sub	sp, #156	; 0x9c
 800106c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 800106e:	f002 f96e 	bl	800334e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001072:	f000 fb55 	bl	8001720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001076:	f7ff fbdf 	bl	8000838 <MX_GPIO_Init>
  MX_TIM1_Init();
 800107a:	f001 ff4d 	bl	8002f18 <MX_TIM1_Init>
  MX_TIM14_Init();
 800107e:	f002 f82d 	bl	80030dc <MX_TIM14_Init>
  MX_TIM3_Init();
 8001082:	f001 ffa3 	bl	8002fcc <MX_TIM3_Init>
  MX_TIM17_Init();
 8001086:	f002 f875 	bl	8003174 <MX_TIM17_Init>
  MX_TIM16_Init();
 800108a:	f002 f84b 	bl	8003124 <MX_TIM16_Init>


  //DIP SWITCH SETUP
  switch_selector_t switch_selector;
  switch_selector_gpio_t switch_selector_gpio[2];//We can use malloc also
  switch_selector_gpio[0].port = DIP_IN1_GPIO_Port;
 800108e:	2164      	movs	r1, #100	; 0x64
 8001090:	187b      	adds	r3, r7, r1
 8001092:	22a0      	movs	r2, #160	; 0xa0
 8001094:	05d2      	lsls	r2, r2, #23
 8001096:	601a      	str	r2, [r3, #0]
  switch_selector_gpio[0].pin = DIP_IN1_Pin;
 8001098:	187b      	adds	r3, r7, r1
 800109a:	2220      	movs	r2, #32
 800109c:	809a      	strh	r2, [r3, #4]
  switch_selector_gpio[1].port = DIP_IN2_GPIO_Port;
 800109e:	187b      	adds	r3, r7, r1
 80010a0:	22a0      	movs	r2, #160	; 0xa0
 80010a2:	05d2      	lsls	r2, r2, #23
 80010a4:	609a      	str	r2, [r3, #8]
  switch_selector_gpio[1].pin = DIP_IN2_Pin;
 80010a6:	187b      	adds	r3, r7, r1
 80010a8:	2240      	movs	r2, #64	; 0x40
 80010aa:	819a      	strh	r2, [r3, #12]

  switch_selector_setup(&switch_selector, switch_selector_gpio, 2);
 80010ac:	1879      	adds	r1, r7, r1
 80010ae:	2374      	movs	r3, #116	; 0x74
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	2202      	movs	r2, #2
 80010b4:	0018      	movs	r0, r3
 80010b6:	f001 fe25 	bl	8002d04 <switch_selector_setup>

  //MOTION SENSOR SETUP
  //-------------------

  //This seems to be a good initial conf.
  motion_initial_conf.blind_time = PYD1598_BT_0_5_SEC;
 80010ba:	4bf2      	ldr	r3, [pc, #968]	; (8001484 <main+0x41c>)
 80010bc:	2200      	movs	r2, #0
 80010be:	705a      	strb	r2, [r3, #1]
  motion_initial_conf.count_mode = PYD1598_COUNT_MODE_NO_BPF_SIGN_CHANGE;
 80010c0:	4bf0      	ldr	r3, [pc, #960]	; (8001484 <main+0x41c>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	71da      	strb	r2, [r3, #7]
  motion_initial_conf.hpf_cutoff = PYD1598_HPF_0_4HZ;
 80010c6:	4bef      	ldr	r3, [pc, #956]	; (8001484 <main+0x41c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	719a      	strb	r2, [r3, #6]
//  motion_initial_conf.op_mode = PYD1598_FORCE_READOUT;
  motion_initial_conf.op_mode = PYD1598_WAKE_UP;
 80010cc:	4bed      	ldr	r3, [pc, #948]	; (8001484 <main+0x41c>)
 80010ce:	2202      	movs	r2, #2
 80010d0:	711a      	strb	r2, [r3, #4]
  motion_initial_conf.pulse_counter = PYD1598_PC_1_PULSE;
 80010d2:	4bec      	ldr	r3, [pc, #944]	; (8001484 <main+0x41c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	709a      	strb	r2, [r3, #2]
  motion_initial_conf.signal_source = PYD1598_SOURCE_PIR_BFP;
 80010d8:	4bea      	ldr	r3, [pc, #936]	; (8001484 <main+0x41c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	715a      	strb	r2, [r3, #5]
//  motion_initial_conf.threshold = 135;
//  motion_initial_conf.threshold = 80;
  motion_initial_conf.threshold = MOTION_SENSOR_DETECTION_THRESHOLD;
 80010de:	4be9      	ldr	r3, [pc, #932]	; (8001484 <main+0x41c>)
 80010e0:	2202      	movs	r2, #2
 80010e2:	701a      	strb	r2, [r3, #0]
//  motion_initial_conf.threshold = 50;
//  motion_initial_conf.window_time = PYD1598_WT_2_SEC;//PYD1598_WT_8_SEC
  motion_initial_conf.window_time = MOTION_SENSOR_WINDOW;
 80010e4:	2202      	movs	r2, #2
 80010e6:	4be7      	ldr	r3, [pc, #924]	; (8001484 <main+0x41c>)
 80010e8:	70da      	strb	r2, [r3, #3]

  //Hardware assignation:
  pyd1598_hardware_interface_t setin_pin;
  pyd1598_hardware_interface_t direct_link_pin;

  setin_pin.pin = SERIN_Pin;
 80010ea:	215c      	movs	r1, #92	; 0x5c
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	2280      	movs	r2, #128	; 0x80
 80010f0:	01d2      	lsls	r2, r2, #7
 80010f2:	809a      	strh	r2, [r3, #4]
  setin_pin.port = SERIN_GPIO_Port;
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	4ae4      	ldr	r2, [pc, #912]	; (8001488 <main+0x420>)
 80010f8:	601a      	str	r2, [r3, #0]
  setin_pin.irq_type = EXTI4_15_IRQn;
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	2207      	movs	r2, #7
 80010fe:	719a      	strb	r2, [r3, #6]
  direct_link_pin.pin = DIRLINK_Pin;
 8001100:	2054      	movs	r0, #84	; 0x54
 8001102:	183b      	adds	r3, r7, r0
 8001104:	2280      	movs	r2, #128	; 0x80
 8001106:	809a      	strh	r2, [r3, #4]
  direct_link_pin.port = DIRLINK_GPIO_Port;
 8001108:	183b      	adds	r3, r7, r0
 800110a:	4ae0      	ldr	r2, [pc, #896]	; (800148c <main+0x424>)
 800110c:	601a      	str	r2, [r3, #0]
  direct_link_pin.irq_type = EXTI4_15_IRQn;
 800110e:	183b      	adds	r3, r7, r0
 8001110:	2207      	movs	r2, #7
 8001112:	719a      	strb	r2, [r3, #6]

//  uint8_t idx = 0;

  pyd1598_setup(&motion_sensor, motion_initial_conf, setin_pin, direct_link_pin);
 8001114:	187b      	adds	r3, r7, r1
 8001116:	4adb      	ldr	r2, [pc, #876]	; (8001484 <main+0x41c>)
 8001118:	4cdd      	ldr	r4, [pc, #884]	; (8001490 <main+0x428>)
 800111a:	1838      	adds	r0, r7, r0
 800111c:	2104      	movs	r1, #4
 800111e:	4469      	add	r1, sp
 8001120:	c860      	ldmia	r0!, {r5, r6}
 8001122:	c160      	stmia	r1!, {r5, r6}
 8001124:	4669      	mov	r1, sp
 8001126:	6858      	ldr	r0, [r3, #4]
 8001128:	6008      	str	r0, [r1, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	6811      	ldr	r1, [r2, #0]
 800112e:	6852      	ldr	r2, [r2, #4]
 8001130:	0020      	movs	r0, r4
 8001132:	f000 ff38 	bl	8001fa6 <pyd1598_setup>

//  pyd1598_serin_set_zero_pulse(setin_pin);
  HAL_Delay(1000);
 8001136:	23fa      	movs	r3, #250	; 0xfa
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	0018      	movs	r0, r3
 800113c:	f002 f984 	bl	8003448 <HAL_Delay>

  pyd1598_request_write(&motion_sensor);
 8001140:	4bd3      	ldr	r3, [pc, #844]	; (8001490 <main+0x428>)
 8001142:	0018      	movs	r0, r3
 8001144:	f001 f954 	bl	80023f0 <pyd1598_request_write>

  //LIGHTS SETUP
  //-----------
  //timers config:
  deadline.msec = 20;
 8001148:	4bd2      	ldr	r3, [pc, #840]	; (8001494 <main+0x42c>)
 800114a:	2214      	movs	r2, #20
 800114c:	609a      	str	r2, [r3, #8]
  deadline.sec = 0;
 800114e:	4bd1      	ldr	r3, [pc, #836]	; (8001494 <main+0x42c>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  deadline_timer_setup(&deadline_timer_light_1, deadline);
 8001154:	4ccf      	ldr	r4, [pc, #828]	; (8001494 <main+0x42c>)
 8001156:	4dd0      	ldr	r5, [pc, #832]	; (8001498 <main+0x430>)
 8001158:	466b      	mov	r3, sp
 800115a:	0018      	movs	r0, r3
 800115c:	0023      	movs	r3, r4
 800115e:	3308      	adds	r3, #8
 8001160:	2210      	movs	r2, #16
 8001162:	0019      	movs	r1, r3
 8001164:	f004 fa54 	bl	8005610 <memcpy>
 8001168:	6822      	ldr	r2, [r4, #0]
 800116a:	6863      	ldr	r3, [r4, #4]
 800116c:	0028      	movs	r0, r5
 800116e:	f7ff f94c 	bl	800040a <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_light_2, deadline);
 8001172:	4cc8      	ldr	r4, [pc, #800]	; (8001494 <main+0x42c>)
 8001174:	4dc9      	ldr	r5, [pc, #804]	; (800149c <main+0x434>)
 8001176:	466b      	mov	r3, sp
 8001178:	0018      	movs	r0, r3
 800117a:	0023      	movs	r3, r4
 800117c:	3308      	adds	r3, #8
 800117e:	2210      	movs	r2, #16
 8001180:	0019      	movs	r1, r3
 8001182:	f004 fa45 	bl	8005610 <memcpy>
 8001186:	6822      	ldr	r2, [r4, #0]
 8001188:	6863      	ldr	r3, [r4, #4]
 800118a:	0028      	movs	r0, r5
 800118c:	f7ff f93d 	bl	800040a <deadline_timer_setup>
  deadline_timer_setup(&deadline_timer_uv, deadline);
 8001190:	4cc0      	ldr	r4, [pc, #768]	; (8001494 <main+0x42c>)
 8001192:	4dc3      	ldr	r5, [pc, #780]	; (80014a0 <main+0x438>)
 8001194:	466b      	mov	r3, sp
 8001196:	0018      	movs	r0, r3
 8001198:	0023      	movs	r3, r4
 800119a:	3308      	adds	r3, #8
 800119c:	2210      	movs	r2, #16
 800119e:	0019      	movs	r1, r3
 80011a0:	f004 fa36 	bl	8005610 <memcpy>
 80011a4:	6822      	ldr	r2, [r4, #0]
 80011a6:	6863      	ldr	r3, [r4, #4]
 80011a8:	0028      	movs	r0, r5
 80011aa:	f7ff f92e 	bl	800040a <deadline_timer_setup>
  light_gpio_t light_2_output_a;
  light_gpio_t light_2_output_b;
  light_gpio_t light_uv_output_a;
  light_gpio_t light_uv_output_b;

  light_1_output_a.pin = LAMP1_OUTA_Pin;
 80011ae:	214c      	movs	r1, #76	; 0x4c
 80011b0:	187b      	adds	r3, r7, r1
 80011b2:	2240      	movs	r2, #64	; 0x40
 80011b4:	809a      	strh	r2, [r3, #4]
  light_2_output_a.pin = LAMP2_OUTA_Pin;
 80011b6:	253c      	movs	r5, #60	; 0x3c
 80011b8:	197b      	adds	r3, r7, r5
 80011ba:	2280      	movs	r2, #128	; 0x80
 80011bc:	0052      	lsls	r2, r2, #1
 80011be:	809a      	strh	r2, [r3, #4]
  light_uv_output_a.pin = UV_OUTA_Pin;
 80011c0:	262c      	movs	r6, #44	; 0x2c
 80011c2:	19bb      	adds	r3, r7, r6
 80011c4:	2201      	movs	r2, #1
 80011c6:	809a      	strh	r2, [r3, #4]
  light_1_output_b.pin = LAMP1_OUTB_Pin;
 80011c8:	2044      	movs	r0, #68	; 0x44
 80011ca:	183b      	adds	r3, r7, r0
 80011cc:	2280      	movs	r2, #128	; 0x80
 80011ce:	00d2      	lsls	r2, r2, #3
 80011d0:	809a      	strh	r2, [r3, #4]
  light_2_output_b.pin = LAMP2_OUTB_Pin;
 80011d2:	2434      	movs	r4, #52	; 0x34
 80011d4:	193b      	adds	r3, r7, r4
 80011d6:	2280      	movs	r2, #128	; 0x80
 80011d8:	809a      	strh	r2, [r3, #4]
  light_uv_output_b.pin = UV_OUTB_Pin;
 80011da:	2324      	movs	r3, #36	; 0x24
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	4ab1      	ldr	r2, [pc, #708]	; (80014a4 <main+0x43c>)
 80011e0:	809a      	strh	r2, [r3, #4]

  light_1_output_a.port = LAMP1_OUTA_GPIO_Port;
 80011e2:	187b      	adds	r3, r7, r1
 80011e4:	4aa9      	ldr	r2, [pc, #676]	; (800148c <main+0x424>)
 80011e6:	601a      	str	r2, [r3, #0]
  light_2_output_a.port = LAMP2_OUTA_GPIO_Port;
 80011e8:	197b      	adds	r3, r7, r5
 80011ea:	22a0      	movs	r2, #160	; 0xa0
 80011ec:	05d2      	lsls	r2, r2, #23
 80011ee:	601a      	str	r2, [r3, #0]
  light_uv_output_a.port = UV_OUTA_GPIO_Port;
 80011f0:	19bb      	adds	r3, r7, r6
 80011f2:	22a0      	movs	r2, #160	; 0xa0
 80011f4:	05d2      	lsls	r2, r2, #23
 80011f6:	601a      	str	r2, [r3, #0]
  light_1_output_b.port = LAMP1_OUTB_GPIO_Port;
 80011f8:	183b      	adds	r3, r7, r0
 80011fa:	22a0      	movs	r2, #160	; 0xa0
 80011fc:	05d2      	lsls	r2, r2, #23
 80011fe:	601a      	str	r2, [r3, #0]
  light_2_output_b.port = LAMP2_OUTB_GPIO_Port;
 8001200:	193b      	adds	r3, r7, r4
 8001202:	22a0      	movs	r2, #160	; 0xa0
 8001204:	05d2      	lsls	r2, r2, #23
 8001206:	601a      	str	r2, [r3, #0]
  light_uv_output_b.port = UV_OUTB_GPIO_Port;
 8001208:	2324      	movs	r3, #36	; 0x24
 800120a:	18fb      	adds	r3, r7, r3
 800120c:	4a9e      	ldr	r2, [pc, #632]	; (8001488 <main+0x420>)
 800120e:	601a      	str	r2, [r3, #0]


  light_setup(&light_1,light_1_output_a, light_1_output_b);
 8001210:	183b      	adds	r3, r7, r0
 8001212:	187a      	adds	r2, r7, r1
 8001214:	4ca4      	ldr	r4, [pc, #656]	; (80014a8 <main+0x440>)
 8001216:	4669      	mov	r1, sp
 8001218:	6858      	ldr	r0, [r3, #4]
 800121a:	6008      	str	r0, [r1, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	6811      	ldr	r1, [r2, #0]
 8001220:	6852      	ldr	r2, [r2, #4]
 8001222:	0020      	movs	r0, r4
 8001224:	f7ff fd69 	bl	8000cfa <light_setup>
  light_setup(&light_2,light_2_output_a, light_2_output_b);
 8001228:	2434      	movs	r4, #52	; 0x34
 800122a:	193b      	adds	r3, r7, r4
 800122c:	197a      	adds	r2, r7, r5
 800122e:	4c9f      	ldr	r4, [pc, #636]	; (80014ac <main+0x444>)
 8001230:	4669      	mov	r1, sp
 8001232:	6858      	ldr	r0, [r3, #4]
 8001234:	6008      	str	r0, [r1, #0]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6811      	ldr	r1, [r2, #0]
 800123a:	6852      	ldr	r2, [r2, #4]
 800123c:	0020      	movs	r0, r4
 800123e:	f7ff fd5c 	bl	8000cfa <light_setup>
  light_setup(&light_uv,light_uv_output_a, light_uv_output_b);
 8001242:	2324      	movs	r3, #36	; 0x24
 8001244:	18fb      	adds	r3, r7, r3
 8001246:	19ba      	adds	r2, r7, r6
 8001248:	4c99      	ldr	r4, [pc, #612]	; (80014b0 <main+0x448>)
 800124a:	4669      	mov	r1, sp
 800124c:	6858      	ldr	r0, [r3, #4]
 800124e:	6008      	str	r0, [r1, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	6811      	ldr	r1, [r2, #0]
 8001254:	6852      	ldr	r2, [r2, #4]
 8001256:	0020      	movs	r0, r4
 8001258:	f7ff fd4f 	bl	8000cfa <light_setup>

  //BUTTONS SETUP
  //-------------

  //timers config:
  timer_buttons.msec = 1;
 800125c:	4b95      	ldr	r3, [pc, #596]	; (80014b4 <main+0x44c>)
 800125e:	2201      	movs	r2, #1
 8001260:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_buttons, timer_buttons);
 8001262:	4c94      	ldr	r4, [pc, #592]	; (80014b4 <main+0x44c>)
 8001264:	4d94      	ldr	r5, [pc, #592]	; (80014b8 <main+0x450>)
 8001266:	466b      	mov	r3, sp
 8001268:	0018      	movs	r0, r3
 800126a:	0023      	movs	r3, r4
 800126c:	3308      	adds	r3, #8
 800126e:	2210      	movs	r2, #16
 8001270:	0019      	movs	r1, r3
 8001272:	f004 f9cd 	bl	8005610 <memcpy>
 8001276:	6822      	ldr	r2, [r4, #0]
 8001278:	6863      	ldr	r3, [r4, #4]
 800127a:	0028      	movs	r0, r5
 800127c:	f7ff f8c5 	bl	800040a <deadline_timer_setup>

  //Hardware assignation:
  button_gpio_t button_input;
  button_input.pin = LAMP1_IN_Pin;
 8001280:	211c      	movs	r1, #28
 8001282:	187b      	adds	r3, r7, r1
 8001284:	2280      	movs	r2, #128	; 0x80
 8001286:	0092      	lsls	r2, r2, #2
 8001288:	809a      	strh	r2, [r3, #4]
  button_input.port = LAMP1_IN_GPIO_Port;
 800128a:	187b      	adds	r3, r7, r1
 800128c:	22a0      	movs	r2, #160	; 0xa0
 800128e:	05d2      	lsls	r2, r2, #23
 8001290:	601a      	str	r2, [r3, #0]
  button_setup(&button_light_1, button_input);
 8001292:	000c      	movs	r4, r1
 8001294:	187b      	adds	r3, r7, r1
 8001296:	4889      	ldr	r0, [pc, #548]	; (80014bc <main+0x454>)
 8001298:	6819      	ldr	r1, [r3, #0]
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	f7fe ffc0 	bl	8000220 <button_setup>

  button_input.pin = LAMP2_IN_Pin;
 80012a0:	0021      	movs	r1, r4
 80012a2:	187b      	adds	r3, r7, r1
 80012a4:	2208      	movs	r2, #8
 80012a6:	809a      	strh	r2, [r3, #4]
  button_input.port = LAMP2_IN_GPIO_Port;
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	22a0      	movs	r2, #160	; 0xa0
 80012ac:	05d2      	lsls	r2, r2, #23
 80012ae:	601a      	str	r2, [r3, #0]
  button_setup(&button_light_2, button_input);
 80012b0:	000c      	movs	r4, r1
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	4882      	ldr	r0, [pc, #520]	; (80014c0 <main+0x458>)
 80012b6:	6819      	ldr	r1, [r3, #0]
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	f7fe ffb1 	bl	8000220 <button_setup>

  button_input.pin = UV_IN_Pin;
 80012be:	0021      	movs	r1, r4
 80012c0:	187b      	adds	r3, r7, r1
 80012c2:	2204      	movs	r2, #4
 80012c4:	809a      	strh	r2, [r3, #4]
  button_input.port = UV_IN_GPIO_Port;
 80012c6:	187b      	adds	r3, r7, r1
 80012c8:	22a0      	movs	r2, #160	; 0xa0
 80012ca:	05d2      	lsls	r2, r2, #23
 80012cc:	601a      	str	r2, [r3, #0]
  button_setup(&button_uv, button_input);
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	487c      	ldr	r0, [pc, #496]	; (80014c4 <main+0x45c>)
 80012d2:	6819      	ldr	r1, [r3, #0]
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	f7fe ffa3 	bl	8000220 <button_setup>
  //-------------
  led_signal_t signal_led;
  led_signal_gpio_t signal_led_gpio;
  deadline_timer_expired_t indicator_timer_expired;

  signal_led_gpio.pin = LED_Pin;
 80012da:	2108      	movs	r1, #8
 80012dc:	187b      	adds	r3, r7, r1
 80012de:	2202      	movs	r2, #2
 80012e0:	809a      	strh	r2, [r3, #4]
  signal_led_gpio.port = LED_GPIO_Port;
 80012e2:	187b      	adds	r3, r7, r1
 80012e4:	22a0      	movs	r2, #160	; 0xa0
 80012e6:	05d2      	lsls	r2, r2, #23
 80012e8:	601a      	str	r2, [r3, #0]
  led_signal_setup(&signal_led, signal_led_gpio);
 80012ea:	187b      	adds	r3, r7, r1
 80012ec:	2610      	movs	r6, #16
 80012ee:	19b8      	adds	r0, r7, r6
 80012f0:	6819      	ldr	r1, [r3, #0]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	f7ff fba4 	bl	8000a40 <led_signal_setup>
  deadline.msec = 500;
 80012f8:	4b66      	ldr	r3, [pc, #408]	; (8001494 <main+0x42c>)
 80012fa:	22fa      	movs	r2, #250	; 0xfa
 80012fc:	0052      	lsls	r2, r2, #1
 80012fe:	609a      	str	r2, [r3, #8]
  deadline.sec = 0;
 8001300:	4b64      	ldr	r3, [pc, #400]	; (8001494 <main+0x42c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
//  deadline_timer_setup(&deadline_led_indicator, deadline);

  deadline_timer_setup_shared_clock(&deadline_led_indicator,
 8001306:	4c63      	ldr	r4, [pc, #396]	; (8001494 <main+0x42c>)
 8001308:	4e6b      	ldr	r6, [pc, #428]	; (80014b8 <main+0x450>)
 800130a:	4d6f      	ldr	r5, [pc, #444]	; (80014c8 <main+0x460>)
 800130c:	466b      	mov	r3, sp
 800130e:	0018      	movs	r0, r3
 8001310:	0023      	movs	r3, r4
 8001312:	3308      	adds	r3, #8
 8001314:	2210      	movs	r2, #16
 8001316:	0019      	movs	r1, r3
 8001318:	f004 f97a 	bl	8005610 <memcpy>
 800131c:	6822      	ldr	r2, [r4, #0]
 800131e:	6863      	ldr	r3, [r4, #4]
 8001320:	0031      	movs	r1, r6
 8001322:	0028      	movs	r0, r5
 8001324:	f7ff f8a5 	bl	8000472 <deadline_timer_setup_shared_clock>
		  	  	  	  	  	  	  &deadline_buttons.time_current, deadline);

  led_signal_type_selector(&signal_led, LED_SIGNAL_SOLID);
 8001328:	2610      	movs	r6, #16
 800132a:	19bb      	adds	r3, r7, r6
 800132c:	2101      	movs	r1, #1
 800132e:	0018      	movs	r0, r3
 8001330:	f7ff fbcb 	bl	8000aca <led_signal_type_selector>
  //APPLICATION LIGHT SETUP
  //-------------
//TODO: (medium) create a typedef for all this
  //Light 1
//  timer_motion_light_1.msec = 120000;
  timer_motion_light_1.msec = LAMP1_ON_TIME_MS;
 8001334:	4b65      	ldr	r3, [pc, #404]	; (80014cc <main+0x464>)
 8001336:	4a66      	ldr	r2, [pc, #408]	; (80014d0 <main+0x468>)
 8001338:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_motion_light_1, timer_motion_light_1);
 800133a:	4c64      	ldr	r4, [pc, #400]	; (80014cc <main+0x464>)
 800133c:	4d65      	ldr	r5, [pc, #404]	; (80014d4 <main+0x46c>)
 800133e:	466b      	mov	r3, sp
 8001340:	0018      	movs	r0, r3
 8001342:	0023      	movs	r3, r4
 8001344:	3308      	adds	r3, #8
 8001346:	2210      	movs	r2, #16
 8001348:	0019      	movs	r1, r3
 800134a:	f004 f961 	bl	8005610 <memcpy>
 800134e:	6822      	ldr	r2, [r4, #0]
 8001350:	6863      	ldr	r3, [r4, #4]
 8001352:	0028      	movs	r0, r5
 8001354:	f7ff f859 	bl	800040a <deadline_timer_setup>
  light_1_state = MOTION_LIGHT_IDLE;
 8001358:	4b5f      	ldr	r3, [pc, #380]	; (80014d8 <main+0x470>)
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]

  //Light 2
  timer_motion_light_2.msec = LAMP2_ON_TIME_MS;
 800135e:	4b5f      	ldr	r3, [pc, #380]	; (80014dc <main+0x474>)
 8001360:	4a5b      	ldr	r2, [pc, #364]	; (80014d0 <main+0x468>)
 8001362:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_motion_light_2, timer_motion_light_1);
 8001364:	4c59      	ldr	r4, [pc, #356]	; (80014cc <main+0x464>)
 8001366:	4d5e      	ldr	r5, [pc, #376]	; (80014e0 <main+0x478>)
 8001368:	466b      	mov	r3, sp
 800136a:	0018      	movs	r0, r3
 800136c:	0023      	movs	r3, r4
 800136e:	3308      	adds	r3, #8
 8001370:	2210      	movs	r2, #16
 8001372:	0019      	movs	r1, r3
 8001374:	f004 f94c 	bl	8005610 <memcpy>
 8001378:	6822      	ldr	r2, [r4, #0]
 800137a:	6863      	ldr	r3, [r4, #4]
 800137c:	0028      	movs	r0, r5
 800137e:	f7ff f844 	bl	800040a <deadline_timer_setup>
  light_2_state = MOTION_LIGHT_IDLE;
 8001382:	4b58      	ldr	r3, [pc, #352]	; (80014e4 <main+0x47c>)
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]

  //Light UV
  timer_motion_uv.msec = LAMP_UV_ON_TIME_MS;
 8001388:	4b57      	ldr	r3, [pc, #348]	; (80014e8 <main+0x480>)
 800138a:	4a58      	ldr	r2, [pc, #352]	; (80014ec <main+0x484>)
 800138c:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_motion_uv, timer_motion_uv);
 800138e:	4c56      	ldr	r4, [pc, #344]	; (80014e8 <main+0x480>)
 8001390:	4d57      	ldr	r5, [pc, #348]	; (80014f0 <main+0x488>)
 8001392:	466b      	mov	r3, sp
 8001394:	0018      	movs	r0, r3
 8001396:	0023      	movs	r3, r4
 8001398:	3308      	adds	r3, #8
 800139a:	2210      	movs	r2, #16
 800139c:	0019      	movs	r1, r3
 800139e:	f004 f937 	bl	8005610 <memcpy>
 80013a2:	6822      	ldr	r2, [r4, #0]
 80013a4:	6863      	ldr	r3, [r4, #4]
 80013a6:	0028      	movs	r0, r5
 80013a8:	f7ff f82f 	bl	800040a <deadline_timer_setup>

  timer_motion_uv_safe.msec = LAMP_UV_SAFETY_TIME_MS;
 80013ac:	4b51      	ldr	r3, [pc, #324]	; (80014f4 <main+0x48c>)
 80013ae:	4a48      	ldr	r2, [pc, #288]	; (80014d0 <main+0x468>)
 80013b0:	609a      	str	r2, [r3, #8]
  deadline_timer_setup(&deadline_motion_uv_safe, timer_motion_uv_safe);
 80013b2:	4c50      	ldr	r4, [pc, #320]	; (80014f4 <main+0x48c>)
 80013b4:	4d50      	ldr	r5, [pc, #320]	; (80014f8 <main+0x490>)
 80013b6:	466b      	mov	r3, sp
 80013b8:	0018      	movs	r0, r3
 80013ba:	0023      	movs	r3, r4
 80013bc:	3308      	adds	r3, #8
 80013be:	2210      	movs	r2, #16
 80013c0:	0019      	movs	r1, r3
 80013c2:	f004 f925 	bl	8005610 <memcpy>
 80013c6:	6822      	ldr	r2, [r4, #0]
 80013c8:	6863      	ldr	r3, [r4, #4]
 80013ca:	0028      	movs	r0, r5
 80013cc:	f7ff f81d 	bl	800040a <deadline_timer_setup>
  uv_state = MOTION_LIGHT_UV_IDLE;
 80013d0:	4b4a      	ldr	r3, [pc, #296]	; (80014fc <main+0x494>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
  abort_uv = MOTION_ABORT_FALSE;
 80013d6:	4b4a      	ldr	r3, [pc, #296]	; (8001500 <main+0x498>)
 80013d8:	2201      	movs	r2, #1
 80013da:	701a      	strb	r2, [r3, #0]

  //motion switch
  motion_sensed_light_1 = MOTION_ISR_ATTENDED;
 80013dc:	4b49      	ldr	r3, [pc, #292]	; (8001504 <main+0x49c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
  motion_sensed_light_2 = MOTION_ISR_ATTENDED;
 80013e2:	4b49      	ldr	r3, [pc, #292]	; (8001508 <main+0x4a0>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
  motion_sensed_uv = MOTION_ISR_ATTENDED;
 80013e8:	4b48      	ldr	r3, [pc, #288]	; (800150c <main+0x4a4>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]

  //Start interrupts:
  HAL_TIM_Base_Start_IT(&htim1);
 80013ee:	4b48      	ldr	r3, [pc, #288]	; (8001510 <main+0x4a8>)
 80013f0:	0018      	movs	r0, r3
 80013f2:	f002 ffaf 	bl	8004354 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);//SERIN communication timer
 80013f6:	4b47      	ldr	r3, [pc, #284]	; (8001514 <main+0x4ac>)
 80013f8:	0018      	movs	r0, r3
 80013fa:	f002 ffab 	bl	8004354 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim16);//Used to generate a clock
 80013fe:	4b46      	ldr	r3, [pc, #280]	; (8001518 <main+0x4b0>)
 8001400:	0018      	movs	r0, r3
 8001402:	f002 ffa7 	bl	8004354 <HAL_TIM_Base_Start_IT>

  //Direct Link communication timer
  HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	2016      	movs	r0, #22
 800140c:	f002 f91e 	bl	800364c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001410:	2016      	movs	r0, #22
 8001412:	f002 f930 	bl	8003676 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim17);
 8001416:	4b41      	ldr	r3, [pc, #260]	; (800151c <main+0x4b4>)
 8001418:	0018      	movs	r0, r3
 800141a:	f002 ff9b 	bl	8004354 <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 1);
 800141e:	2201      	movs	r2, #1
 8001420:	2100      	movs	r1, #0
 8001422:	2007      	movs	r0, #7
 8001424:	f002 f912 	bl	800364c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001428:	2007      	movs	r0, #7
 800142a:	f002 f924 	bl	8003676 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 800142e:	2200      	movs	r2, #0
 8001430:	2103      	movs	r1, #3
 8001432:	2006      	movs	r0, #6
 8001434:	f002 f90a 	bl	800364c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001438:	2006      	movs	r0, #6
 800143a:	f002 f91c 	bl	8003676 <HAL_NVIC_EnableIRQ>

  light_ask_off_pulse_fsm(&light_1);
 800143e:	4b1a      	ldr	r3, [pc, #104]	; (80014a8 <main+0x440>)
 8001440:	0018      	movs	r0, r3
 8001442:	f7ff fcd3 	bl	8000dec <light_ask_off_pulse_fsm>
  light_ask_off_pulse_fsm(&light_2);
 8001446:	4b19      	ldr	r3, [pc, #100]	; (80014ac <main+0x444>)
 8001448:	0018      	movs	r0, r3
 800144a:	f7ff fccf 	bl	8000dec <light_ask_off_pulse_fsm>
  light_ask_off_pulse_fsm(&light_uv);
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <main+0x448>)
 8001450:	0018      	movs	r0, r3
 8001452:	f7ff fccb 	bl	8000dec <light_ask_off_pulse_fsm>
  led_signal_stop(&signal_led);
 8001456:	19bb      	adds	r3, r7, r6
 8001458:	0018      	movs	r0, r3
 800145a:	f7ff fc06 	bl	8000c6a <led_signal_stop>
    /* USER CODE BEGIN 3 */
	/**************************************************************************/

#ifdef DEBUG_REYNOLDS

	  switch(switch_selector.value)
 800145e:	2374      	movs	r3, #116	; 0x74
 8001460:	18fb      	adds	r3, r7, r3
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2b03      	cmp	r3, #3
 8001466:	d100      	bne.n	800146a <main+0x402>
 8001468:	e0f4      	b.n	8001654 <main+0x5ec>
 800146a:	d900      	bls.n	800146e <main+0x406>
 800146c:	e0fc      	b.n	8001668 <main+0x600>
 800146e:	2b02      	cmp	r3, #2
 8001470:	d100      	bne.n	8001474 <main+0x40c>
 8001472:	e0e6      	b.n	8001642 <main+0x5da>
 8001474:	d900      	bls.n	8001478 <main+0x410>
 8001476:	e0f7      	b.n	8001668 <main+0x600>
 8001478:	2b00      	cmp	r3, #0
 800147a:	d051      	beq.n	8001520 <main+0x4b8>
 800147c:	2b01      	cmp	r3, #1
 800147e:	d100      	bne.n	8001482 <main+0x41a>
 8001480:	e09b      	b.n	80015ba <main+0x552>
 8001482:	e0f1      	b.n	8001668 <main+0x600>
 8001484:	200000f0 	.word	0x200000f0
 8001488:	50000800 	.word	0x50000800
 800148c:	50000400 	.word	0x50000400
 8001490:	20000090 	.word	0x20000090
 8001494:	20000230 	.word	0x20000230
 8001498:	200000f8 	.word	0x200000f8
 800149c:	20000160 	.word	0x20000160
 80014a0:	200001c8 	.word	0x200001c8
 80014a4:	ffff8000 	.word	0xffff8000
 80014a8:	20000248 	.word	0x20000248
 80014ac:	2000026c 	.word	0x2000026c
 80014b0:	20000290 	.word	0x20000290
 80014b4:	20000320 	.word	0x20000320
 80014b8:	200002b8 	.word	0x200002b8
 80014bc:	20000338 	.word	0x20000338
 80014c0:	20000350 	.word	0x20000350
 80014c4:	20000368 	.word	0x20000368
 80014c8:	20000388 	.word	0x20000388
 80014cc:	20000458 	.word	0x20000458
 80014d0:	000493e0 	.word	0x000493e0
 80014d4:	200003f0 	.word	0x200003f0
 80014d8:	20000470 	.word	0x20000470
 80014dc:	200004e0 	.word	0x200004e0
 80014e0:	20000478 	.word	0x20000478
 80014e4:	200004f8 	.word	0x200004f8
 80014e8:	20000568 	.word	0x20000568
 80014ec:	0001d4c0 	.word	0x0001d4c0
 80014f0:	20000500 	.word	0x20000500
 80014f4:	200005e8 	.word	0x200005e8
 80014f8:	20000580 	.word	0x20000580
 80014fc:	20000600 	.word	0x20000600
 8001500:	20000000 	.word	0x20000000
 8001504:	20000380 	.word	0x20000380
 8001508:	20000381 	.word	0x20000381
 800150c:	20000382 	.word	0x20000382
 8001510:	20000608 	.word	0x20000608
 8001514:	200006a0 	.word	0x200006a0
 8001518:	200006ec 	.word	0x200006ec
 800151c:	20000738 	.word	0x20000738
	  {
		  case MOTION_SWITCH_MODE_0:

			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 8001520:	4c66      	ldr	r4, [pc, #408]	; (80016bc <main+0x654>)
 8001522:	4a67      	ldr	r2, [pc, #412]	; (80016c0 <main+0x658>)
 8001524:	4967      	ldr	r1, [pc, #412]	; (80016c4 <main+0x65c>)
 8001526:	4868      	ldr	r0, [pc, #416]	; (80016c8 <main+0x660>)
 8001528:	4b68      	ldr	r3, [pc, #416]	; (80016cc <main+0x664>)
 800152a:	9304      	str	r3, [sp, #16]
 800152c:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <main+0x668>)
 800152e:	9303      	str	r3, [sp, #12]
 8001530:	4b68      	ldr	r3, [pc, #416]	; (80016d4 <main+0x66c>)
 8001532:	9302      	str	r3, [sp, #8]
 8001534:	4b68      	ldr	r3, [pc, #416]	; (80016d8 <main+0x670>)
 8001536:	9301      	str	r3, [sp, #4]
 8001538:	4b68      	ldr	r3, [pc, #416]	; (80016dc <main+0x674>)
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	0023      	movs	r3, r4
 800153e:	f000 f9aa 	bl	8001896 <events_detection_uv_waits>
								  &button_light_1, &button_light_2, &button_uv,
								  &motion_sensed_light_1, &motion_sensed_light_2,
								  &motion_sensed_uv,
								  &abort_uv);

			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 8001542:	4c67      	ldr	r4, [pc, #412]	; (80016e0 <main+0x678>)
 8001544:	4a60      	ldr	r2, [pc, #384]	; (80016c8 <main+0x660>)
 8001546:	495e      	ldr	r1, [pc, #376]	; (80016c0 <main+0x658>)
 8001548:	4866      	ldr	r0, [pc, #408]	; (80016e4 <main+0x67c>)
 800154a:	4b63      	ldr	r3, [pc, #396]	; (80016d8 <main+0x670>)
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	4b66      	ldr	r3, [pc, #408]	; (80016e8 <main+0x680>)
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	0023      	movs	r3, r4
 8001554:	f000 fa16 	bl	8001984 <motion_light_control_fsm>
									&deadline_motion_light_1, &light_1_state,
									&motion_sensed_light_1);

			  motion_light_control_fsm(&light_2, &button_light_2, &motion_sensor,
 8001558:	4c64      	ldr	r4, [pc, #400]	; (80016ec <main+0x684>)
 800155a:	4a5b      	ldr	r2, [pc, #364]	; (80016c8 <main+0x660>)
 800155c:	4957      	ldr	r1, [pc, #348]	; (80016bc <main+0x654>)
 800155e:	4864      	ldr	r0, [pc, #400]	; (80016f0 <main+0x688>)
 8001560:	4b5c      	ldr	r3, [pc, #368]	; (80016d4 <main+0x66c>)
 8001562:	9301      	str	r3, [sp, #4]
 8001564:	4b63      	ldr	r3, [pc, #396]	; (80016f4 <main+0x68c>)
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	0023      	movs	r3, r4
 800156a:	f000 fa0b 	bl	8001984 <motion_light_control_fsm>
										&deadline_motion_light_2, &light_2_state,
										&motion_sensed_light_2);

			  if((light_1.light_status == LIGHT_ON) ||
 800156e:	4b5d      	ldr	r3, [pc, #372]	; (80016e4 <main+0x67c>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d003      	beq.n	800157e <main+0x516>
				 (light_2.light_status == LIGHT_ON))
 8001576:	4b5e      	ldr	r3, [pc, #376]	; (80016f0 <main+0x688>)
 8001578:	781b      	ldrb	r3, [r3, #0]
			  if((light_1.light_status == LIGHT_ON) ||
 800157a:	2b01      	cmp	r3, #1
 800157c:	d103      	bne.n	8001586 <main+0x51e>
			  {
				  wait = MOTION_UV_WAIT_TRUE;
 800157e:	4b5e      	ldr	r3, [pc, #376]	; (80016f8 <main+0x690>)
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
 8001584:	e002      	b.n	800158c <main+0x524>
			  }
			  else
			  {
				  wait = MOTION_UV_WAIT_FALSE;
 8001586:	4b5c      	ldr	r3, [pc, #368]	; (80016f8 <main+0x690>)
 8001588:	2201      	movs	r2, #1
 800158a:	701a      	strb	r2, [r3, #0]
			  }

			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 800158c:	4b5a      	ldr	r3, [pc, #360]	; (80016f8 <main+0x690>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	4d5a      	ldr	r5, [pc, #360]	; (80016fc <main+0x694>)
 8001592:	4c4d      	ldr	r4, [pc, #308]	; (80016c8 <main+0x660>)
 8001594:	4951      	ldr	r1, [pc, #324]	; (80016dc <main+0x674>)
 8001596:	485a      	ldr	r0, [pc, #360]	; (8001700 <main+0x698>)
 8001598:	2210      	movs	r2, #16
 800159a:	18ba      	adds	r2, r7, r2
 800159c:	9205      	str	r2, [sp, #20]
 800159e:	9304      	str	r3, [sp, #16]
 80015a0:	4b4a      	ldr	r3, [pc, #296]	; (80016cc <main+0x664>)
 80015a2:	9303      	str	r3, [sp, #12]
 80015a4:	4b4a      	ldr	r3, [pc, #296]	; (80016d0 <main+0x668>)
 80015a6:	9302      	str	r3, [sp, #8]
 80015a8:	4b56      	ldr	r3, [pc, #344]	; (8001704 <main+0x69c>)
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	4b56      	ldr	r3, [pc, #344]	; (8001708 <main+0x6a0>)
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	002b      	movs	r3, r5
 80015b2:	0022      	movs	r2, r4
 80015b4:	f000 fa9c 	bl	8001af0 <motion_uv_ctrl_wait_fsm>
								&deadline_motion_uv, &deadline_motion_uv_safe,
								&uv_state,&motion_sensed_uv, &abort_uv, wait,
								&signal_led);

			  break;
 80015b8:	e058      	b.n	800166c <main+0x604>
//			  events_detection_motion_in_one_lamp(&motion_sensor, &deadline_buttons,
//								  &button_light_1, &button_light_2, &button_uv,
//								  &motion_sensed_light_1, &motion_sensed_uv,
//								  &abort_uv);

			  events_detection_uv_waits(&motion_sensor, &deadline_buttons,
 80015ba:	4c40      	ldr	r4, [pc, #256]	; (80016bc <main+0x654>)
 80015bc:	4a40      	ldr	r2, [pc, #256]	; (80016c0 <main+0x658>)
 80015be:	4941      	ldr	r1, [pc, #260]	; (80016c4 <main+0x65c>)
 80015c0:	4841      	ldr	r0, [pc, #260]	; (80016c8 <main+0x660>)
 80015c2:	4b42      	ldr	r3, [pc, #264]	; (80016cc <main+0x664>)
 80015c4:	9304      	str	r3, [sp, #16]
 80015c6:	4b42      	ldr	r3, [pc, #264]	; (80016d0 <main+0x668>)
 80015c8:	9303      	str	r3, [sp, #12]
 80015ca:	4b42      	ldr	r3, [pc, #264]	; (80016d4 <main+0x66c>)
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	4b42      	ldr	r3, [pc, #264]	; (80016d8 <main+0x670>)
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	4b42      	ldr	r3, [pc, #264]	; (80016dc <main+0x674>)
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	0023      	movs	r3, r4
 80015d8:	f000 f95d 	bl	8001896 <events_detection_uv_waits>
			  								  &button_light_1, &button_light_2, &button_uv,
			  								  &motion_sensed_light_1, &motion_sensed_light_2,
			  								  &motion_sensed_uv,
			  								  &abort_uv);

			  motion_light_control_fsm(&light_1, &button_light_1, &motion_sensor,
 80015dc:	4c40      	ldr	r4, [pc, #256]	; (80016e0 <main+0x678>)
 80015de:	4a3a      	ldr	r2, [pc, #232]	; (80016c8 <main+0x660>)
 80015e0:	4937      	ldr	r1, [pc, #220]	; (80016c0 <main+0x658>)
 80015e2:	4840      	ldr	r0, [pc, #256]	; (80016e4 <main+0x67c>)
 80015e4:	4b3c      	ldr	r3, [pc, #240]	; (80016d8 <main+0x670>)
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	4b3f      	ldr	r3, [pc, #252]	; (80016e8 <main+0x680>)
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	0023      	movs	r3, r4
 80015ee:	f000 f9c9 	bl	8001984 <motion_light_control_fsm>
									&deadline_motion_light_1, &light_1_state,
									&motion_sensed_light_1);

			  direct_light_control_fsm(&light_2, &button_light_2,
 80015f2:	4b46      	ldr	r3, [pc, #280]	; (800170c <main+0x6a4>)
 80015f4:	4a3d      	ldr	r2, [pc, #244]	; (80016ec <main+0x684>)
 80015f6:	4931      	ldr	r1, [pc, #196]	; (80016bc <main+0x654>)
 80015f8:	483d      	ldr	r0, [pc, #244]	; (80016f0 <main+0x688>)
 80015fa:	f000 fb59 	bl	8001cb0 <direct_light_control_fsm>
//			  motion_light_uv_control_fsm(&light_uv, &button_uv, &motion_sensor,
//								&deadline_motion_uv, &deadline_motion_uv_safe,
//								&uv_state, &motion_sensed_uv, &abort_uv,
//								&signal_led);

			  if(light_1.light_status == LIGHT_ON)
 80015fe:	4b39      	ldr	r3, [pc, #228]	; (80016e4 <main+0x67c>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d103      	bne.n	800160e <main+0x5a6>
			  {
				  wait = MOTION_UV_WAIT_TRUE;
 8001606:	4b3c      	ldr	r3, [pc, #240]	; (80016f8 <main+0x690>)
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
 800160c:	e002      	b.n	8001614 <main+0x5ac>
			  }
			  else
			  {
				  wait = MOTION_UV_WAIT_FALSE;
 800160e:	4b3a      	ldr	r3, [pc, #232]	; (80016f8 <main+0x690>)
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
			  }

			  motion_uv_ctrl_wait_fsm(&light_uv, &button_uv, &motion_sensor,
 8001614:	4b38      	ldr	r3, [pc, #224]	; (80016f8 <main+0x690>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4d38      	ldr	r5, [pc, #224]	; (80016fc <main+0x694>)
 800161a:	4c2b      	ldr	r4, [pc, #172]	; (80016c8 <main+0x660>)
 800161c:	492f      	ldr	r1, [pc, #188]	; (80016dc <main+0x674>)
 800161e:	4838      	ldr	r0, [pc, #224]	; (8001700 <main+0x698>)
 8001620:	2210      	movs	r2, #16
 8001622:	18ba      	adds	r2, r7, r2
 8001624:	9205      	str	r2, [sp, #20]
 8001626:	9304      	str	r3, [sp, #16]
 8001628:	4b28      	ldr	r3, [pc, #160]	; (80016cc <main+0x664>)
 800162a:	9303      	str	r3, [sp, #12]
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <main+0x668>)
 800162e:	9302      	str	r3, [sp, #8]
 8001630:	4b34      	ldr	r3, [pc, #208]	; (8001704 <main+0x69c>)
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	4b34      	ldr	r3, [pc, #208]	; (8001708 <main+0x6a0>)
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	002b      	movs	r3, r5
 800163a:	0022      	movs	r2, r4
 800163c:	f000 fa58 	bl	8001af0 <motion_uv_ctrl_wait_fsm>
								&deadline_motion_uv, &deadline_motion_uv_safe,
								&uv_state,&motion_sensed_uv, &abort_uv, wait,
								&signal_led);


			  break;
 8001640:	e014      	b.n	800166c <main+0x604>
//										&motion_sensed_light_2);
//
//			  motion_light_uv_control_fsm(&light_uv, &button_uv, &motion_sensor,
//								&deadline_motion_uv, &deadline_motion_uv_safe,
//								&uv_state,&motion_sensed_uv, &abort_uv, &signal_led);
			  led_signal_start(&signal_led);
 8001642:	2410      	movs	r4, #16
 8001644:	193b      	adds	r3, r7, r4
 8001646:	0018      	movs	r0, r3
 8001648:	f7ff fb03 	bl	8000c52 <led_signal_start>
			  signal_led.type = LED_SIGNAL_BLINK;
 800164c:	193b      	adds	r3, r7, r4
 800164e:	2202      	movs	r2, #2
 8001650:	725a      	strb	r2, [r3, #9]

			  break;
 8001652:	e00b      	b.n	800166c <main+0x604>
		  case MOTION_SWITCH_MODE_3:
			  //do nothing
			  led_signal_start(&signal_led);
 8001654:	2410      	movs	r4, #16
 8001656:	193b      	adds	r3, r7, r4
 8001658:	0018      	movs	r0, r3
 800165a:	f7ff fafa 	bl	8000c52 <led_signal_start>
			  signal_led.type = LED_SIGNAL_BLINK;
 800165e:	193b      	adds	r3, r7, r4
 8001660:	2202      	movs	r2, #2
 8001662:	725a      	strb	r2, [r3, #9]
			  __NOP();
 8001664:	46c0      	nop			; (mov r8, r8)
			  break;
 8001666:	e001      	b.n	800166c <main+0x604>
		  default:
			  //do nothing
			  __NOP();
 8001668:	46c0      	nop			; (mov r8, r8)
			  break;
 800166a:	46c0      	nop			; (mov r8, r8)
	  }

	  //Actuator routines:
	  discreate_actuator(&light_1, &deadline_timer_light_1);
 800166c:	4a28      	ldr	r2, [pc, #160]	; (8001710 <main+0x6a8>)
 800166e:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <main+0x67c>)
 8001670:	0011      	movs	r1, r2
 8001672:	0018      	movs	r0, r3
 8001674:	f000 f897 	bl	80017a6 <discreate_actuator>
	  discreate_actuator(&light_2, &deadline_timer_light_2);
 8001678:	4a26      	ldr	r2, [pc, #152]	; (8001714 <main+0x6ac>)
 800167a:	4b1d      	ldr	r3, [pc, #116]	; (80016f0 <main+0x688>)
 800167c:	0011      	movs	r1, r2
 800167e:	0018      	movs	r0, r3
 8001680:	f000 f891 	bl	80017a6 <discreate_actuator>
	  discreate_actuator(&light_uv, &deadline_timer_uv);
 8001684:	4a24      	ldr	r2, [pc, #144]	; (8001718 <main+0x6b0>)
 8001686:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <main+0x698>)
 8001688:	0011      	movs	r1, r2
 800168a:	0018      	movs	r0, r3
 800168c:	f000 f88b 	bl	80017a6 <discreate_actuator>

	  //LED indicator
	  deadline_timer_check(&deadline_led_indicator, &indicator_timer_expired);
 8001690:	1dfa      	adds	r2, r7, #7
 8001692:	4b22      	ldr	r3, [pc, #136]	; (800171c <main+0x6b4>)
 8001694:	0011      	movs	r1, r2
 8001696:	0018      	movs	r0, r3
 8001698:	f7fe ff3a 	bl	8000510 <deadline_timer_check>

	  if(indicator_timer_expired == TIMER_EXPIRED_TRUE)
 800169c:	1dfb      	adds	r3, r7, #7
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d000      	beq.n	80016a6 <main+0x63e>
 80016a4:	e6db      	b.n	800145e <main+0x3f6>
	  {
		  led_signal_fsm(&signal_led);
 80016a6:	2310      	movs	r3, #16
 80016a8:	18fb      	adds	r3, r7, r3
 80016aa:	0018      	movs	r0, r3
 80016ac:	f7ff f9db 	bl	8000a66 <led_signal_fsm>
		  deadline_timer_set_initial_time(&deadline_led_indicator);
 80016b0:	4b1a      	ldr	r3, [pc, #104]	; (800171c <main+0x6b4>)
 80016b2:	0018      	movs	r0, r3
 80016b4:	f7fe ff63 	bl	800057e <deadline_timer_set_initial_time>
	  switch(switch_selector.value)
 80016b8:	e6d1      	b.n	800145e <main+0x3f6>
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	20000350 	.word	0x20000350
 80016c0:	20000338 	.word	0x20000338
 80016c4:	200002b8 	.word	0x200002b8
 80016c8:	20000090 	.word	0x20000090
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000382 	.word	0x20000382
 80016d4:	20000381 	.word	0x20000381
 80016d8:	20000380 	.word	0x20000380
 80016dc:	20000368 	.word	0x20000368
 80016e0:	200003f0 	.word	0x200003f0
 80016e4:	20000248 	.word	0x20000248
 80016e8:	20000470 	.word	0x20000470
 80016ec:	20000478 	.word	0x20000478
 80016f0:	2000026c 	.word	0x2000026c
 80016f4:	200004f8 	.word	0x200004f8
 80016f8:	20000001 	.word	0x20000001
 80016fc:	20000500 	.word	0x20000500
 8001700:	20000290 	.word	0x20000290
 8001704:	20000600 	.word	0x20000600
 8001708:	20000580 	.word	0x20000580
 800170c:	200004f9 	.word	0x200004f9
 8001710:	200000f8 	.word	0x200000f8
 8001714:	20000160 	.word	0x20000160
 8001718:	200001c8 	.word	0x200001c8
 800171c:	20000388 	.word	0x20000388

08001720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b08d      	sub	sp, #52	; 0x34
 8001724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001726:	2414      	movs	r4, #20
 8001728:	193b      	adds	r3, r7, r4
 800172a:	0018      	movs	r0, r3
 800172c:	231c      	movs	r3, #28
 800172e:	001a      	movs	r2, r3
 8001730:	2100      	movs	r1, #0
 8001732:	f003 ff27 	bl	8005584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001736:	003b      	movs	r3, r7
 8001738:	0018      	movs	r0, r3
 800173a:	2314      	movs	r3, #20
 800173c:	001a      	movs	r2, r3
 800173e:	2100      	movs	r1, #0
 8001740:	f003 ff20 	bl	8005584 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001744:	193b      	adds	r3, r7, r4
 8001746:	2202      	movs	r2, #2
 8001748:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800174a:	193b      	adds	r3, r7, r4
 800174c:	2280      	movs	r2, #128	; 0x80
 800174e:	0052      	lsls	r2, r2, #1
 8001750:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001752:	193b      	adds	r3, r7, r4
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001758:	193b      	adds	r3, r7, r4
 800175a:	2240      	movs	r2, #64	; 0x40
 800175c:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175e:	193b      	adds	r3, r7, r4
 8001760:	0018      	movs	r0, r3
 8001762:	f002 fa6f 	bl	8003c44 <HAL_RCC_OscConfig>
 8001766:	1e03      	subs	r3, r0, #0
 8001768:	d001      	beq.n	800176e <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800176a:	f000 fc17 	bl	8001f9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800176e:	003b      	movs	r3, r7
 8001770:	2207      	movs	r2, #7
 8001772:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001774:	003b      	movs	r3, r7
 8001776:	2200      	movs	r2, #0
 8001778:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800177a:	003b      	movs	r3, r7
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001780:	003b      	movs	r3, r7
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001786:	003b      	movs	r3, r7
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800178c:	003b      	movs	r3, r7
 800178e:	2101      	movs	r1, #1
 8001790:	0018      	movs	r0, r3
 8001792:	f002 fc3b 	bl	800400c <HAL_RCC_ClockConfig>
 8001796:	1e03      	subs	r3, r0, #0
 8001798:	d001      	beq.n	800179e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800179a:	f000 fbff 	bl	8001f9c <Error_Handler>
  }
}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b00d      	add	sp, #52	; 0x34
 80017a4:	bd90      	pop	{r4, r7, pc}

080017a6 <discreate_actuator>:

//TODO: (medium) all the digital outputs behave light a light. Last requirement
//changes added other kind of actuators. Change the HAL layer and middleware
//layer to set a proper name
void discreate_actuator(light_t *actuator, deadline_timer_t *deadline_timer)
{
 80017a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017a8:	b08b      	sub	sp, #44	; 0x2c
 80017aa:	af06      	add	r7, sp, #24
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	6039      	str	r1, [r7, #0]

	light_fsm_init_t init = LIGHT_INIT_FALSE;
 80017b0:	260f      	movs	r6, #15
 80017b2:	19bb      	adds	r3, r7, r6
 80017b4:	2201      	movs	r2, #1
 80017b6:	701a      	strb	r2, [r3, #0]
	deadline_timer_expired_t expired;

	if(actuator->fsm_run_on == LIGHT_RUN_TRUE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2221      	movs	r2, #33	; 0x21
 80017bc:	5c9b      	ldrb	r3, [r3, r2]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d12f      	bne.n	8001822 <discreate_actuator+0x7c>
	{
		//		if(actuator_state == MOTION_LIGHT_TURN_ON_LIGHT)
		light_check_init_fsm(*actuator, &init);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	19ba      	adds	r2, r7, r6
 80017c6:	9205      	str	r2, [sp, #20]
 80017c8:	466a      	mov	r2, sp
 80017ca:	0011      	movs	r1, r2
 80017cc:	001a      	movs	r2, r3
 80017ce:	3210      	adds	r2, #16
 80017d0:	ca31      	ldmia	r2!, {r0, r4, r5}
 80017d2:	c131      	stmia	r1!, {r0, r4, r5}
 80017d4:	ca11      	ldmia	r2!, {r0, r4}
 80017d6:	c111      	stmia	r1!, {r0, r4}
 80017d8:	6818      	ldr	r0, [r3, #0]
 80017da:	6859      	ldr	r1, [r3, #4]
 80017dc:	689a      	ldr	r2, [r3, #8]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f7ff fb43 	bl	8000e6a <light_check_init_fsm>

		if(init == LIGHT_INIT_TRUE)
 80017e4:	19bb      	adds	r3, r7, r6
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d107      	bne.n	80017fc <discreate_actuator+0x56>
		{
			deadline_timer_set_initial_time(deadline_timer);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	0018      	movs	r0, r3
 80017f0:	f7fe fec5 	bl	800057e <deadline_timer_set_initial_time>
			light_acknowledge_init_fsm(actuator);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	0018      	movs	r0, r3
 80017f8:	f7ff fb4e 	bl	8000e98 <light_acknowledge_init_fsm>
		}

		deadline_timer_check(deadline_timer, &expired);
 80017fc:	240e      	movs	r4, #14
 80017fe:	193a      	adds	r2, r7, r4
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	0011      	movs	r1, r2
 8001804:	0018      	movs	r0, r3
 8001806:	f7fe fe83 	bl	8000510 <deadline_timer_check>

		if(expired == TIMER_EXPIRED_TRUE)
 800180a:	193b      	adds	r3, r7, r4
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d107      	bne.n	8001822 <discreate_actuator+0x7c>
		{
			light_on_pulse_fsm(actuator);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	0018      	movs	r0, r3
 8001816:	f7ff faa9 	bl	8000d6c <light_on_pulse_fsm>
			deadline_timer_set_initial_time(deadline_timer);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	0018      	movs	r0, r3
 800181e:	f7fe feae 	bl	800057e <deadline_timer_set_initial_time>
		}
	}

	if(actuator->fsm_run_off == LIGHT_RUN_TRUE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2222      	movs	r2, #34	; 0x22
 8001826:	5c9b      	ldrb	r3, [r3, r2]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d130      	bne.n	800188e <discreate_actuator+0xe8>
	{
//	  if(actuator_state == MOTION_LIGHT_TURN_OFF_LIGHT)

	  light_check_init_fsm(*actuator, &init);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	260f      	movs	r6, #15
 8001830:	19ba      	adds	r2, r7, r6
 8001832:	9205      	str	r2, [sp, #20]
 8001834:	466a      	mov	r2, sp
 8001836:	0011      	movs	r1, r2
 8001838:	001a      	movs	r2, r3
 800183a:	3210      	adds	r2, #16
 800183c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800183e:	c131      	stmia	r1!, {r0, r4, r5}
 8001840:	ca11      	ldmia	r2!, {r0, r4}
 8001842:	c111      	stmia	r1!, {r0, r4}
 8001844:	6818      	ldr	r0, [r3, #0]
 8001846:	6859      	ldr	r1, [r3, #4]
 8001848:	689a      	ldr	r2, [r3, #8]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	f7ff fb0d 	bl	8000e6a <light_check_init_fsm>

	  if(init == LIGHT_INIT_TRUE)
 8001850:	19bb      	adds	r3, r7, r6
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d107      	bne.n	8001868 <discreate_actuator+0xc2>
	  {
		  deadline_timer_set_initial_time(deadline_timer);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	0018      	movs	r0, r3
 800185c:	f7fe fe8f 	bl	800057e <deadline_timer_set_initial_time>
		  light_acknowledge_init_fsm(actuator);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	0018      	movs	r0, r3
 8001864:	f7ff fb18 	bl	8000e98 <light_acknowledge_init_fsm>
	  }

	  deadline_timer_check(deadline_timer, &expired);
 8001868:	240e      	movs	r4, #14
 800186a:	193a      	adds	r2, r7, r4
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	0011      	movs	r1, r2
 8001870:	0018      	movs	r0, r3
 8001872:	f7fe fe4d 	bl	8000510 <deadline_timer_check>

	  if(expired == TIMER_EXPIRED_TRUE)
 8001876:	193b      	adds	r3, r7, r4
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d107      	bne.n	800188e <discreate_actuator+0xe8>
	  {
		  light_off_pulse_fsm(actuator);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	0018      	movs	r0, r3
 8001882:	f7ff fa93 	bl	8000dac <light_off_pulse_fsm>
		  deadline_timer_set_initial_time(deadline_timer);
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	0018      	movs	r0, r3
 800188a:	f7fe fe78 	bl	800057e <deadline_timer_set_initial_time>
	  }
	}
}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	46bd      	mov	sp, r7
 8001892:	b005      	add	sp, #20
 8001894:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001896 <events_detection_uv_waits>:
							button_t *button_lamp_uv,
							motion_sensed_t *motion_light_1,
							motion_sensed_t *motion_light_2,
							motion_sensed_t *motion_uv,
							motion_light_uv_abort_t *abort_signal_uv)
{
 8001896:	b5b0      	push	{r4, r5, r7, lr}
 8001898:	b08a      	sub	sp, #40	; 0x28
 800189a:	af04      	add	r7, sp, #16
 800189c:	60f8      	str	r0, [r7, #12]
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	603b      	str	r3, [r7, #0]
	button_isr_status_t button_isr_stat;
	button_edge_t check_edge;


	//Reading if there is a motion interrupt pending to solve
	pyd1598_read_wakeup_signal(motion, &motion_isr_status);
 80018a4:	2417      	movs	r4, #23
 80018a6:	193a      	adds	r2, r7, r4
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	0011      	movs	r1, r2
 80018ac:	0018      	movs	r0, r3
 80018ae:	f000 fe8c 	bl	80025ca <pyd1598_read_wakeup_signal>
	//Activating flags
	if(motion_isr_status == PYD1598_MOTION_ISR_UNATTENDED)
 80018b2:	193b      	adds	r3, r7, r4
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d10c      	bne.n	80018d4 <events_detection_uv_waits+0x3e>
	{
		*motion_light_1 = MOTION_ISR_UNATTENDED;
 80018ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018bc:	2202      	movs	r2, #2
 80018be:	701a      	strb	r2, [r3, #0]
		*motion_light_2 = MOTION_ISR_UNATTENDED;
 80018c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018c2:	2202      	movs	r2, #2
 80018c4:	701a      	strb	r2, [r3, #0]
		*motion_uv = MOTION_ISR_UNATTENDED;
 80018c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c8:	2202      	movs	r2, #2
 80018ca:	701a      	strb	r2, [r3, #0]
		motion->motion_sensed = PYD1598_MOTION_ISR_ATTENDED;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2258      	movs	r2, #88	; 0x58
 80018d0:	2100      	movs	r1, #0
 80018d2:	5499      	strb	r1, [r3, r2]
	}

	//Reading Buttons
	sense_button_event(deadline_events, button_lamp_1);
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	0011      	movs	r1, r2
 80018da:	0018      	movs	r0, r3
 80018dc:	f000 f832 	bl	8001944 <sense_button_event>
	sense_button_event(deadline_events, button_lamp_2);
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	0011      	movs	r1, r2
 80018e6:	0018      	movs	r0, r3
 80018e8:	f000 f82c 	bl	8001944 <sense_button_event>
	sense_button_event(deadline_events, button_lamp_uv);
 80018ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	0011      	movs	r1, r2
 80018f2:	0018      	movs	r0, r3
 80018f4:	f000 f826 	bl	8001944 <sense_button_event>
		*abort_signal_uv = MOTION_ABORT_TRUE;
	}
#endif //ABORT_WITH_BUTTONS

	//Check if lamp buttons are active to invalidate UV button events.
	button_check_isr_request(*button_lamp_uv, &button_isr_stat, &check_edge);
 80018f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fa:	2215      	movs	r2, #21
 80018fc:	18ba      	adds	r2, r7, r2
 80018fe:	9203      	str	r2, [sp, #12]
 8001900:	2516      	movs	r5, #22
 8001902:	197a      	adds	r2, r7, r5
 8001904:	9202      	str	r2, [sp, #8]
 8001906:	466a      	mov	r2, sp
 8001908:	0011      	movs	r1, r2
 800190a:	001a      	movs	r2, r3
 800190c:	3210      	adds	r2, #16
 800190e:	ca11      	ldmia	r2!, {r0, r4}
 8001910:	c111      	stmia	r1!, {r0, r4}
 8001912:	6818      	ldr	r0, [r3, #0]
 8001914:	6859      	ldr	r1, [r3, #4]
 8001916:	689a      	ldr	r2, [r3, #8]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	f7fe fd5a 	bl	80003d2 <button_check_isr_request>
	if(button_isr_stat == BUTTON_ISR_UNATTENDED)
 800191e:	197b      	adds	r3, r7, r5
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b02      	cmp	r3, #2
 8001924:	d10a      	bne.n	800193c <events_detection_uv_waits+0xa6>
	{
		if(button_lamp_uv->push_status != BUTTON_PUSH_ON)
 8001926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001928:	789b      	ldrb	r3, [r3, #2]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d003      	beq.n	8001936 <events_detection_uv_waits+0xa0>
		{
			button_lamp_uv->push_status = BUTTON_PUSH_ON;
 800192e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001930:	2201      	movs	r2, #1
 8001932:	709a      	strb	r2, [r3, #2]
		else
		{
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
		}
	}
}
 8001934:	e002      	b.n	800193c <events_detection_uv_waits+0xa6>
			button_lamp_uv->push_status = BUTTON_PUSH_OFF;
 8001936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001938:	2200      	movs	r2, #0
 800193a:	709a      	strb	r2, [r3, #2]
}
 800193c:	46c0      	nop			; (mov r8, r8)
 800193e:	46bd      	mov	sp, r7
 8001940:	b006      	add	sp, #24
 8001942:	bdb0      	pop	{r4, r5, r7, pc}

08001944 <sense_button_event>:
	}

}

void sense_button_event(deadline_timer_t *deadline_events, button_t *button)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]

	deadline_timer_expired_t timer_expired;
	if(button->debounce_lock == BUTTON_DEBOUNCE_LOCK_ON)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	7b5b      	ldrb	r3, [r3, #13]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d112      	bne.n	800197c <sense_button_event+0x38>
	{
		//TODO: (medium) Check if a new timer should be configured
		deadline_timer_check(deadline_events, &timer_expired);
 8001956:	240f      	movs	r4, #15
 8001958:	193a      	adds	r2, r7, r4
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	0011      	movs	r1, r2
 800195e:	0018      	movs	r0, r3
 8001960:	f7fe fdd6 	bl	8000510 <deadline_timer_check>

		if(timer_expired == TIMER_EXPIRED_TRUE)
 8001964:	193b      	adds	r3, r7, r4
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d107      	bne.n	800197c <sense_button_event+0x38>
		{
			button_debounce_fsm(button);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	0018      	movs	r0, r3
 8001970:	f7fe fc7c 	bl	800026c <button_debounce_fsm>
			deadline_timer_set_initial_time(deadline_events);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	0018      	movs	r0, r3
 8001978:	f7fe fe01 	bl	800057e <deadline_timer_set_initial_time>
		}
	}


}
 800197c:	46c0      	nop			; (mov r8, r8)
 800197e:	46bd      	mov	sp, r7
 8001980:	b005      	add	sp, #20
 8001982:	bd90      	pop	{r4, r7, pc}

08001984 <motion_light_control_fsm>:
								button_t *button,
								pyd1598_sensor_t *motion_sensor,
								deadline_timer_t *deadline_timer,
								motion_light_state_t *fsm_state,
								motion_sensed_t *motion_sensed)
{
 8001984:	b5b0      	push	{r4, r5, r7, lr}
 8001986:	b08a      	sub	sp, #40	; 0x28
 8001988:	af04      	add	r7, sp, #16
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
 8001990:	603b      	str	r3, [r7, #0]

	button_isr_status_t button_isr_status;
	button_edge_t edge = button->edge;
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	785a      	ldrb	r2, [r3, #1]
 8001996:	2116      	movs	r1, #22
 8001998:	187b      	adds	r3, r7, r1
 800199a:	701a      	strb	r2, [r3, #0]

	button_check_isr_request(*button, &button_isr_status, &edge);
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	187a      	adds	r2, r7, r1
 80019a0:	9203      	str	r2, [sp, #12]
 80019a2:	2517      	movs	r5, #23
 80019a4:	197a      	adds	r2, r7, r5
 80019a6:	9202      	str	r2, [sp, #8]
 80019a8:	466a      	mov	r2, sp
 80019aa:	0011      	movs	r1, r2
 80019ac:	001a      	movs	r2, r3
 80019ae:	3210      	adds	r2, #16
 80019b0:	ca11      	ldmia	r2!, {r0, r4}
 80019b2:	c111      	stmia	r1!, {r0, r4}
 80019b4:	6818      	ldr	r0, [r3, #0]
 80019b6:	6859      	ldr	r1, [r3, #4]
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	f7fe fd09 	bl	80003d2 <button_check_isr_request>

	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 80019c0:	197b      	adds	r3, r7, r5
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d003      	beq.n	80019d0 <motion_light_control_fsm+0x4c>
		(*motion_sensed == MOTION_ISR_UNATTENDED))
 80019c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ca:	781b      	ldrb	r3, [r3, #0]
	if( (button_isr_status == BUTTON_ISR_UNATTENDED) ||
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d121      	bne.n	8001a14 <motion_light_control_fsm+0x90>
	{
		if(button_isr_status == BUTTON_ISR_UNATTENDED)
 80019d0:	2217      	movs	r2, #23
 80019d2:	18bb      	adds	r3, r7, r2
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d10e      	bne.n	80019f8 <motion_light_control_fsm+0x74>
		{
			button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80019da:	18bb      	adds	r3, r7, r2
 80019dc:	2200      	movs	r2, #0
 80019de:	701a      	strb	r2, [r3, #0]

			if(edge == BUTTON_EDGE_NEGATIVE)
 80019e0:	2316      	movs	r3, #22
 80019e2:	18fb      	adds	r3, r7, r3
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d103      	bne.n	80019f2 <motion_light_control_fsm+0x6e>
			{
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 80019ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ec:	2205      	movs	r2, #5
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	e002      	b.n	80019f8 <motion_light_control_fsm+0x74>
			}
			else
			{
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 80019f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019f4:	2201      	movs	r2, #1
 80019f6:	701a      	strb	r2, [r3, #0]
			}
		}

		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 80019f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d109      	bne.n	8001a14 <motion_light_control_fsm+0x90>
			(*fsm_state == MOTION_LIGHT_IDLE))
 8001a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a02:	781b      	ldrb	r3, [r3, #0]
		if( (*motion_sensed == MOTION_ISR_UNATTENDED) &&
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d105      	bne.n	8001a14 <motion_light_control_fsm+0x90>
		{
			*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8001a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	701a      	strb	r2, [r3, #0]
			*motion_sensed = MOTION_ISR_ATTENDED;
 8001a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
		}

	}

	switch(*fsm_state)
 8001a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d858      	bhi.n	8001ace <motion_light_control_fsm+0x14a>
 8001a1c:	009a      	lsls	r2, r3, #2
 8001a1e:	4b33      	ldr	r3, [pc, #204]	; (8001aec <motion_light_control_fsm+0x168>)
 8001a20:	18d3      	adds	r3, r2, r3
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	469f      	mov	pc, r3
	{
		case MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 8001a26:	46c0      	nop			; (mov r8, r8)

			break;
 8001a28:	e056      	b.n	8001ad8 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_CHECK_BUTTON:

			button_status_t button_status = BUTTON_OFF;
 8001a2a:	2115      	movs	r1, #21
 8001a2c:	187b      	adds	r3, r7, r1
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
			button_get_status(button, &button_status);
 8001a32:	000c      	movs	r4, r1
 8001a34:	187a      	adds	r2, r7, r1
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	0011      	movs	r1, r2
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f7fe fca4 	bl	8000388 <button_get_status>

			if(button_status == BUTTON_ON)
 8001a40:	193b      	adds	r3, r7, r4
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d106      	bne.n	8001a56 <motion_light_control_fsm+0xd2>
			{
				*fsm_state = MOTION_LIGHT_TURN_ON_LIGHT;
 8001a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	701a      	strb	r2, [r3, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
				 //if an edge where detected an error occurred in the button
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
				*motion_sensed = MOTION_ISR_ATTENDED;
			}

			break;
 8001a54:	e040      	b.n	8001ad8 <motion_light_control_fsm+0x154>
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8001a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a58:	2205      	movs	r2, #5
 8001a5a:	701a      	strb	r2, [r3, #0]
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
			break;
 8001a62:	e039      	b.n	8001ad8 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_TURN_ON_LIGHT:

			//this is done in another fsm
			light_ask_on_pulse_fsm(light);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	0018      	movs	r0, r3
 8001a68:	f7ff f9e1 	bl	8000e2e <light_ask_on_pulse_fsm>
			*fsm_state = MOTION_LIGHT_INIT_TIMER;
 8001a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a6e:	2203      	movs	r2, #3
 8001a70:	701a      	strb	r2, [r3, #0]

			break;
 8001a72:	e031      	b.n	8001ad8 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_INIT_TIMER:
			//This updates the timer count
			deadline_timer_set_initial_time(deadline_timer);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	0018      	movs	r0, r3
 8001a78:	f7fe fd81 	bl	800057e <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_WAIT_EXPIRATION;
 8001a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7e:	2204      	movs	r2, #4
 8001a80:	701a      	strb	r2, [r3, #0]

			break;
 8001a82:	e029      	b.n	8001ad8 <motion_light_control_fsm+0x154>
		case MOTION_LIGHT_WAIT_EXPIRATION:

			deadline_timer_expired_t deadline_expired;

			deadline_timer_check(deadline_timer, &deadline_expired);
 8001a84:	2414      	movs	r4, #20
 8001a86:	193a      	adds	r2, r7, r4
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	0011      	movs	r1, r2
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f7fe fd3f 	bl	8000510 <deadline_timer_check>

			if(deadline_expired == TIMER_EXPIRED_TRUE)
 8001a92:	193b      	adds	r3, r7, r4
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d102      	bne.n	8001aa0 <motion_light_control_fsm+0x11c>
			{
				*fsm_state = MOTION_LIGHT_TURN_OFF_LIGHT;
 8001a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a9c:	2205      	movs	r2, #5
 8001a9e:	701a      	strb	r2, [r3, #0]
			}
			else
			{
			}

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d116      	bne.n	8001ad6 <motion_light_control_fsm+0x152>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aaa:	2200      	movs	r2, #0
 8001aac:	701a      	strb	r2, [r3, #0]
//					*fsm_state = MOTION_LIGHT_INIT_TIMER;
				*fsm_state = MOTION_LIGHT_CHECK_BUTTON;
 8001aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001ab4:	e00f      	b.n	8001ad6 <motion_light_control_fsm+0x152>
		case MOTION_LIGHT_TURN_OFF_LIGHT:

			deadline_timer_force_expiration(deadline_timer);
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f7fe fd1c 	bl	80004f6 <deadline_timer_force_expiration>
			//this is done in another fsm
			light_ask_off_pulse_fsm(light);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f7ff f993 	bl	8000dec <light_ask_off_pulse_fsm>
			*fsm_state = MOTION_LIGHT_IDLE;
 8001ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac8:	2200      	movs	r2, #0
 8001aca:	701a      	strb	r2, [r3, #0]
			break;
 8001acc:	e004      	b.n	8001ad8 <motion_light_control_fsm+0x154>
		default:
			*fsm_state = MOTION_LIGHT_IDLE;
 8001ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
			break;
 8001ad4:	e000      	b.n	8001ad8 <motion_light_control_fsm+0x154>
			break;
 8001ad6:	46c0      	nop			; (mov r8, r8)
	}

	button->edge_attended = button_isr_status;
 8001ad8:	2317      	movs	r3, #23
 8001ada:	18fb      	adds	r3, r7, r3
 8001adc:	781a      	ldrb	r2, [r3, #0]
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	70da      	strb	r2, [r3, #3]

}
 8001ae2:	46c0      	nop			; (mov r8, r8)
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	b006      	add	sp, #24
 8001ae8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	0800563c 	.word	0x0800563c

08001af0 <motion_uv_ctrl_wait_fsm>:
									motion_light_uv_state_t *fsm_state,
									motion_sensed_t *motion_sensed,
									motion_light_uv_abort_t *uv_abort,
									motion_uv_wait_signal_t wait,
									led_signal_t *signal)
{
 8001af0:	b5b0      	push	{r4, r5, r7, lr}
 8001af2:	b09c      	sub	sp, #112	; 0x70
 8001af4:	af16      	add	r7, sp, #88	; 0x58
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
 8001afc:	603b      	str	r3, [r7, #0]
	button_isr_status_t button_isr_status;
	button_edge_t edge = button_uv->edge;
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	785a      	ldrb	r2, [r3, #1]
 8001b02:	2116      	movs	r1, #22
 8001b04:	187b      	adds	r3, r7, r1
 8001b06:	701a      	strb	r2, [r3, #0]
	pyd1598_motion_isr_status_t motion_isr_status;

	button_check_isr_request(*button_uv, &button_isr_status, &edge);
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	187a      	adds	r2, r7, r1
 8001b0c:	9203      	str	r2, [sp, #12]
 8001b0e:	2517      	movs	r5, #23
 8001b10:	197a      	adds	r2, r7, r5
 8001b12:	9202      	str	r2, [sp, #8]
 8001b14:	466a      	mov	r2, sp
 8001b16:	0011      	movs	r1, r2
 8001b18:	001a      	movs	r2, r3
 8001b1a:	3210      	adds	r2, #16
 8001b1c:	ca11      	ldmia	r2!, {r0, r4}
 8001b1e:	c111      	stmia	r1!, {r0, r4}
 8001b20:	6818      	ldr	r0, [r3, #0]
 8001b22:	6859      	ldr	r1, [r3, #4]
 8001b24:	689a      	ldr	r2, [r3, #8]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f7fe fc53 	bl	80003d2 <button_check_isr_request>
	pyd1598_check_isr_request(*motion_sensor, &motion_isr_status);
 8001b2c:	687c      	ldr	r4, [r7, #4]
 8001b2e:	2315      	movs	r3, #21
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	9314      	str	r3, [sp, #80]	; 0x50
 8001b34:	466b      	mov	r3, sp
 8001b36:	0018      	movs	r0, r3
 8001b38:	0023      	movs	r3, r4
 8001b3a:	3310      	adds	r3, #16
 8001b3c:	2250      	movs	r2, #80	; 0x50
 8001b3e:	0019      	movs	r1, r3
 8001b40:	f003 fd66 	bl	8005610 <memcpy>
 8001b44:	6820      	ldr	r0, [r4, #0]
 8001b46:	6861      	ldr	r1, [r4, #4]
 8001b48:	68a2      	ldr	r2, [r4, #8]
 8001b4a:	68e3      	ldr	r3, [r4, #12]
 8001b4c:	f000 fd26 	bl	800259c <pyd1598_check_isr_request>


	if(button_isr_status == BUTTON_ISR_UNATTENDED)
 8001b50:	197b      	adds	r3, r7, r5
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d10e      	bne.n	8001b76 <motion_uv_ctrl_wait_fsm+0x86>
	{

		//Change if abort is not required with a second push
		if(button_uv->push_status == BUTTON_PUSH_ON)
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	789b      	ldrb	r3, [r3, #2]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d103      	bne.n	8001b68 <motion_uv_ctrl_wait_fsm+0x78>
		{
			*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	e002      	b.n	8001b6e <motion_uv_ctrl_wait_fsm+0x7e>
		}
		else
		{
			*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	701a      	strb	r2, [r3, #0]
		}

		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001b6e:	2317      	movs	r3, #23
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
	}

	if(*uv_abort == MOTION_ABORT_TRUE)
 8001b76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d105      	bne.n	8001b8a <motion_uv_ctrl_wait_fsm+0x9a>
	{
		*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b80:	2207      	movs	r2, #7
 8001b82:	701a      	strb	r2, [r3, #0]
		*uv_abort = MOTION_ABORT_FALSE;
 8001b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b86:	2201      	movs	r2, #1
 8001b88:	701a      	strb	r2, [r3, #0]
	}


	switch(*fsm_state)
 8001b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	2b07      	cmp	r3, #7
 8001b90:	d900      	bls.n	8001b94 <motion_uv_ctrl_wait_fsm+0xa4>
 8001b92:	e07c      	b.n	8001c8e <motion_uv_ctrl_wait_fsm+0x19e>
 8001b94:	009a      	lsls	r2, r3, #2
 8001b96:	4b45      	ldr	r3, [pc, #276]	; (8001cac <motion_uv_ctrl_wait_fsm+0x1bc>)
 8001b98:	18d3      	adds	r3, r2, r3
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	469f      	mov	pc, r3
	{
		case MOTION_LIGHT_UV_IDLE:

			__NOP();//Do nothing
 8001b9e:	46c0      	nop			; (mov r8, r8)

			break;
 8001ba0:	e07a      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>

		case MOTION_LIGHT_UV_INIT_SAFE_TIMER:
			//TODO: (high) add a timeout
			deadline_timer_set_initial_time(deadline_safe_timer);
 8001ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7fe fcea 	bl	800057e <deadline_timer_set_initial_time>
			//Start LED indicator
			led_signal_start(signal);
 8001baa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bac:	0018      	movs	r0, r3
 8001bae:	f7ff f850 	bl	8000c52 <led_signal_start>
			signal->type = LED_SIGNAL_BLINK;
 8001bb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	725a      	strb	r2, [r3, #9]

			*fsm_state = MOTION_LIGHT_UV_WAIT_SAFE_TIMER;
 8001bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bba:	2202      	movs	r2, #2
 8001bbc:	701a      	strb	r2, [r3, #0]
			break;
 8001bbe:	e06b      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>

		case MOTION_LIGHT_UV_WAIT_SAFE_TIMER:

			deadline_timer_expired_t deadline_safe_expired;
			deadline_timer_check(deadline_safe_timer, &deadline_safe_expired);
 8001bc0:	2414      	movs	r4, #20
 8001bc2:	193a      	adds	r2, r7, r4
 8001bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc6:	0011      	movs	r1, r2
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f7fe fca1 	bl	8000510 <deadline_timer_check>

			if(deadline_safe_expired == TIMER_EXPIRED_TRUE)//This should be a long timer
 8001bce:	193b      	adds	r3, r7, r4
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d103      	bne.n	8001bde <motion_uv_ctrl_wait_fsm+0xee>
			{
				*fsm_state = MOTION_LIGHT_UV_TURN_ON_LIGHT;
 8001bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd8:	2203      	movs	r2, #3
 8001bda:	701a      	strb	r2, [r3, #0]
					__NOP();
				}

			}

			break;
 8001bdc:	e05c      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
				if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d105      	bne.n	8001bf2 <motion_uv_ctrl_wait_fsm+0x102>
					*motion_sensed = MOTION_ISR_ATTENDED;
 8001be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
					*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bee:	2201      	movs	r2, #1
 8001bf0:	701a      	strb	r2, [r3, #0]
				if(wait == MOTION_UV_WAIT_TRUE)
 8001bf2:	2338      	movs	r3, #56	; 0x38
 8001bf4:	18fb      	adds	r3, r7, r3
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d103      	bne.n	8001c04 <motion_uv_ctrl_wait_fsm+0x114>
					*fsm_state = MOTION_LIGHT_UV_INIT_SAFE_TIMER;
 8001bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bfe:	2201      	movs	r2, #1
 8001c00:	701a      	strb	r2, [r3, #0]
			break;
 8001c02:	e049      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
					__NOP();
 8001c04:	46c0      	nop			; (mov r8, r8)
			break;
 8001c06:	e047      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
		case MOTION_LIGHT_UV_TURN_ON_LIGHT:
			//this is done in another fsm
			light_ask_on_pulse_fsm(light_uv);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	f7ff f90f 	bl	8000e2e <light_ask_on_pulse_fsm>
			signal->type = LED_SIGNAL_SOLID;
 8001c10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c12:	2201      	movs	r2, #1
 8001c14:	725a      	strb	r2, [r3, #9]
			*fsm_state = MOTION_LIGHT_UV_INIT_TIMER;
 8001c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c18:	2204      	movs	r2, #4
 8001c1a:	701a      	strb	r2, [r3, #0]

			break;
 8001c1c:	e03c      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
		case MOTION_LIGHT_UV_INIT_TIMER:
			deadline_timer_set_initial_time(deadline_timer);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	0018      	movs	r0, r3
 8001c22:	f7fe fcac 	bl	800057e <deadline_timer_set_initial_time>
			*fsm_state = MOTION_LIGHT_UV_WAIT_EXPIRATION;
 8001c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c28:	2205      	movs	r2, #5
 8001c2a:	701a      	strb	r2, [r3, #0]
			break;
 8001c2c:	e034      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
		case MOTION_LIGHT_UV_WAIT_EXPIRATION:
			deadline_timer_expired_t deadline_expired;
			deadline_timer_check(deadline_timer, &deadline_expired);
 8001c2e:	2413      	movs	r4, #19
 8001c30:	193a      	adds	r2, r7, r4
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	0011      	movs	r1, r2
 8001c36:	0018      	movs	r0, r3
 8001c38:	f7fe fc6a 	bl	8000510 <deadline_timer_check>

			if(deadline_expired == TIMER_EXPIRED_TRUE)
 8001c3c:	193b      	adds	r3, r7, r4
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d102      	bne.n	8001c4a <motion_uv_ctrl_wait_fsm+0x15a>
			{
				*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8001c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c46:	2206      	movs	r2, #6
 8001c48:	701a      	strb	r2, [r3, #0]
			else
			{
				//Do nothing
			}

			if(*motion_sensed == MOTION_ISR_UNATTENDED)
 8001c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d121      	bne.n	8001c96 <motion_uv_ctrl_wait_fsm+0x1a6>
			{
				*motion_sensed = MOTION_ISR_ATTENDED;
 8001c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c54:	2200      	movs	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]
				*fsm_state = MOTION_LIGHT_UV_ABORT;
 8001c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001c5e:	e01a      	b.n	8001c96 <motion_uv_ctrl_wait_fsm+0x1a6>
		case MOTION_LIGHT_UV_ABORT:

			*fsm_state = MOTION_LIGHT_UV_TURN_OFF_LIGHT;
 8001c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c62:	2206      	movs	r2, #6
 8001c64:	701a      	strb	r2, [r3, #0]
			break;
 8001c66:	e017      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
		case MOTION_LIGHT_UV_TURN_OFF_LIGHT:
			//this is done in another fsm
			deadline_timer_force_expiration(deadline_timer);
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f7fe fc43 	bl	80004f6 <deadline_timer_force_expiration>
			button_uv->push_status = BUTTON_PUSH_OFF;
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	2200      	movs	r2, #0
 8001c74:	709a      	strb	r2, [r3, #2]

			//Stop LED indicator
			led_signal_stop(signal);
 8001c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f7fe fff6 	bl	8000c6a <led_signal_stop>
			light_ask_off_pulse_fsm(light_uv);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	0018      	movs	r0, r3
 8001c82:	f7ff f8b3 	bl	8000dec <light_ask_off_pulse_fsm>


			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
			break;
 8001c8c:	e004      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
		default:
			*fsm_state = MOTION_LIGHT_UV_IDLE;
 8001c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
			break;
 8001c94:	e000      	b.n	8001c98 <motion_uv_ctrl_wait_fsm+0x1a8>
			break;
 8001c96:	46c0      	nop			; (mov r8, r8)
	}

	button_uv->edge_attended = button_isr_status;
 8001c98:	2317      	movs	r3, #23
 8001c9a:	18fb      	adds	r3, r7, r3
 8001c9c:	781a      	ldrb	r2, [r3, #0]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	70da      	strb	r2, [r3, #3]
}
 8001ca2:	46c0      	nop			; (mov r8, r8)
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	b006      	add	sp, #24
 8001ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	08005654 	.word	0x08005654

08001cb0 <direct_light_control_fsm>:

void direct_light_control_fsm(light_t *light,
						button_t *button,
						deadline_timer_t *deadline_timer,
						motion_light_no_motion_state_t *fsm_state)
{
 8001cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb2:	b08b      	sub	sp, #44	; 0x2c
 8001cb4:	af04      	add	r7, sp, #16
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	603b      	str	r3, [r7, #0]

	button_isr_status_t button_isr_status;
	button_edge_t edge = button->edge;
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	785a      	ldrb	r2, [r3, #1]
 8001cc2:	2516      	movs	r5, #22
 8001cc4:	197b      	adds	r3, r7, r5
 8001cc6:	701a      	strb	r2, [r3, #0]
	button_status_t button_status = BUTTON_OFF;
 8001cc8:	2315      	movs	r3, #21
 8001cca:	18fb      	adds	r3, r7, r3
 8001ccc:	2200      	movs	r2, #0
 8001cce:	701a      	strb	r2, [r3, #0]

	button_check_isr_request(*button, &button_isr_status, &edge);
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	197a      	adds	r2, r7, r5
 8001cd4:	9203      	str	r2, [sp, #12]
 8001cd6:	2617      	movs	r6, #23
 8001cd8:	19ba      	adds	r2, r7, r6
 8001cda:	9202      	str	r2, [sp, #8]
 8001cdc:	466a      	mov	r2, sp
 8001cde:	0011      	movs	r1, r2
 8001ce0:	001a      	movs	r2, r3
 8001ce2:	3210      	adds	r2, #16
 8001ce4:	ca11      	ldmia	r2!, {r0, r4}
 8001ce6:	c111      	stmia	r1!, {r0, r4}
 8001ce8:	6818      	ldr	r0, [r3, #0]
 8001cea:	6859      	ldr	r1, [r3, #4]
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f7fe fb6f 	bl	80003d2 <button_check_isr_request>

	if( button_isr_status == BUTTON_ISR_UNATTENDED)
 8001cf4:	19bb      	adds	r3, r7, r6
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d10d      	bne.n	8001d18 <direct_light_control_fsm+0x68>
	{
		button_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 8001cfc:	19bb      	adds	r3, r7, r6
 8001cfe:	2200      	movs	r2, #0
 8001d00:	701a      	strb	r2, [r3, #0]

		if(edge == BUTTON_EDGE_NEGATIVE)
 8001d02:	197b      	adds	r3, r7, r5
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d103      	bne.n	8001d12 <direct_light_control_fsm+0x62>
		{
			*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	701a      	strb	r2, [r3, #0]
 8001d10:	e002      	b.n	8001d18 <direct_light_control_fsm+0x68>
		}
		else
		{
			*fsm_state =  NO_MOTION_LIGHT_TURN_ON_LIGHT;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	2202      	movs	r2, #2
 8001d16:	701a      	strb	r2, [r3, #0]
		}
	}

	switch(*fsm_state)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b03      	cmp	r3, #3
 8001d1e:	d021      	beq.n	8001d64 <direct_light_control_fsm+0xb4>
 8001d20:	dc28      	bgt.n	8001d74 <direct_light_control_fsm+0xc4>
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d007      	beq.n	8001d36 <direct_light_control_fsm+0x86>
 8001d26:	dc25      	bgt.n	8001d74 <direct_light_control_fsm+0xc4>
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d002      	beq.n	8001d32 <direct_light_control_fsm+0x82>
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d00a      	beq.n	8001d46 <direct_light_control_fsm+0x96>
 8001d30:	e020      	b.n	8001d74 <direct_light_control_fsm+0xc4>
	{
		case NO_MOTION_LIGHT_IDLE:

			__NOP();//Do nothing
 8001d32:	46c0      	nop			; (mov r8, r8)

			break;
 8001d34:	e023      	b.n	8001d7e <direct_light_control_fsm+0xce>
		case NO_MOTION_LIGHT_TURN_ON_LIGHT:

			//this is done in another fsm
			light_ask_on_pulse_fsm(light);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f7ff f878 	bl	8000e2e <light_ask_on_pulse_fsm>
			*fsm_state = NO_MOTION_LIGHT_CHECK_BUTTON;
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2201      	movs	r2, #1
 8001d42:	701a      	strb	r2, [r3, #0]

			break;
 8001d44:	e01b      	b.n	8001d7e <direct_light_control_fsm+0xce>
		case NO_MOTION_LIGHT_CHECK_BUTTON:
			//This updates the timer count
			button_get_status(button, &button_status);
 8001d46:	2415      	movs	r4, #21
 8001d48:	193a      	adds	r2, r7, r4
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	0011      	movs	r1, r2
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f7fe fb1a 	bl	8000388 <button_get_status>

			//TODO: (low) This step is just to ensure things are done
			if(button_status == BUTTON_OFF)
 8001d54:	193b      	adds	r3, r7, r4
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d10f      	bne.n	8001d7c <direct_light_control_fsm+0xcc>
			{
				*fsm_state = NO_MOTION_LIGHT_TURN_OFF_LIGHT;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	2203      	movs	r2, #3
 8001d60:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001d62:	e00b      	b.n	8001d7c <direct_light_control_fsm+0xcc>
		case NO_MOTION_LIGHT_TURN_OFF_LIGHT:
			//this is done in another fsm
			light_ask_off_pulse_fsm(light);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	0018      	movs	r0, r3
 8001d68:	f7ff f840 	bl	8000dec <light_ask_off_pulse_fsm>
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]
			break;
 8001d72:	e004      	b.n	8001d7e <direct_light_control_fsm+0xce>
		default:
			*fsm_state = NO_MOTION_LIGHT_IDLE;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	701a      	strb	r2, [r3, #0]
			break;
 8001d7a:	e000      	b.n	8001d7e <direct_light_control_fsm+0xce>
			break;
 8001d7c:	46c0      	nop			; (mov r8, r8)
	}

	button->edge_attended = button_isr_status;
 8001d7e:	2317      	movs	r3, #23
 8001d80:	18fb      	adds	r3, r7, r3
 8001d82:	781a      	ldrb	r2, [r3, #0]
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	70da      	strb	r2, [r3, #3]

}
 8001d88:	46c0      	nop			; (mov r8, r8)
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	b007      	add	sp, #28
 8001d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d90 <HAL_TIM_PeriodElapsedCallback>:

/**********************************ISR*****************************************/

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]

	if (htim == &htim17)
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	4b20      	ldr	r3, [pc, #128]	; (8001e1c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d106      	bne.n	8001dae <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		pyd1598_dl_readout_fsm(&motion_sensor.direct_link,
 8001da0:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001da2:	791a      	ldrb	r2, [r3, #4]
 8001da4:	4b1f      	ldr	r3, [pc, #124]	; (8001e24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001da6:	0011      	movs	r1, r2
 8001da8:	0018      	movs	r0, r3
 8001daa:	f000 f9c5 	bl	8002138 <pyd1598_dl_readout_fsm>
											motion_sensor.serin.config.op_mode);
	}
	if (htim == &htim14)
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d105      	bne.n	8001dc2 <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		pyd1598_serin_send_datagram_fsm(&motion_sensor.serin,
 8001db6:	4b1a      	ldr	r3, [pc, #104]	; (8001e20 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001db8:	4819      	ldr	r0, [pc, #100]	; (8001e20 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001dba:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001dbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001dbe:	f000 fb23 	bl	8002408 <pyd1598_serin_send_datagram_fsm>
	if (htim == &htim1)
	{
//		increment_timer();
	}

	if (htim == &htim16)
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d123      	bne.n	8001e12 <HAL_TIM_PeriodElapsedCallback+0x82>
	{

		//TODO: (low)can I change this to the infinite while loop in the main?
		deadline_timer_count(&deadline_timer_light_1);
 8001dca:	4b19      	ldr	r3, [pc, #100]	; (8001e30 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7fe fbc9 	bl	8000564 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_light_2);
 8001dd2:	4b18      	ldr	r3, [pc, #96]	; (8001e34 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f7fe fbc5 	bl	8000564 <deadline_timer_count>
		deadline_timer_count(&deadline_timer_uv);
 8001dda:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7fe fbc1 	bl	8000564 <deadline_timer_count>
		deadline_timer_count(&deadline_buttons);
 8001de2:	4b16      	ldr	r3, [pc, #88]	; (8001e3c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7fe fbbd 	bl	8000564 <deadline_timer_count>
		//
		deadline_timer_count(&deadline_motion_light_1);
 8001dea:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001dec:	0018      	movs	r0, r3
 8001dee:	f7fe fbb9 	bl	8000564 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_light_2);
 8001df2:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001df4:	0018      	movs	r0, r3
 8001df6:	f7fe fbb5 	bl	8000564 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv);
 8001dfa:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001dfc:	0018      	movs	r0, r3
 8001dfe:	f7fe fbb1 	bl	8000564 <deadline_timer_count>
		deadline_timer_count(&deadline_motion_uv_safe);
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7fe fbad 	bl	8000564 <deadline_timer_count>

		deadline_timer_count(&deadline_led_indicator);
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	f7fe fba9 	bl	8000564 <deadline_timer_count>

	}



}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b002      	add	sp, #8
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	20000738 	.word	0x20000738
 8001e20:	20000090 	.word	0x20000090
 8001e24:	200000b0 	.word	0x200000b0
 8001e28:	200006a0 	.word	0x200006a0
 8001e2c:	200006ec 	.word	0x200006ec
 8001e30:	200000f8 	.word	0x200000f8
 8001e34:	20000160 	.word	0x20000160
 8001e38:	200001c8 	.word	0x200001c8
 8001e3c:	200002b8 	.word	0x200002b8
 8001e40:	200003f0 	.word	0x200003f0
 8001e44:	20000478 	.word	0x20000478
 8001e48:	20000500 	.word	0x20000500
 8001e4c:	20000580 	.word	0x20000580
 8001e50:	20000388 	.word	0x20000388

08001e54 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	0002      	movs	r2, r0
 8001e5c:	1dbb      	adds	r3, r7, #6
 8001e5e:	801a      	strh	r2, [r3, #0]


	if(GPIO_Pin == motion_sensor.direct_link.hardware_inteface.pin)
 8001e60:	4b24      	ldr	r3, [pc, #144]	; (8001ef4 <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 8001e62:	2248      	movs	r2, #72	; 0x48
 8001e64:	5a9b      	ldrh	r3, [r3, r2]
 8001e66:	1dba      	adds	r2, r7, #6
 8001e68:	8812      	ldrh	r2, [r2, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d107      	bne.n	8001e7e <HAL_GPIO_EXTI_Rising_Callback+0x2a>
	{
//		pyd1598_direct_link_isr_init_set();
		motion_sensor.direct_link.start_fsm = true;
 8001e6e:	4b21      	ldr	r3, [pc, #132]	; (8001ef4 <HAL_GPIO_EXTI_Rising_Callback+0xa0>)
 8001e70:	2241      	movs	r2, #65	; 0x41
 8001e72:	2101      	movs	r1, #1
 8001e74:	5499      	strb	r1, [r3, r2]
		TIM17->CNT = 0;
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <HAL_GPIO_EXTI_Rising_Callback+0xa4>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	625a      	str	r2, [r3, #36]	; 0x24
 8001e7c:	e000      	b.n	8001e80 <HAL_GPIO_EXTI_Rising_Callback+0x2c>
	}
	else
	{
		__NOP();
 8001e7e:	46c0      	nop			; (mov r8, r8)
	}

	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8001e80:	4b1e      	ldr	r3, [pc, #120]	; (8001efc <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 8001e82:	891b      	ldrh	r3, [r3, #8]
 8001e84:	1dba      	adds	r2, r7, #6
 8001e86:	8812      	ldrh	r2, [r2, #0]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d10b      	bne.n	8001ea4 <HAL_GPIO_EXTI_Rising_Callback+0x50>
	{
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	; (8001efc <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 8001e8e:	7b5b      	ldrb	r3, [r3, #13]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d107      	bne.n	8001ea4 <HAL_GPIO_EXTI_Rising_Callback+0x50>
		{
			button_positive_edge_detected(&button_light_1);
 8001e94:	4b19      	ldr	r3, [pc, #100]	; (8001efc <HAL_GPIO_EXTI_Rising_Callback+0xa8>)
 8001e96:	0018      	movs	r0, r3
 8001e98:	f7fe fa50 	bl	800033c <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001e9c:	4b18      	ldr	r3, [pc, #96]	; (8001f00 <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f7fe fb6d 	bl	800057e <deadline_timer_set_initial_time>
		}

	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8001ea4:	4b17      	ldr	r3, [pc, #92]	; (8001f04 <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 8001ea6:	891b      	ldrh	r3, [r3, #8]
 8001ea8:	1dba      	adds	r2, r7, #6
 8001eaa:	8812      	ldrh	r2, [r2, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d10b      	bne.n	8001ec8 <HAL_GPIO_EXTI_Rising_Callback+0x74>
	{
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001eb0:	4b14      	ldr	r3, [pc, #80]	; (8001f04 <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 8001eb2:	7b5b      	ldrb	r3, [r3, #13]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d107      	bne.n	8001ec8 <HAL_GPIO_EXTI_Rising_Callback+0x74>
		{
			button_positive_edge_detected(&button_light_2);
 8001eb8:	4b12      	ldr	r3, [pc, #72]	; (8001f04 <HAL_GPIO_EXTI_Rising_Callback+0xb0>)
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f7fe fa3e 	bl	800033c <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	; (8001f00 <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f7fe fb5b 	bl	800057e <deadline_timer_set_initial_time>
		}
	}
	if(GPIO_Pin == button_uv.hardware_input.pin)
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 8001eca:	891b      	ldrh	r3, [r3, #8]
 8001ecc:	1dba      	adds	r2, r7, #6
 8001ece:	8812      	ldrh	r2, [r2, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d10b      	bne.n	8001eec <HAL_GPIO_EXTI_Rising_Callback+0x98>
	{
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	; (8001f08 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 8001ed6:	7b5b      	ldrb	r3, [r3, #13]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d107      	bne.n	8001eec <HAL_GPIO_EXTI_Rising_Callback+0x98>
		{
			button_positive_edge_detected(&button_uv);
 8001edc:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <HAL_GPIO_EXTI_Rising_Callback+0xb4>)
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f7fe fa2c 	bl	800033c <button_positive_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <HAL_GPIO_EXTI_Rising_Callback+0xac>)
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f7fe fb49 	bl	800057e <deadline_timer_set_initial_time>
		}
	}
}
 8001eec:	46c0      	nop			; (mov r8, r8)
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b002      	add	sp, #8
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000090 	.word	0x20000090
 8001ef8:	40014800 	.word	0x40014800
 8001efc:	20000338 	.word	0x20000338
 8001f00:	200002b8 	.word	0x200002b8
 8001f04:	20000350 	.word	0x20000350
 8001f08:	20000368 	.word	0x20000368

08001f0c <HAL_GPIO_EXTI_Falling_Callback>:


void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	0002      	movs	r2, r0
 8001f14:	1dbb      	adds	r3, r7, #6
 8001f16:	801a      	strh	r2, [r3, #0]


	if(GPIO_Pin == button_light_1.hardware_input.pin)
 8001f18:	4b1c      	ldr	r3, [pc, #112]	; (8001f8c <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8001f1a:	891b      	ldrh	r3, [r3, #8]
 8001f1c:	1dba      	adds	r2, r7, #6
 8001f1e:	8812      	ldrh	r2, [r2, #0]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d10b      	bne.n	8001f3c <HAL_GPIO_EXTI_Falling_Callback+0x30>
	{
		if(button_light_1.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8001f26:	7b5b      	ldrb	r3, [r3, #13]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d107      	bne.n	8001f3c <HAL_GPIO_EXTI_Falling_Callback+0x30>
		{
			button_negative_edge_detected(&button_light_1);
 8001f2c:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <HAL_GPIO_EXTI_Falling_Callback+0x80>)
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f7fe fa17 	bl	8000362 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);
 8001f34:	4b16      	ldr	r3, [pc, #88]	; (8001f90 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8001f36:	0018      	movs	r0, r3
 8001f38:	f7fe fb21 	bl	800057e <deadline_timer_set_initial_time>
		}
	}
	if(GPIO_Pin == button_light_2.hardware_input.pin)
 8001f3c:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8001f3e:	891b      	ldrh	r3, [r3, #8]
 8001f40:	1dba      	adds	r2, r7, #6
 8001f42:	8812      	ldrh	r2, [r2, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d10b      	bne.n	8001f60 <HAL_GPIO_EXTI_Falling_Callback+0x54>
	{
		if(button_light_2.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001f48:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8001f4a:	7b5b      	ldrb	r3, [r3, #13]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d107      	bne.n	8001f60 <HAL_GPIO_EXTI_Falling_Callback+0x54>
		{
			button_negative_edge_detected(&button_light_2);
 8001f50:	4b10      	ldr	r3, [pc, #64]	; (8001f94 <HAL_GPIO_EXTI_Falling_Callback+0x88>)
 8001f52:	0018      	movs	r0, r3
 8001f54:	f7fe fa05 	bl	8000362 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001f58:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f7fe fb0f 	bl	800057e <deadline_timer_set_initial_time>
		}
	}

	if(GPIO_Pin == button_uv.hardware_input.pin)
 8001f60:	4b0d      	ldr	r3, [pc, #52]	; (8001f98 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8001f62:	891b      	ldrh	r3, [r3, #8]
 8001f64:	1dba      	adds	r2, r7, #6
 8001f66:	8812      	ldrh	r2, [r2, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d10b      	bne.n	8001f84 <HAL_GPIO_EXTI_Falling_Callback+0x78>
	{
		if(button_uv.debounce_lock == BUTTON_DEBOUNCE_LOCK_OFF)
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8001f6e:	7b5b      	ldrb	r3, [r3, #13]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d107      	bne.n	8001f84 <HAL_GPIO_EXTI_Falling_Callback+0x78>
		{
			button_negative_edge_detected(&button_uv);
 8001f74:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <HAL_GPIO_EXTI_Falling_Callback+0x8c>)
 8001f76:	0018      	movs	r0, r3
 8001f78:	f7fe f9f3 	bl	8000362 <button_negative_edge_detected>
			deadline_timer_set_initial_time(&deadline_buttons);//TODO: (medium) Check if a new timer should be configured
 8001f7c:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <HAL_GPIO_EXTI_Falling_Callback+0x84>)
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f7fe fafd 	bl	800057e <deadline_timer_set_initial_time>
		}
	}
}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	b002      	add	sp, #8
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000338 	.word	0x20000338
 8001f90:	200002b8 	.word	0x200002b8
 8001f94:	20000350 	.word	0x20000350
 8001f98:	20000368 	.word	0x20000368

08001f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa0:	b672      	cpsid	i
}
 8001fa2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <Error_Handler+0x8>

08001fa6 <pyd1598_setup>:

/**********************************High Level**********************************/
void pyd1598_setup(pyd1598_sensor_t *sensor, pyd1598_config_t initial_config,
							pyd1598_hardware_interface_t serin_inteface,
							pyd1598_hardware_interface_t direct_link_inteface)
{
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	b5b0      	push	{r4, r5, r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af02      	add	r7, sp, #8
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	1d38      	adds	r0, r7, #4
 8001fb2:	6001      	str	r1, [r0, #0]
 8001fb4:	6042      	str	r2, [r0, #4]
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	2520      	movs	r5, #32
 8001fba:	1952      	adds	r2, r2, r5
 8001fbc:	19d2      	adds	r2, r2, r7
 8001fbe:	6013      	str	r3, [r2, #0]
	pyd1598_serin_setup(&(sensor->serin), initial_config, serin_inteface);
 8001fc0:	68fc      	ldr	r4, [r7, #12]
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	195b      	adds	r3, r3, r5
 8001fc6:	19db      	adds	r3, r3, r7
 8001fc8:	1d3a      	adds	r2, r7, #4
 8001fca:	4669      	mov	r1, sp
 8001fcc:	6858      	ldr	r0, [r3, #4]
 8001fce:	6008      	str	r0, [r1, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	6811      	ldr	r1, [r2, #0]
 8001fd4:	6852      	ldr	r2, [r2, #4]
 8001fd6:	0020      	movs	r0, r4
 8001fd8:	f000 f831 	bl	800203e <pyd1598_serin_setup>
	pyd1598_direct_link_setup(&(sensor->direct_link), direct_link_inteface);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	3320      	adds	r3, #32
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	230c      	movs	r3, #12
 8001fe4:	195b      	adds	r3, r3, r5
 8001fe6:	19db      	adds	r3, r3, r7
 8001fe8:	6819      	ldr	r1, [r3, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	f000 f85f 	bl	80020ae <pyd1598_direct_link_setup>



	sensor->current_config.blind_time = 0;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2251      	movs	r2, #81	; 0x51
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	5499      	strb	r1, [r3, r2]
	sensor->current_config.count_mode = 0;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2257      	movs	r2, #87	; 0x57
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	5499      	strb	r1, [r3, r2]
	sensor->current_config.hpf_cutoff = 0;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2256      	movs	r2, #86	; 0x56
 8002004:	2100      	movs	r1, #0
 8002006:	5499      	strb	r1, [r3, r2]
	sensor->current_config.op_mode = 0;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2254      	movs	r2, #84	; 0x54
 800200c:	2100      	movs	r1, #0
 800200e:	5499      	strb	r1, [r3, r2]
	sensor->current_config.pulse_counter = 0;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2252      	movs	r2, #82	; 0x52
 8002014:	2100      	movs	r1, #0
 8002016:	5499      	strb	r1, [r3, r2]
	sensor->current_config.signal_source = 0;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2255      	movs	r2, #85	; 0x55
 800201c:	2100      	movs	r1, #0
 800201e:	5499      	strb	r1, [r3, r2]
	sensor->current_config.threshold = 0;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2250      	movs	r2, #80	; 0x50
 8002024:	2100      	movs	r1, #0
 8002026:	5499      	strb	r1, [r3, r2]
	sensor->current_config.window_time = 0;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2253      	movs	r2, #83	; 0x53
 800202c:	2100      	movs	r1, #0
 800202e:	5499      	strb	r1, [r3, r2]





}
 8002030:	46c0      	nop			; (mov r8, r8)
 8002032:	46bd      	mov	sp, r7
 8002034:	b004      	add	sp, #16
 8002036:	bcb0      	pop	{r4, r5, r7}
 8002038:	bc08      	pop	{r3}
 800203a:	b002      	add	sp, #8
 800203c:	4718      	bx	r3

0800203e <pyd1598_serin_setup>:

void pyd1598_serin_setup(pyd1598_serin_t *serin,
							pyd1598_config_t initial_config,
							pyd1598_hardware_interface_t hardware_inteface)
{
 800203e:	b082      	sub	sp, #8
 8002040:	b590      	push	{r4, r7, lr}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	1d38      	adds	r0, r7, #4
 800204a:	6001      	str	r1, [r0, #0]
 800204c:	6042      	str	r2, [r0, #4]
 800204e:	2204      	movs	r2, #4
 8002050:	2418      	movs	r4, #24
 8002052:	1912      	adds	r2, r2, r4
 8002054:	2108      	movs	r1, #8
 8002056:	468c      	mov	ip, r1
 8002058:	44bc      	add	ip, r7
 800205a:	4462      	add	r2, ip
 800205c:	6013      	str	r3, [r2, #0]
	serin->config = initial_config;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	1d3a      	adds	r2, r7, #4
 8002062:	ca03      	ldmia	r2!, {r0, r1}
 8002064:	c303      	stmia	r3!, {r0, r1}


	pyd1598_serin_add_all_conf(serin->config, serin);
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6818      	ldr	r0, [r3, #0]
 800206c:	6859      	ldr	r1, [r3, #4]
 800206e:	f000 fac6 	bl	80025fe <pyd1598_serin_add_all_conf>

	serin->hardware_inteface = hardware_inteface;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2204      	movs	r2, #4
 8002076:	1912      	adds	r2, r2, r4
 8002078:	2108      	movs	r1, #8
 800207a:	468c      	mov	ip, r1
 800207c:	44bc      	add	ip, r7
 800207e:	4462      	add	r2, ip
 8002080:	3318      	adds	r3, #24
 8002082:	ca03      	ldmia	r2!, {r0, r1}
 8002084:	c303      	stmia	r3!, {r0, r1}
	//This is incremented when data is send to SERIN pin
	serin->data_idx = 0;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	611a      	str	r2, [r3, #16]
	//This mask is shifted when data is send to SERIN pin.
	serin->mask = PYD1598_SERIN_BIT_24_MASK;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2280      	movs	r2, #128	; 0x80
 8002090:	0452      	lsls	r2, r2, #17
 8002092:	60da      	str	r2, [r3, #12]
	serin->state = PYD1598_SERIN_IDLE;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2200      	movs	r2, #0
 8002098:	751a      	strb	r2, [r3, #20]
	serin->start_fsm = false;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	755a      	strb	r2, [r3, #21]




}
 80020a0:	46c0      	nop			; (mov r8, r8)
 80020a2:	46bd      	mov	sp, r7
 80020a4:	b005      	add	sp, #20
 80020a6:	bc90      	pop	{r4, r7}
 80020a8:	bc08      	pop	{r3}
 80020aa:	b002      	add	sp, #8
 80020ac:	4718      	bx	r3

080020ae <pyd1598_direct_link_setup>:

void pyd1598_direct_link_setup(pyd1598_direct_link_t *direct_link,
							pyd1598_hardware_interface_t hardware_inteface)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b084      	sub	sp, #16
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	60f8      	str	r0, [r7, #12]
 80020b6:	1d3b      	adds	r3, r7, #4
 80020b8:	6019      	str	r1, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]
	//Hardware initializations
	direct_link->hardware_inteface = hardware_inteface;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1d3a      	adds	r2, r7, #4
 80020c0:	3324      	adds	r3, #36	; 0x24
 80020c2:	ca03      	ldmia	r2!, {r0, r1}
 80020c4:	c303      	stmia	r3!, {r0, r1}

	//Sensor variables initializations
	//This will be updated after the first comm
	direct_link->config.blind_time = 0;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	705a      	strb	r2, [r3, #1]
	direct_link->config.count_mode = 0;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2200      	movs	r2, #0
 80020d0:	71da      	strb	r2, [r3, #7]
	direct_link->config.hpf_cutoff = 0;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	719a      	strb	r2, [r3, #6]
	direct_link->config.op_mode = 0;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	711a      	strb	r2, [r3, #4]
	direct_link->config.pulse_counter = 0;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2200      	movs	r2, #0
 80020e2:	709a      	strb	r2, [r3, #2]
	direct_link->config.signal_source = 0;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	715a      	strb	r2, [r3, #5]
	direct_link->config.threshold = 0;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	701a      	strb	r2, [r3, #0]
	direct_link->config.window_time = 0;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	70da      	strb	r2, [r3, #3]

	direct_link->status = PYD1598_OUT_OF_RANGE_NORMAL;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	739a      	strb	r2, [r3, #14]
	direct_link->source_value.pir_bpf = 0;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	811a      	strh	r2, [r3, #8]
	direct_link->source_value.pir_lpf = 0;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2200      	movs	r2, #0
 8002106:	815a      	strh	r2, [r3, #10]
	direct_link->source_value.temperature = 0;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	819a      	strh	r2, [r3, #12]

	//Finite State Machine initializations
	direct_link->forced_state = PYD_STATE_FORCED_DRIVE_ONE;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	771a      	strb	r2, [r3, #28]
	direct_link->datagram_bufffer = 0;
 8002114:	68f9      	ldr	r1, [r7, #12]
 8002116:	2200      	movs	r2, #0
 8002118:	2300      	movs	r3, #0
 800211a:	610a      	str	r2, [r1, #16]
 800211c:	614b      	str	r3, [r1, #20]
	direct_link->start_fsm = 0;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2221      	movs	r2, #33	; 0x21
 8002122:	2100      	movs	r1, #0
 8002124:	5499      	strb	r1, [r3, r2]
	direct_link->time_update_idx = 0;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2222      	movs	r2, #34	; 0x22
 800212a:	2100      	movs	r1, #0
 800212c:	5499      	strb	r1, [r3, r2]
//	else
//	{
//		pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
//	}

}
 800212e:	46c0      	nop			; (mov r8, r8)
 8002130:	46bd      	mov	sp, r7
 8002132:	b004      	add	sp, #16
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <pyd1598_dl_readout_fsm>:
/*_________________________________Direct link FSM____________________________*/


void pyd1598_dl_readout_fsm(pyd1598_direct_link_t *direct_link,
													pyd1598_op_mode_t op_mode)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	000a      	movs	r2, r1
 8002142:	1cfb      	adds	r3, r7, #3
 8002144:	701a      	strb	r2, [r3, #0]

	//Information variables
	uint64_t datagram_bufffer = direct_link->datagram_bufffer;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691a      	ldr	r2, [r3, #16]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	60ba      	str	r2, [r7, #8]
 800214e:	60fb      	str	r3, [r7, #12]

	//FSM variables
	pyd1598_wakeup_conf_t wakeup_mode = direct_link->wakeup_mode;
 8002150:	2313      	movs	r3, #19
 8002152:	18fb      	adds	r3, r7, r3
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	7f52      	ldrb	r2, [r2, #29]
 8002158:	701a      	strb	r2, [r3, #0]
	pyd1598_readout_status_t readout_status = direct_link->readout_status;
 800215a:	231f      	movs	r3, #31
 800215c:	18fb      	adds	r3, r7, r3
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	7fd2      	ldrb	r2, [r2, #31]
 8002162:	701a      	strb	r2, [r3, #0]
	pyd1598_readout_state_t readout_state = direct_link->readout_state;
 8002164:	201e      	movs	r0, #30
 8002166:	183b      	adds	r3, r7, r0
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	2120      	movs	r1, #32
 800216c:	5c52      	ldrb	r2, [r2, r1]
 800216e:	701a      	strb	r2, [r3, #0]
	uint8_t time_update_idx = direct_link->time_update_idx;
 8002170:	231d      	movs	r3, #29
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	2122      	movs	r1, #34	; 0x22
 8002178:	5c52      	ldrb	r2, [r2, r1]
 800217a:	701a      	strb	r2, [r3, #0]
	bool start_fsm = direct_link->start_fsm;
 800217c:	231c      	movs	r3, #28
 800217e:	18fb      	adds	r3, r7, r3
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	2121      	movs	r1, #33	; 0x21
 8002184:	5c52      	ldrb	r2, [r2, r1]
 8002186:	701a      	strb	r2, [r3, #0]
	pyd1598_wakeup_isr_status_t wakeup_isr_status = direct_link->wakeup_isr_status;
 8002188:	231b      	movs	r3, #27
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	2123      	movs	r1, #35	; 0x23
 8002190:	5c52      	ldrb	r2, [r2, r1]
 8002192:	701a      	strb	r2, [r3, #0]

	//Local variable
	uint32_t idx = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]


	//TODO: (low) implement readout abort state

	switch(readout_state)
 8002198:	183b      	adds	r3, r7, r0
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b04      	cmp	r3, #4
 800219e:	d900      	bls.n	80021a2 <pyd1598_dl_readout_fsm+0x6a>
 80021a0:	e0f1      	b.n	8002386 <pyd1598_dl_readout_fsm+0x24e>
 80021a2:	009a      	lsls	r2, r3, #2
 80021a4:	4b91      	ldr	r3, [pc, #580]	; (80023ec <pyd1598_dl_readout_fsm+0x2b4>)
 80021a6:	18d3      	adds	r3, r2, r3
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	469f      	mov	pc, r3
	{
		case PYD1598_READOUT_IDLE:

			//This state do nothing until start_fsm is activated outside the FSM
			if(start_fsm == true)
 80021ac:	231c      	movs	r3, #28
 80021ae:	18fb      	adds	r3, r7, r3
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d100      	bne.n	80021b8 <pyd1598_dl_readout_fsm+0x80>
 80021b6:	e0ef      	b.n	8002398 <pyd1598_dl_readout_fsm+0x260>
			{
				//From Table 5 and section 2.7 of the datasheet we know that the
				//time difference from this state and the next ones should be
				// 					120μs < t_{DS} < 150μs
				if(op_mode == PYD1598_FORCE_READOUT)
 80021b8:	1cfb      	adds	r3, r7, #3
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10e      	bne.n	80021de <pyd1598_dl_readout_fsm+0xa6>
				{
					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80021c4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80021c6:	f000 fc13 	bl	80029f0 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80021ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80021d0:	f000 fc4a 	bl	8002a68 <pyd1598_direct_link_set_one_pulse>
					readout_state = PYD1598_READOUT_GET_MSG;
 80021d4:	231e      	movs	r3, #30
 80021d6:	18fb      	adds	r3, r7, r3
 80021d8:	2201      	movs	r2, #1
 80021da:	701a      	strb	r2, [r3, #0]
 80021dc:	e023      	b.n	8002226 <pyd1598_dl_readout_fsm+0xee>

				}
				else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 80021de:	1cfb      	adds	r3, r7, #3
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d003      	beq.n	80021ee <pyd1598_dl_readout_fsm+0xb6>
 80021e6:	1cfb      	adds	r3, r7, #3
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d11b      	bne.n	8002226 <pyd1598_dl_readout_fsm+0xee>
						(op_mode == PYD1598_WAKE_UP))
				{
					//TODO: (high) is it possible to set another flag if it
					//comes from an interrupt

					pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80021f2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80021f4:	f000 fbfc 	bl	80029f0 <pyd1598_direct_link_set_as_output>
					pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80021fc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80021fe:	f000 fc4d 	bl	8002a9c <pyd1598_direct_link_set_negative_edge>

					if((op_mode != PYD1598_INTERRUPT_READOUT) &&
 8002202:	1cfb      	adds	r3, r7, #3
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d009      	beq.n	800221e <pyd1598_dl_readout_fsm+0xe6>
 800220a:	2313      	movs	r3, #19
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d104      	bne.n	800221e <pyd1598_dl_readout_fsm+0xe6>
						(wakeup_mode == READOUT_WAKEUP_NO_READ))
					{
						//since in Wake-up mode read is optional:
						readout_state = PYD1598_READOUT_END_COM;
 8002214:	231e      	movs	r3, #30
 8002216:	18fb      	adds	r3, r7, r3
 8002218:	2204      	movs	r2, #4
 800221a:	701a      	strb	r2, [r3, #0]
 800221c:	e003      	b.n	8002226 <pyd1598_dl_readout_fsm+0xee>
					}
					else
					{
						readout_state = PYD1598_READOUT_GET_MSG;
 800221e:	231e      	movs	r3, #30
 8002220:	18fb      	adds	r3, r7, r3
 8002222:	2201      	movs	r2, #1
 8002224:	701a      	strb	r2, [r3, #0]
				else
				{
					//TODO: (low) define an error handler
				}

				start_fsm = false;
 8002226:	231c      	movs	r3, #28
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
				readout_status = READOUT_BUSY;
 800222e:	231f      	movs	r3, #31
 8002230:	18fb      	adds	r3, r7, r3
 8002232:	2201      	movs	r2, #1
 8002234:	701a      	strb	r2, [r3, #0]

			}

			break;
 8002236:	e0af      	b.n	8002398 <pyd1598_dl_readout_fsm+0x260>
		case PYD1598_READOUT_GET_MSG:

			//TODO: (HIGH) remember to protect from interrupts!!!!!!!!!!!!!

			datagram_bufffer = 0;
 8002238:	2200      	movs	r2, #0
 800223a:	2300      	movs	r3, #0
 800223c:	60ba      	str	r2, [r7, #8]
 800223e:	60fb      	str	r3, [r7, #12]

			//Proceeding with the Readout:
			for(idx = 0; idx < 40; idx++)
 8002240:	2300      	movs	r3, #0
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	e01e      	b.n	8002284 <pyd1598_dl_readout_fsm+0x14c>
			{
				pyd1598_direct_link_set_one_pulse(direct_link->hardware_inteface);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800224a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800224c:	f000 fc0c 	bl	8002a68 <pyd1598_direct_link_set_one_pulse>
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002254:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002256:	f000 fbdf 	bl	8002a18 <pyd1598_direct_link_set_as_input>

				//TODO: (low) Test without using a function call so the pin bit
				// can be faster.
				pyd1598_direct_link_read_pin(direct_link->hardware_inteface,
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	2208      	movs	r2, #8
 800225e:	18ba      	adds	r2, r7, r2
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8002264:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8002266:	f000 fc2b 	bl	8002ac0 <pyd1598_direct_link_read_pin>
													&datagram_bufffer, idx);

				pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800226e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002270:	f000 fc14 	bl	8002a9c <pyd1598_direct_link_set_negative_edge>
				pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002278:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800227a:	f000 fbb9 	bl	80029f0 <pyd1598_direct_link_set_as_output>
			for(idx = 0; idx < 40; idx++)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	3301      	adds	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	2b27      	cmp	r3, #39	; 0x27
 8002288:	d9dd      	bls.n	8002246 <pyd1598_dl_readout_fsm+0x10e>

			//host controller must force DIRECT LINK pin to LOW for at least
			//t_{UP} >  1250μs and subsequently release DIRECT LINK (High Z)


			time_update_idx = 0;
 800228a:	231d      	movs	r3, #29
 800228c:	18fb      	adds	r3, r7, r3
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]

			readout_status = READOUT_BUSY;
 8002292:	231f      	movs	r3, #31
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	2201      	movs	r2, #1
 8002298:	701a      	strb	r2, [r3, #0]
			readout_state = PYD1598_READOUT_SIGNAL_DOWN;
 800229a:	231e      	movs	r3, #30
 800229c:	18fb      	adds	r3, r7, r3
 800229e:	2203      	movs	r2, #3
 80022a0:	701a      	strb	r2, [r3, #0]

			break;
 80022a2:	e07c      	b.n	800239e <pyd1598_dl_readout_fsm+0x266>
		case PYD1598_READOUT_SIGNAL_DOWN:
			pyd1598_direct_link_set_as_output(direct_link->hardware_inteface);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022a8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022aa:	f000 fba1 	bl	80029f0 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(direct_link->hardware_inteface);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022b2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022b4:	f000 fbf2 	bl	8002a9c <pyd1598_direct_link_set_negative_edge>

			if( (op_mode == PYD1598_INTERRUPT_READOUT) ||
 80022b8:	1cfb      	adds	r3, r7, #3
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d003      	beq.n	80022c8 <pyd1598_dl_readout_fsm+0x190>
 80022c0:	1cfb      	adds	r3, r7, #3
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d119      	bne.n	80022fc <pyd1598_dl_readout_fsm+0x1c4>
				(op_mode == PYD1598_WAKE_UP))
			{
				//since these op modes require an external interrupt
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80022cc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022ce:	f000 fbb7 	bl	8002a40 <pyd1598_direct_link_set_as_interrupt_input>
				readout_status = READOUT_READY;
 80022d2:	231f      	movs	r3, #31
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_IDLE;
 80022da:	231e      	movs	r3, #30
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	2200      	movs	r2, #0
 80022e0:	701a      	strb	r2, [r3, #0]
				time_update_idx = 0;
 80022e2:	231d      	movs	r3, #29
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	2200      	movs	r2, #0
 80022e8:	701a      	strb	r2, [r3, #0]

				if(op_mode == PYD1598_WAKE_UP)
 80022ea:	1cfb      	adds	r3, r7, #3
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d10c      	bne.n	800230c <pyd1598_dl_readout_fsm+0x1d4>
				{
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 80022f2:	231b      	movs	r3, #27
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	2202      	movs	r2, #2
 80022f8:	701a      	strb	r2, [r3, #0]
				if(op_mode == PYD1598_WAKE_UP)
 80022fa:	e007      	b.n	800230c <pyd1598_dl_readout_fsm+0x1d4>


			}
			else
			{
				readout_status = READOUT_BUSY;
 80022fc:	231f      	movs	r3, #31
 80022fe:	18fb      	adds	r3, r7, r3
 8002300:	2201      	movs	r2, #1
 8002302:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_UPDATE;
 8002304:	231e      	movs	r3, #30
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2202      	movs	r2, #2
 800230a:	701a      	strb	r2, [r3, #0]
			// 					120μs < t_{DS} < 150μs,
			//and since
			//					t_{UP} >  1250μs
			//this state should remain at least 1250/120 = 10.42 -> 11 cycles.

			time_update_idx++;
 800230c:	211d      	movs	r1, #29
 800230e:	187b      	adds	r3, r7, r1
 8002310:	781a      	ldrb	r2, [r3, #0]
 8002312:	187b      	adds	r3, r7, r1
 8002314:	3201      	adds	r2, #1
 8002316:	701a      	strb	r2, [r3, #0]

			//TODO: (low) create a mechanism to configure the number of cycles
			if(time_update_idx >= 11)
 8002318:	187b      	adds	r3, r7, r1
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b0a      	cmp	r3, #10
 800231e:	d93d      	bls.n	800239c <pyd1598_dl_readout_fsm+0x264>
			{
				time_update_idx = 0;
 8002320:	187b      	adds	r3, r7, r1
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
				readout_status = READOUT_BUSY;
 8002326:	231f      	movs	r3, #31
 8002328:	18fb      	adds	r3, r7, r3
 800232a:	2201      	movs	r2, #1
 800232c:	701a      	strb	r2, [r3, #0]
				readout_state = PYD1598_READOUT_END_COM;
 800232e:	231e      	movs	r3, #30
 8002330:	18fb      	adds	r3, r7, r3
 8002332:	2204      	movs	r2, #4
 8002334:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002336:	e031      	b.n	800239c <pyd1598_dl_readout_fsm+0x264>
		case PYD1598_READOUT_END_COM:
			//TODO: (low) check if this conditional is required since it is done
			//in PYD1598_READOUT_SIGNAL_DOWN.

			//release DIRECT LINK (High Z)
			if(op_mode == PYD1598_FORCE_READOUT)
 8002338:	1cfb      	adds	r3, r7, #3
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d105      	bne.n	800234c <pyd1598_dl_readout_fsm+0x214>
			{
				pyd1598_direct_link_set_as_input(direct_link->hardware_inteface);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002344:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002346:	f000 fb67 	bl	8002a18 <pyd1598_direct_link_set_as_input>
 800234a:	e014      	b.n	8002376 <pyd1598_dl_readout_fsm+0x23e>
			}
			else if((op_mode == PYD1598_INTERRUPT_READOUT) ||
 800234c:	1cfb      	adds	r3, r7, #3
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d003      	beq.n	800235c <pyd1598_dl_readout_fsm+0x224>
 8002354:	1cfb      	adds	r3, r7, #3
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b02      	cmp	r3, #2
 800235a:	d10c      	bne.n	8002376 <pyd1598_dl_readout_fsm+0x23e>
					(op_mode == PYD1598_WAKE_UP))
			{
				//since this op modes require an external interrupt
				pyd1598_direct_link_set_as_interrupt_input(direct_link->hardware_inteface);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002360:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002362:	f000 fb6d 	bl	8002a40 <pyd1598_direct_link_set_as_interrupt_input>

				if(op_mode == PYD1598_WAKE_UP)
 8002366:	1cfb      	adds	r3, r7, #3
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d103      	bne.n	8002376 <pyd1598_dl_readout_fsm+0x23e>
				{
					wakeup_isr_status = PYD1598_WAKEUP_ISR_UNATTENDED;
 800236e:	231b      	movs	r3, #27
 8002370:	18fb      	adds	r3, r7, r3
 8002372:	2202      	movs	r2, #2
 8002374:	701a      	strb	r2, [r3, #0]
				}

			}
			readout_status = READOUT_READY;
 8002376:	231f      	movs	r3, #31
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
			readout_state = PYD1598_READOUT_IDLE;
 800237e:	231e      	movs	r3, #30
 8002380:	18fb      	adds	r3, r7, r3
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]

		default:
			readout_state = PYD1598_READOUT_IDLE;
 8002386:	231e      	movs	r3, #30
 8002388:	18fb      	adds	r3, r7, r3
 800238a:	2200      	movs	r2, #0
 800238c:	701a      	strb	r2, [r3, #0]
			readout_status = READOUT_READY;
 800238e:	231f      	movs	r3, #31
 8002390:	18fb      	adds	r3, r7, r3
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]
			break;
 8002396:	e002      	b.n	800239e <pyd1598_dl_readout_fsm+0x266>
			break;
 8002398:	46c0      	nop			; (mov r8, r8)
 800239a:	e000      	b.n	800239e <pyd1598_dl_readout_fsm+0x266>
			break;
 800239c:	46c0      	nop			; (mov r8, r8)
	}

	direct_link->readout_state = readout_state;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	221e      	movs	r2, #30
 80023a2:	18ba      	adds	r2, r7, r2
 80023a4:	2120      	movs	r1, #32
 80023a6:	7812      	ldrb	r2, [r2, #0]
 80023a8:	545a      	strb	r2, [r3, r1]
	direct_link->readout_status = readout_status;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	221f      	movs	r2, #31
 80023ae:	18ba      	adds	r2, r7, r2
 80023b0:	7812      	ldrb	r2, [r2, #0]
 80023b2:	77da      	strb	r2, [r3, #31]
	direct_link->time_update_idx = time_update_idx;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	221d      	movs	r2, #29
 80023b8:	18ba      	adds	r2, r7, r2
 80023ba:	2122      	movs	r1, #34	; 0x22
 80023bc:	7812      	ldrb	r2, [r2, #0]
 80023be:	545a      	strb	r2, [r3, r1]
	direct_link->start_fsm = start_fsm;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	221c      	movs	r2, #28
 80023c4:	18ba      	adds	r2, r7, r2
 80023c6:	2121      	movs	r1, #33	; 0x21
 80023c8:	7812      	ldrb	r2, [r2, #0]
 80023ca:	545a      	strb	r2, [r3, r1]
	//Saving datagram to be read outside the ISR:
	direct_link->datagram_bufffer = datagram_bufffer;
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	610a      	str	r2, [r1, #16]
 80023d4:	614b      	str	r3, [r1, #20]
	direct_link->wakeup_isr_status = wakeup_isr_status;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	221b      	movs	r2, #27
 80023da:	18ba      	adds	r2, r7, r2
 80023dc:	2123      	movs	r1, #35	; 0x23
 80023de:	7812      	ldrb	r2, [r2, #0]
 80023e0:	545a      	strb	r2, [r3, r1]


}
 80023e2:	46c0      	nop			; (mov r8, r8)
 80023e4:	46bd      	mov	sp, r7
 80023e6:	b008      	add	sp, #32
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	08005674 	.word	0x08005674

080023f0 <pyd1598_request_write>:


/*____________________________________SERIN FSM_______________________________*/

void pyd1598_request_write(pyd1598_sensor_t *sensor)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	sensor->serin.start_fsm = true;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	755a      	strb	r2, [r3, #21]
}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	46bd      	mov	sp, r7
 8002402:	b002      	add	sp, #8
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <pyd1598_serin_send_datagram_fsm>:


void pyd1598_serin_send_datagram_fsm(pyd1598_serin_t *serin,
									pyd1598_hardware_interface_t data_link_pin)
{
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b08f      	sub	sp, #60	; 0x3c
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	1d3b      	adds	r3, r7, #4
 8002412:	6019      	str	r1, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
	//Declaring the FSM variables and define them to protect the serin variables
	//from any outside change

	pyd1598_serin_state_t state = serin->state;//Define if it requires to be static
 8002416:	2437      	movs	r4, #55	; 0x37
 8002418:	193b      	adds	r3, r7, r4
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	7d12      	ldrb	r2, [r2, #20]
 800241e:	701a      	strb	r2, [r3, #0]
	uint32_t data_idx = serin->data_idx;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	633b      	str	r3, [r7, #48]	; 0x30
	bool start_fsm = serin->start_fsm;
 8002426:	232f      	movs	r3, #47	; 0x2f
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	7d52      	ldrb	r2, [r2, #21]
 800242e:	701a      	strb	r2, [r3, #0]
	pyd1598_config_t config = serin->config;
 8002430:	231c      	movs	r3, #28
 8002432:	18fb      	adds	r3, r7, r3
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	ca03      	ldmia	r2!, {r0, r1}
 8002438:	c303      	stmia	r3!, {r0, r1}
	uint32_t mask = serin->mask;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t conf_datagram = serin->conf_datagram;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	627b      	str	r3, [r7, #36]	; 0x24

	pyd1598_hardware_interface_t output = serin->hardware_inteface;
 8002446:	2314      	movs	r3, #20
 8002448:	18fa      	adds	r2, r7, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3318      	adds	r3, #24
 800244e:	cb03      	ldmia	r3!, {r0, r1}
 8002450:	c203      	stmia	r2!, {r0, r1}

	switch(state)
 8002452:	193b      	adds	r3, r7, r4
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b05      	cmp	r3, #5
 8002458:	d900      	bls.n	800245c <pyd1598_serin_send_datagram_fsm+0x54>
 800245a:	e07f      	b.n	800255c <pyd1598_serin_send_datagram_fsm+0x154>
 800245c:	009a      	lsls	r2, r3, #2
 800245e:	4b4e      	ldr	r3, [pc, #312]	; (8002598 <pyd1598_serin_send_datagram_fsm+0x190>)
 8002460:	18d3      	adds	r3, r2, r3
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	469f      	mov	pc, r3
	{
		case PYD1598_SERIN_IDLE:
			if(start_fsm == true)
 8002466:	242f      	movs	r4, #47	; 0x2f
 8002468:	193b      	adds	r3, r7, r4
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d100      	bne.n	8002472 <pyd1598_serin_send_datagram_fsm+0x6a>
 8002470:	e079      	b.n	8002566 <pyd1598_serin_send_datagram_fsm+0x15e>
			{
				pyd1598_direct_link_set_as_output(data_link_pin);
 8002472:	1d3b      	adds	r3, r7, #4
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	f000 faba 	bl	80029f0 <pyd1598_direct_link_set_as_output>
				pyd1598_direct_link_set_negative_edge(data_link_pin);
 800247c:	1d3b      	adds	r3, r7, #4
 800247e:	6818      	ldr	r0, [r3, #0]
 8002480:	6859      	ldr	r1, [r3, #4]
 8002482:	f000 fb0b 	bl	8002a9c <pyd1598_direct_link_set_negative_edge>
				state = PYD1598_SERIN_SETUP_FOR_MESSAGE;
 8002486:	2337      	movs	r3, #55	; 0x37
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
				start_fsm = false;
 800248e:	193b      	adds	r3, r7, r4
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002494:	e067      	b.n	8002566 <pyd1598_serin_send_datagram_fsm+0x15e>
		case PYD1598_SERIN_SETUP_FOR_MESSAGE:

			data_idx = 0;
 8002496:	2300      	movs	r3, #0
 8002498:	633b      	str	r3, [r7, #48]	; 0x30
//			pyd1598_direct_link_set_as_output();
//			pyd1598_direct_link_set_negative_edge();

			mask = PYD1598_SERIN_BIT_24_MASK;
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	045b      	lsls	r3, r3, #17
 800249e:	62bb      	str	r3, [r7, #40]	; 0x28
			state = PYD1598_SERIN_SEND_MSG;
 80024a0:	2337      	movs	r3, #55	; 0x37
 80024a2:	18fb      	adds	r3, r7, r3
 80024a4:	2202      	movs	r2, #2
 80024a6:	701a      	strb	r2, [r3, #0]

			break;
 80024a8:	e05e      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_SEND_MSG:
			// program the timer interrupt considering: t_{SHD} = 80-150μs
			if((conf_datagram & mask) == 0)
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024ae:	4013      	ands	r3, r2
 80024b0:	d106      	bne.n	80024c0 <pyd1598_serin_send_datagram_fsm+0xb8>
			{
				pyd1598_serin_set_zero_pulse(output);
 80024b2:	2314      	movs	r3, #20
 80024b4:	18fb      	adds	r3, r7, r3
 80024b6:	6818      	ldr	r0, [r3, #0]
 80024b8:	6859      	ldr	r1, [r3, #4]
 80024ba:	f000 fa5d 	bl	8002978 <pyd1598_serin_set_zero_pulse>
 80024be:	e005      	b.n	80024cc <pyd1598_serin_send_datagram_fsm+0xc4>
			}
			else
			{
				pyd1598_serin_set_one_pulse(output);
 80024c0:	2314      	movs	r3, #20
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	6818      	ldr	r0, [r3, #0]
 80024c6:	6859      	ldr	r1, [r3, #4]
 80024c8:	f000 fa78 	bl	80029bc <pyd1598_serin_set_one_pulse>
			}

			mask >>= 1;
 80024cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ce:	085b      	lsrs	r3, r3, #1
 80024d0:	62bb      	str	r3, [r7, #40]	; 0x28

//			if(data_idx >= (PYD1598_SERIN_MSG_LONG+1))
			if(mask == 0)
 80024d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d104      	bne.n	80024e2 <pyd1598_serin_send_datagram_fsm+0xda>
			{
				state = PYD1598_SERIN_SEND_DOWN;
 80024d8:	2337      	movs	r3, #55	; 0x37
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	2203      	movs	r2, #3
 80024de:	701a      	strb	r2, [r3, #0]
			else
			{
				data_idx++;
			}

			break;
 80024e0:	e042      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
				data_idx++;
 80024e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e4:	3301      	adds	r3, #1
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 80024e8:	e03e      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_SEND_DOWN:
			pyd1598_direct_link_set_as_output(data_link_pin);
 80024ea:	1d3b      	adds	r3, r7, #4
 80024ec:	6818      	ldr	r0, [r3, #0]
 80024ee:	6859      	ldr	r1, [r3, #4]
 80024f0:	f000 fa7e 	bl	80029f0 <pyd1598_direct_link_set_as_output>
			pyd1598_direct_link_set_negative_edge(data_link_pin);
 80024f4:	1d3b      	adds	r3, r7, #4
 80024f6:	6818      	ldr	r0, [r3, #0]
 80024f8:	6859      	ldr	r1, [r3, #4]
 80024fa:	f000 facf 	bl	8002a9c <pyd1598_direct_link_set_negative_edge>
			state = PYD1598_SERIN_WAIT_LOAD_TIME;
 80024fe:	2337      	movs	r3, #55	; 0x37
 8002500:	18fb      	adds	r3, r7, r3
 8002502:	2204      	movs	r2, #4
 8002504:	701a      	strb	r2, [r3, #0]

			break;
 8002506:	e02f      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>

		case PYD1598_SERIN_WAIT_LOAD_TIME:
			//Data Load Time t_{SLT} > 650μs. i.e. 8.125 to 4.333 times
			//(9 times for a 80μs interrupt or 4 times for a 150μs interrupt)
			if(data_idx >= PYD1598_SERIN_COUNT_TSLT)
 8002508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250a:	2b22      	cmp	r3, #34	; 0x22
 800250c:	d904      	bls.n	8002518 <pyd1598_serin_send_datagram_fsm+0x110>
			{
				state = PYD1598_SERIN_END_COM;
 800250e:	2337      	movs	r3, #55	; 0x37
 8002510:	18fb      	adds	r3, r7, r3
 8002512:	2205      	movs	r2, #5
 8002514:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				data_idx++;
			}
			break;
 8002516:	e027      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
				data_idx++;
 8002518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251a:	3301      	adds	r3, #1
 800251c:	633b      	str	r3, [r7, #48]	; 0x30
			break;
 800251e:	e023      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
		case PYD1598_SERIN_END_COM:

			if(config.op_mode == PYD1598_FORCE_READOUT)
 8002520:	231c      	movs	r3, #28
 8002522:	18fb      	adds	r3, r7, r3
 8002524:	791b      	ldrb	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d105      	bne.n	8002536 <pyd1598_serin_send_datagram_fsm+0x12e>
			{
				pyd1598_direct_link_set_as_input(data_link_pin);
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	6818      	ldr	r0, [r3, #0]
 800252e:	6859      	ldr	r1, [r3, #4]
 8002530:	f000 fa72 	bl	8002a18 <pyd1598_direct_link_set_as_input>
 8002534:	e00d      	b.n	8002552 <pyd1598_serin_send_datagram_fsm+0x14a>
			}
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8002536:	221c      	movs	r2, #28
 8002538:	18bb      	adds	r3, r7, r2
 800253a:	791b      	ldrb	r3, [r3, #4]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d003      	beq.n	8002548 <pyd1598_serin_send_datagram_fsm+0x140>
					(config.op_mode == PYD1598_WAKE_UP) )
 8002540:	18bb      	adds	r3, r7, r2
 8002542:	791b      	ldrb	r3, [r3, #4]
			else if((config.op_mode == PYD1598_INTERRUPT_READOUT) ||
 8002544:	2b02      	cmp	r3, #2
 8002546:	d104      	bne.n	8002552 <pyd1598_serin_send_datagram_fsm+0x14a>
			{
				pyd1598_direct_link_set_as_interrupt_input(data_link_pin);
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	6818      	ldr	r0, [r3, #0]
 800254c:	6859      	ldr	r1, [r3, #4]
 800254e:	f000 fa77 	bl	8002a40 <pyd1598_direct_link_set_as_interrupt_input>
			}
			state = PYD1598_SERIN_IDLE;
 8002552:	2337      	movs	r3, #55	; 0x37
 8002554:	18fb      	adds	r3, r7, r3
 8002556:	2200      	movs	r2, #0
 8002558:	701a      	strb	r2, [r3, #0]
			break;
 800255a:	e005      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
		default:
			state = PYD1598_SERIN_IDLE;
 800255c:	2337      	movs	r3, #55	; 0x37
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]
			break;
 8002564:	e000      	b.n	8002568 <pyd1598_serin_send_datagram_fsm+0x160>
			break;
 8002566:	46c0      	nop			; (mov r8, r8)

	}

	//This are the FSM variables that are changed in this function.
	serin->state = state;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2237      	movs	r2, #55	; 0x37
 800256c:	18ba      	adds	r2, r7, r2
 800256e:	7812      	ldrb	r2, [r2, #0]
 8002570:	751a      	strb	r2, [r3, #20]
	serin->data_idx = data_idx;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002576:	611a      	str	r2, [r3, #16]
	serin->start_fsm = false;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	755a      	strb	r2, [r3, #21]
	serin->mask = mask;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002582:	60da      	str	r2, [r3, #12]
	serin->start_fsm = start_fsm;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	222f      	movs	r2, #47	; 0x2f
 8002588:	18ba      	adds	r2, r7, r2
 800258a:	7812      	ldrb	r2, [r2, #0]
 800258c:	755a      	strb	r2, [r3, #21]

}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	46bd      	mov	sp, r7
 8002592:	b00f      	add	sp, #60	; 0x3c
 8002594:	bd90      	pop	{r4, r7, pc}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	08005688 	.word	0x08005688

0800259c <pyd1598_check_isr_request>:
/*---------------------------Middleware Level functions-----------------------*/
/*____________________________Direct link functions___________________________*/

uint8_t pyd1598_check_isr_request(pyd1598_sensor_t sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 800259c:	b084      	sub	sp, #16
 800259e:	b5b0      	push	{r4, r5, r7, lr}
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	250c      	movs	r5, #12
 80025a4:	1d2c      	adds	r4, r5, #4
 80025a6:	19e4      	adds	r4, r4, r7
 80025a8:	6020      	str	r0, [r4, #0]
 80025aa:	6061      	str	r1, [r4, #4]
 80025ac:	60a2      	str	r2, [r4, #8]
 80025ae:	60e3      	str	r3, [r4, #12]
	*motion_isr_status = sensor.motion_sensed;
 80025b0:	1d2b      	adds	r3, r5, #4
 80025b2:	19db      	adds	r3, r3, r7
 80025b4:	2258      	movs	r2, #88	; 0x58
 80025b6:	5c9a      	ldrb	r2, [r3, r2]
 80025b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025ba:	701a      	strb	r2, [r3, #0]
	return 0;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	0018      	movs	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bcb0      	pop	{r4, r5, r7}
 80025c4:	bc08      	pop	{r3}
 80025c6:	b004      	add	sp, #16
 80025c8:	4718      	bx	r3

080025ca <pyd1598_read_wakeup_signal>:

//Use this in the main loop
uint8_t pyd1598_read_wakeup_signal(pyd1598_sensor_t *sensor,
								pyd1598_motion_isr_status_t *motion_isr_status)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]

	if( sensor->direct_link.wakeup_isr_status == PYD1598_WAKEUP_ISR_UNATTENDED)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2243      	movs	r2, #67	; 0x43
 80025d8:	5c9b      	ldrb	r3, [r3, r2]
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d10a      	bne.n	80025f4 <pyd1598_read_wakeup_signal+0x2a>
	{
		sensor->direct_link.wakeup_isr_status = PYD1598_WAKEUP_ISR_ATTENDED;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2243      	movs	r2, #67	; 0x43
 80025e2:	2100      	movs	r1, #0
 80025e4:	5499      	strb	r1, [r3, r2]
		*motion_isr_status = PYD1598_MOTION_ISR_UNATTENDED;
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2202      	movs	r2, #2
 80025ea:	701a      	strb	r2, [r3, #0]
		sensor->motion_sensed = PYD1598_MOTION_ISR_UNATTENDED;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2258      	movs	r2, #88	; 0x58
 80025f0:	2102      	movs	r1, #2
 80025f2:	5499      	strb	r1, [r3, r2]
	}

	return 0;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	0018      	movs	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	b002      	add	sp, #8
 80025fc:	bd80      	pop	{r7, pc}

080025fe <pyd1598_serin_add_all_conf>:
/*______________________________SERIN functions_______________________________*/


uint8_t pyd1598_serin_add_all_conf(pyd1598_config_t config,
													pyd1598_serin_t *serin)
{
 80025fe:	b5b0      	push	{r4, r5, r7, lr}
 8002600:	b086      	sub	sp, #24
 8002602:	af00      	add	r7, sp, #0
 8002604:	2408      	movs	r4, #8
 8002606:	193b      	adds	r3, r7, r4
 8002608:	6018      	str	r0, [r3, #0]
 800260a:	6059      	str	r1, [r3, #4]
 800260c:	607a      	str	r2, [r7, #4]
	uint8_t status = 0;
 800260e:	2517      	movs	r5, #23
 8002610:	197b      	adds	r3, r7, r5
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
	//TODO: (low) set error handler
	pyd1598_serin_add_threshold(config.threshold, serin);
 8002616:	193b      	adds	r3, r7, r4
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	0011      	movs	r1, r2
 800261e:	0018      	movs	r0, r3
 8002620:	f000 f838 	bl	8002694 <pyd1598_serin_add_threshold>
	pyd1598_serin_add_blind_time(config.blind_time, serin);
 8002624:	193b      	adds	r3, r7, r4
 8002626:	785b      	ldrb	r3, [r3, #1]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	0011      	movs	r1, r2
 800262c:	0018      	movs	r0, r3
 800262e:	f000 f855 	bl	80026dc <pyd1598_serin_add_blind_time>
	pyd1598_serin_add_pulse_counter(config.pulse_counter, serin);
 8002632:	193b      	adds	r3, r7, r4
 8002634:	789b      	ldrb	r3, [r3, #2]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	0011      	movs	r1, r2
 800263a:	0018      	movs	r0, r3
 800263c:	f000 f878 	bl	8002730 <pyd1598_serin_add_pulse_counter>
	pyd1598_serin_add_window_time(config.window_time, serin);
 8002640:	193b      	adds	r3, r7, r4
 8002642:	78db      	ldrb	r3, [r3, #3]
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	0011      	movs	r1, r2
 8002648:	0018      	movs	r0, r3
 800264a:	f000 f89b 	bl	8002784 <pyd1598_serin_add_window_time>
	pyd1598_serin_add_operation_mode(config.op_mode, serin);
 800264e:	193b      	adds	r3, r7, r4
 8002650:	791b      	ldrb	r3, [r3, #4]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	0011      	movs	r1, r2
 8002656:	0018      	movs	r0, r3
 8002658:	f000 f8be 	bl	80027d8 <pyd1598_serin_add_operation_mode>
	pyd1598_serin_add_signal_source(config.signal_source, serin);
 800265c:	193b      	adds	r3, r7, r4
 800265e:	795b      	ldrb	r3, [r3, #5]
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	0011      	movs	r1, r2
 8002664:	0018      	movs	r0, r3
 8002666:	f000 f8db 	bl	8002820 <pyd1598_serin_add_signal_source>
	pyd1598_serin_add_hpf_cutoff(config.hpf_cutoff, serin);
 800266a:	193b      	adds	r3, r7, r4
 800266c:	799b      	ldrb	r3, [r3, #6]
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	0011      	movs	r1, r2
 8002672:	0018      	movs	r0, r3
 8002674:	f000 f8fe 	bl	8002874 <pyd1598_serin_add_hpf_cutoff>
	pyd1598_serin_add_count_mode(config.count_mode, serin);
 8002678:	193b      	adds	r3, r7, r4
 800267a:	79db      	ldrb	r3, [r3, #7]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	0011      	movs	r1, r2
 8002680:	0018      	movs	r0, r3
 8002682:	f000 f921 	bl	80028c8 <pyd1598_serin_add_count_mode>
	return status;
 8002686:	197b      	adds	r3, r7, r5
 8002688:	781b      	ldrb	r3, [r3, #0]
}
 800268a:	0018      	movs	r0, r3
 800268c:	46bd      	mov	sp, r7
 800268e:	b006      	add	sp, #24
 8002690:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002694 <pyd1598_serin_add_threshold>:


//uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold, uint32_t *datagram)
uint8_t pyd1598_serin_add_threshold(uint8_t new_threshold,
														pyd1598_serin_t *serin)
{
 8002694:	b5b0      	push	{r4, r5, r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	0002      	movs	r2, r0
 800269c:	6039      	str	r1, [r7, #0]
 800269e:	1dfb      	adds	r3, r7, #7
 80026a0:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80026a2:	200f      	movs	r0, #15
 80026a4:	183b      	adds	r3, r7, r0
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]

	serin->config.threshold = new_threshold;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	1dfa      	adds	r2, r7, #7
 80026ae:	7812      	ldrb	r2, [r2, #0]
 80026b0:	701a      	strb	r2, [r3, #0]
	status = pyd1598_serin_add_to_datagram(new_threshold, &serin->conf_datagram,
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	3308      	adds	r3, #8
 80026b6:	0019      	movs	r1, r3
 80026b8:	0005      	movs	r5, r0
 80026ba:	183c      	adds	r4, r7, r0
 80026bc:	4a06      	ldr	r2, [pc, #24]	; (80026d8 <pyd1598_serin_add_threshold+0x44>)
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	7818      	ldrb	r0, [r3, #0]
 80026c2:	2311      	movs	r3, #17
 80026c4:	f000 f92a 	bl	800291c <pyd1598_serin_add_to_datagram>
 80026c8:	0003      	movs	r3, r0
 80026ca:	7023      	strb	r3, [r4, #0]
											PYD1598_MASK_THRESHOLD,
											PYD1598_SHIFT_THRESHOLD);
	return status;
 80026cc:	197b      	adds	r3, r7, r5
 80026ce:	781b      	ldrb	r3, [r3, #0]
}
 80026d0:	0018      	movs	r0, r3
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b004      	add	sp, #16
 80026d6:	bdb0      	pop	{r4, r5, r7, pc}
 80026d8:	0001ffff 	.word	0x0001ffff

080026dc <pyd1598_serin_add_blind_time>:
//Reg Val is 4 bits ...
//max_value 8sec =8000ms
//min value 0.5sec =500ms
uint8_t pyd1598_serin_add_blind_time(pyd1598_blind_time_t new_blind_time,
														pyd1598_serin_t *serin)
{
 80026dc:	b5b0      	push	{r4, r5, r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	0002      	movs	r2, r0
 80026e4:	6039      	str	r1, [r7, #0]
 80026e6:	1dfb      	adds	r3, r7, #7
 80026e8:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80026ea:	200f      	movs	r0, #15
 80026ec:	183b      	adds	r3, r7, r0
 80026ee:	2200      	movs	r2, #0
 80026f0:	701a      	strb	r2, [r3, #0]

	new_blind_time &= 0x0F;
 80026f2:	1dfb      	adds	r3, r7, #7
 80026f4:	1dfa      	adds	r2, r7, #7
 80026f6:	7812      	ldrb	r2, [r2, #0]
 80026f8:	210f      	movs	r1, #15
 80026fa:	400a      	ands	r2, r1
 80026fc:	701a      	strb	r2, [r3, #0]
	serin->config.blind_time = new_blind_time;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	1dfa      	adds	r2, r7, #7
 8002702:	7812      	ldrb	r2, [r2, #0]
 8002704:	705a      	strb	r2, [r3, #1]
	status = pyd1598_serin_add_to_datagram(new_blind_time,
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	3308      	adds	r3, #8
 800270a:	0019      	movs	r1, r3
 800270c:	0005      	movs	r5, r0
 800270e:	183c      	adds	r4, r7, r0
 8002710:	4a06      	ldr	r2, [pc, #24]	; (800272c <pyd1598_serin_add_blind_time+0x50>)
 8002712:	1dfb      	adds	r3, r7, #7
 8002714:	7818      	ldrb	r0, [r3, #0]
 8002716:	230d      	movs	r3, #13
 8002718:	f000 f900 	bl	800291c <pyd1598_serin_add_to_datagram>
 800271c:	0003      	movs	r3, r0
 800271e:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_BLIND_TIME,
											PYD1598_SHIFT_BLIND_TIME);
	return status;
 8002720:	197b      	adds	r3, r7, r5
 8002722:	781b      	ldrb	r3, [r3, #0]
}
 8002724:	0018      	movs	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	b004      	add	sp, #16
 800272a:	bdb0      	pop	{r4, r5, r7, pc}
 800272c:	01fe1fff 	.word	0x01fe1fff

08002730 <pyd1598_serin_add_pulse_counter>:

uint8_t pyd1598_serin_add_pulse_counter(pyd1598_pulse_counter_t pulse_counter,
														pyd1598_serin_t *serin)
{
 8002730:	b5b0      	push	{r4, r5, r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	0002      	movs	r2, r0
 8002738:	6039      	str	r1, [r7, #0]
 800273a:	1dfb      	adds	r3, r7, #7
 800273c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800273e:	200f      	movs	r0, #15
 8002740:	183b      	adds	r3, r7, r0
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]

	pulse_counter &= 0x03;
 8002746:	1dfb      	adds	r3, r7, #7
 8002748:	1dfa      	adds	r2, r7, #7
 800274a:	7812      	ldrb	r2, [r2, #0]
 800274c:	2103      	movs	r1, #3
 800274e:	400a      	ands	r2, r1
 8002750:	701a      	strb	r2, [r3, #0]
	serin->config.pulse_counter = pulse_counter;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	1dfa      	adds	r2, r7, #7
 8002756:	7812      	ldrb	r2, [r2, #0]
 8002758:	709a      	strb	r2, [r3, #2]
	status = pyd1598_serin_add_to_datagram(pulse_counter, &serin->conf_datagram,
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	3308      	adds	r3, #8
 800275e:	0019      	movs	r1, r3
 8002760:	0005      	movs	r5, r0
 8002762:	183c      	adds	r4, r7, r0
 8002764:	4a06      	ldr	r2, [pc, #24]	; (8002780 <pyd1598_serin_add_pulse_counter+0x50>)
 8002766:	1dfb      	adds	r3, r7, #7
 8002768:	7818      	ldrb	r0, [r3, #0]
 800276a:	230b      	movs	r3, #11
 800276c:	f000 f8d6 	bl	800291c <pyd1598_serin_add_to_datagram>
 8002770:	0003      	movs	r3, r0
 8002772:	7023      	strb	r3, [r4, #0]
											PYD1598_MASK_PULSE_COUNTER,
											PYD1598_SHIFT_PULSE_COUNTER);
	return status;
 8002774:	197b      	adds	r3, r7, r5
 8002776:	781b      	ldrb	r3, [r3, #0]
}
 8002778:	0018      	movs	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	b004      	add	sp, #16
 800277e:	bdb0      	pop	{r4, r5, r7, pc}
 8002780:	01ffe7ff 	.word	0x01ffe7ff

08002784 <pyd1598_serin_add_window_time>:
uint8_t pyd1598_serin_add_window_time(pyd1598_window_time_t window_time,
														pyd1598_serin_t *serin)
{
 8002784:	b5b0      	push	{r4, r5, r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	0002      	movs	r2, r0
 800278c:	6039      	str	r1, [r7, #0]
 800278e:	1dfb      	adds	r3, r7, #7
 8002790:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 8002792:	200f      	movs	r0, #15
 8002794:	183b      	adds	r3, r7, r0
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]

	window_time &= 0x03;
 800279a:	1dfb      	adds	r3, r7, #7
 800279c:	1dfa      	adds	r2, r7, #7
 800279e:	7812      	ldrb	r2, [r2, #0]
 80027a0:	2103      	movs	r1, #3
 80027a2:	400a      	ands	r2, r1
 80027a4:	701a      	strb	r2, [r3, #0]
	serin->config.window_time = window_time;
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	1dfa      	adds	r2, r7, #7
 80027aa:	7812      	ldrb	r2, [r2, #0]
 80027ac:	70da      	strb	r2, [r3, #3]
	status = pyd1598_serin_add_to_datagram(window_time, &serin->conf_datagram,
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	3308      	adds	r3, #8
 80027b2:	0019      	movs	r1, r3
 80027b4:	0005      	movs	r5, r0
 80027b6:	183c      	adds	r4, r7, r0
 80027b8:	4a06      	ldr	r2, [pc, #24]	; (80027d4 <pyd1598_serin_add_window_time+0x50>)
 80027ba:	1dfb      	adds	r3, r7, #7
 80027bc:	7818      	ldrb	r0, [r3, #0]
 80027be:	2309      	movs	r3, #9
 80027c0:	f000 f8ac 	bl	800291c <pyd1598_serin_add_to_datagram>
 80027c4:	0003      	movs	r3, r0
 80027c6:	7023      	strb	r3, [r4, #0]
										PYD1598_MASK_WINDOW_TIME,
										PYD1598_SHIFT_WINDOW_TIME);
	return status;
 80027c8:	197b      	adds	r3, r7, r5
 80027ca:	781b      	ldrb	r3, [r3, #0]
}
 80027cc:	0018      	movs	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	b004      	add	sp, #16
 80027d2:	bdb0      	pop	{r4, r5, r7, pc}
 80027d4:	01fff9ff 	.word	0x01fff9ff

080027d8 <pyd1598_serin_add_operation_mode>:
uint8_t pyd1598_serin_add_operation_mode(pyd1598_op_mode_t new_op_mode,
														pyd1598_serin_t *serin)
{
 80027d8:	b5b0      	push	{r4, r5, r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	0002      	movs	r2, r0
 80027e0:	6039      	str	r1, [r7, #0]
 80027e2:	1dfb      	adds	r3, r7, #7
 80027e4:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80027e6:	200f      	movs	r0, #15
 80027e8:	183b      	adds	r3, r7, r0
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
	serin->config.op_mode = new_op_mode;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	1dfa      	adds	r2, r7, #7
 80027f2:	7812      	ldrb	r2, [r2, #0]
 80027f4:	711a      	strb	r2, [r3, #4]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_op_mode,
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	3308      	adds	r3, #8
 80027fa:	0019      	movs	r1, r3
 80027fc:	0005      	movs	r5, r0
 80027fe:	183c      	adds	r4, r7, r0
 8002800:	4a06      	ldr	r2, [pc, #24]	; (800281c <pyd1598_serin_add_operation_mode+0x44>)
 8002802:	1dfb      	adds	r3, r7, #7
 8002804:	7818      	ldrb	r0, [r3, #0]
 8002806:	2307      	movs	r3, #7
 8002808:	f000 f888 	bl	800291c <pyd1598_serin_add_to_datagram>
 800280c:	0003      	movs	r3, r0
 800280e:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_OPERATION_MODES,
											PYD1598_SHIFT_OPERATION_MODES);
	return status;
 8002810:	197b      	adds	r3, r7, r5
 8002812:	781b      	ldrb	r3, [r3, #0]
}
 8002814:	0018      	movs	r0, r3
 8002816:	46bd      	mov	sp, r7
 8002818:	b004      	add	sp, #16
 800281a:	bdb0      	pop	{r4, r5, r7, pc}
 800281c:	01fffe7f 	.word	0x01fffe7f

08002820 <pyd1598_serin_add_signal_source>:
uint8_t pyd1598_serin_add_signal_source(pyd1598_signal_source_t signal_source,
														pyd1598_serin_t *serin)
{
 8002820:	b5b0      	push	{r4, r5, r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	0002      	movs	r2, r0
 8002828:	6039      	str	r1, [r7, #0]
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 800282e:	200f      	movs	r0, #15
 8002830:	183b      	adds	r3, r7, r0
 8002832:	2200      	movs	r2, #0
 8002834:	701a      	strb	r2, [r3, #0]

	signal_source &= 0x03;
 8002836:	1dfb      	adds	r3, r7, #7
 8002838:	1dfa      	adds	r2, r7, #7
 800283a:	7812      	ldrb	r2, [r2, #0]
 800283c:	2103      	movs	r1, #3
 800283e:	400a      	ands	r2, r1
 8002840:	701a      	strb	r2, [r3, #0]
	serin->config.signal_source = signal_source;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	1dfa      	adds	r2, r7, #7
 8002846:	7812      	ldrb	r2, [r2, #0]
 8002848:	715a      	strb	r2, [r3, #5]
	status = pyd1598_serin_add_to_datagram((uint8_t) signal_source,
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	3308      	adds	r3, #8
 800284e:	0019      	movs	r1, r3
 8002850:	0005      	movs	r5, r0
 8002852:	183c      	adds	r4, r7, r0
 8002854:	4a06      	ldr	r2, [pc, #24]	; (8002870 <pyd1598_serin_add_signal_source+0x50>)
 8002856:	1dfb      	adds	r3, r7, #7
 8002858:	7818      	ldrb	r0, [r3, #0]
 800285a:	2305      	movs	r3, #5
 800285c:	f000 f85e 	bl	800291c <pyd1598_serin_add_to_datagram>
 8002860:	0003      	movs	r3, r0
 8002862:	7023      	strb	r3, [r4, #0]
												&serin->conf_datagram,
												PYD1598_MASK_SIGNAL_SOURCE,
												PYD1598_SHIFT_SIGNAL_SOURCE);
	return status;
 8002864:	197b      	adds	r3, r7, r5
 8002866:	781b      	ldrb	r3, [r3, #0]
}
 8002868:	0018      	movs	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	b004      	add	sp, #16
 800286e:	bdb0      	pop	{r4, r5, r7, pc}
 8002870:	01ffff9f 	.word	0x01ffff9f

08002874 <pyd1598_serin_add_hpf_cutoff>:

uint8_t pyd1598_serin_add_hpf_cutoff(pyd1598_hpf_cutoff_t new_hpf_cutoff,
														pyd1598_serin_t *serin)
{
 8002874:	b5b0      	push	{r4, r5, r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	0002      	movs	r2, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	1dfb      	adds	r3, r7, #7
 8002880:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 8002882:	200f      	movs	r0, #15
 8002884:	183b      	adds	r3, r7, r0
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]

	new_hpf_cutoff &= 0x03;
 800288a:	1dfb      	adds	r3, r7, #7
 800288c:	1dfa      	adds	r2, r7, #7
 800288e:	7812      	ldrb	r2, [r2, #0]
 8002890:	2103      	movs	r1, #3
 8002892:	400a      	ands	r2, r1
 8002894:	701a      	strb	r2, [r3, #0]
	serin->config.hpf_cutoff = new_hpf_cutoff;
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	1dfa      	adds	r2, r7, #7
 800289a:	7812      	ldrb	r2, [r2, #0]
 800289c:	719a      	strb	r2, [r3, #6]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_hpf_cutoff,
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	3308      	adds	r3, #8
 80028a2:	0019      	movs	r1, r3
 80028a4:	0005      	movs	r5, r0
 80028a6:	183c      	adds	r4, r7, r0
 80028a8:	4a06      	ldr	r2, [pc, #24]	; (80028c4 <pyd1598_serin_add_hpf_cutoff+0x50>)
 80028aa:	1dfb      	adds	r3, r7, #7
 80028ac:	7818      	ldrb	r0, [r3, #0]
 80028ae:	2302      	movs	r3, #2
 80028b0:	f000 f834 	bl	800291c <pyd1598_serin_add_to_datagram>
 80028b4:	0003      	movs	r3, r0
 80028b6:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_HPF_CUTOFF,
											PYD1598_SHIFT_HPF_CUTOFF);
	return status;
 80028b8:	197b      	adds	r3, r7, r5
 80028ba:	781b      	ldrb	r3, [r3, #0]
}
 80028bc:	0018      	movs	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	b004      	add	sp, #16
 80028c2:	bdb0      	pop	{r4, r5, r7, pc}
 80028c4:	01fffffb 	.word	0x01fffffb

080028c8 <pyd1598_serin_add_count_mode>:

uint8_t pyd1598_serin_add_count_mode(pyd1598_count_mode_t new_count_mode,
														pyd1598_serin_t *serin)
{
 80028c8:	b5b0      	push	{r4, r5, r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	0002      	movs	r2, r0
 80028d0:	6039      	str	r1, [r7, #0]
 80028d2:	1dfb      	adds	r3, r7, #7
 80028d4:	701a      	strb	r2, [r3, #0]
	uint8_t status = 0;
 80028d6:	200f      	movs	r0, #15
 80028d8:	183b      	adds	r3, r7, r0
 80028da:	2200      	movs	r2, #0
 80028dc:	701a      	strb	r2, [r3, #0]

	new_count_mode &= 0x03;
 80028de:	1dfb      	adds	r3, r7, #7
 80028e0:	1dfa      	adds	r2, r7, #7
 80028e2:	7812      	ldrb	r2, [r2, #0]
 80028e4:	2103      	movs	r1, #3
 80028e6:	400a      	ands	r2, r1
 80028e8:	701a      	strb	r2, [r3, #0]
	serin->config.count_mode = new_count_mode;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	1dfa      	adds	r2, r7, #7
 80028ee:	7812      	ldrb	r2, [r2, #0]
 80028f0:	71da      	strb	r2, [r3, #7]
	status = pyd1598_serin_add_to_datagram((uint8_t) new_count_mode,
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	3308      	adds	r3, #8
 80028f6:	0019      	movs	r1, r3
 80028f8:	0005      	movs	r5, r0
 80028fa:	183c      	adds	r4, r7, r0
 80028fc:	4a06      	ldr	r2, [pc, #24]	; (8002918 <pyd1598_serin_add_count_mode+0x50>)
 80028fe:	1dfb      	adds	r3, r7, #7
 8002900:	7818      	ldrb	r0, [r3, #0]
 8002902:	2300      	movs	r3, #0
 8002904:	f000 f80a 	bl	800291c <pyd1598_serin_add_to_datagram>
 8002908:	0003      	movs	r3, r0
 800290a:	7023      	strb	r3, [r4, #0]
											&serin->conf_datagram,
											PYD1598_MASK_COUNT_MODE,
											PYD1598_SHIFT_COUNT_MODE);
	return status;
 800290c:	197b      	adds	r3, r7, r5
 800290e:	781b      	ldrb	r3, [r3, #0]
}
 8002910:	0018      	movs	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	b004      	add	sp, #16
 8002916:	bdb0      	pop	{r4, r5, r7, pc}
 8002918:	01fffffd 	.word	0x01fffffd

0800291c <pyd1598_serin_add_to_datagram>:

uint8_t pyd1598_serin_add_to_datagram(uint8_t data, uint32_t *datagram,
												uint32_t mask, uint8_t shift)
{
 800291c:	b590      	push	{r4, r7, lr}
 800291e:	b087      	sub	sp, #28
 8002920:	af00      	add	r7, sp, #0
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
 8002926:	0019      	movs	r1, r3
 8002928:	240f      	movs	r4, #15
 800292a:	193b      	adds	r3, r7, r4
 800292c:	1c02      	adds	r2, r0, #0
 800292e:	701a      	strb	r2, [r3, #0]
 8002930:	200e      	movs	r0, #14
 8002932:	183b      	adds	r3, r7, r0
 8002934:	1c0a      	adds	r2, r1, #0
 8002936:	701a      	strb	r2, [r3, #0]
	uint32_t old_config = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]
	uint32_t new_config = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	613b      	str	r3, [r7, #16]

	//generating copy of the datagram to handle the changes
	//(protecting from possible changes due to interrupts)
	old_config = *datagram;
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	617b      	str	r3, [r7, #20]

	//Clear section of the datagram copy to set the new data
	old_config &= mask;
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	4013      	ands	r3, r2
 800294c:	617b      	str	r3, [r7, #20]

	//Shifting data to the position of the datagram copy
	new_config |= (((uint32_t) data) << shift);
 800294e:	193b      	adds	r3, r7, r4
 8002950:	781a      	ldrb	r2, [r3, #0]
 8002952:	183b      	adds	r3, r7, r0
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	409a      	lsls	r2, r3
 8002958:	0013      	movs	r3, r2
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]

	//Adding data to the datagram copy
	new_config |= old_config;
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	4313      	orrs	r3, r2
 8002966:	613b      	str	r3, [r7, #16]

	//substitute the values of the datagram with the new configuration
	*datagram = new_config;
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	601a      	str	r2, [r3, #0]

	return 0;
 800296e:	2300      	movs	r3, #0
}
 8002970:	0018      	movs	r0, r3
 8002972:	46bd      	mov	sp, r7
 8002974:	b007      	add	sp, #28
 8002976:	bd90      	pop	{r4, r7, pc}

08002978 <pyd1598_serin_set_zero_pulse>:
//Information from:
//https://www.excelitas.com/product/pyd-1588-pyd-1598-low-power-digipyros

//TODO: (high) change this to decouple from the main.h header.
void pyd1598_serin_set_zero_pulse(pyd1598_hardware_interface_t gpio)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	003b      	movs	r3, r7
 8002980:	6018      	str	r0, [r3, #0]
 8002982:	6059      	str	r1, [r3, #4]
	//This should takes less than t_{DL}=200-2000ns
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002984:	003b      	movs	r3, r7
 8002986:	6818      	ldr	r0, [r3, #0]
 8002988:	003b      	movs	r3, r7
 800298a:	889b      	ldrh	r3, [r3, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	0019      	movs	r1, r3
 8002990:	f001 f8f5 	bl	8003b7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8002994:	003b      	movs	r3, r7
 8002996:	6818      	ldr	r0, [r3, #0]
 8002998:	003b      	movs	r3, r7
 800299a:	889b      	ldrh	r3, [r3, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	0019      	movs	r1, r3
 80029a0:	f001 f8ed 	bl	8003b7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 80029a4:	003b      	movs	r3, r7
 80029a6:	6818      	ldr	r0, [r3, #0]
 80029a8:	003b      	movs	r3, r7
 80029aa:	889b      	ldrh	r3, [r3, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	0019      	movs	r1, r3
 80029b0:	f001 f8e5 	bl	8003b7e <HAL_GPIO_WritePin>
}
 80029b4:	46c0      	nop			; (mov r8, r8)
 80029b6:	46bd      	mov	sp, r7
 80029b8:	b002      	add	sp, #8
 80029ba:	bd80      	pop	{r7, pc}

080029bc <pyd1598_serin_set_one_pulse>:

void pyd1598_serin_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	003b      	movs	r3, r7
 80029c4:	6018      	str	r0, [r3, #0]
 80029c6:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 80029c8:	003b      	movs	r3, r7
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	003b      	movs	r3, r7
 80029ce:	889b      	ldrh	r3, [r3, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	0019      	movs	r1, r3
 80029d4:	f001 f8d3 	bl	8003b7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 80029d8:	003b      	movs	r3, r7
 80029da:	6818      	ldr	r0, [r3, #0]
 80029dc:	003b      	movs	r3, r7
 80029de:	889b      	ldrh	r3, [r3, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	0019      	movs	r1, r3
 80029e4:	f001 f8cb 	bl	8003b7e <HAL_GPIO_WritePin>
}
 80029e8:	46c0      	nop			; (mov r8, r8)
 80029ea:	46bd      	mov	sp, r7
 80029ec:	b002      	add	sp, #8
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <pyd1598_direct_link_set_as_output>:
{
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}

void pyd1598_direct_link_set_as_output(pyd1598_hardware_interface_t gpio)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	003b      	movs	r3, r7
 80029f8:	6018      	str	r0, [r3, #0]
 80029fa:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_output(gpio.port, gpio.pin, gpio.irq_type);
 80029fc:	003b      	movs	r3, r7
 80029fe:	6818      	ldr	r0, [r3, #0]
 8002a00:	003b      	movs	r3, r7
 8002a02:	8899      	ldrh	r1, [r3, #4]
 8002a04:	003b      	movs	r3, r7
 8002a06:	799b      	ldrb	r3, [r3, #6]
 8002a08:	b25b      	sxtb	r3, r3
 8002a0a:	001a      	movs	r2, r3
 8002a0c:	f7fd fed2 	bl	80007b4 <HAL_DIRECT_LINK_conf_as_output>
}
 8002a10:	46c0      	nop			; (mov r8, r8)
 8002a12:	46bd      	mov	sp, r7
 8002a14:	b002      	add	sp, #8
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <pyd1598_direct_link_set_as_input>:

void pyd1598_direct_link_set_as_input(pyd1598_hardware_interface_t gpio)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	003b      	movs	r3, r7
 8002a20:	6018      	str	r0, [r3, #0]
 8002a22:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_input(gpio.port, gpio.pin, gpio.irq_type);
 8002a24:	003b      	movs	r3, r7
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	003b      	movs	r3, r7
 8002a2a:	8899      	ldrh	r1, [r3, #4]
 8002a2c:	003b      	movs	r3, r7
 8002a2e:	799b      	ldrb	r3, [r3, #6]
 8002a30:	b25b      	sxtb	r3, r3
 8002a32:	001a      	movs	r2, r3
 8002a34:	f7fd fe48 	bl	80006c8 <HAL_DIRECT_LINK_conf_as_input>
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b002      	add	sp, #8
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <pyd1598_direct_link_set_as_interrupt_input>:

void pyd1598_direct_link_set_as_interrupt_input(pyd1598_hardware_interface_t gpio)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	003b      	movs	r3, r7
 8002a48:	6018      	str	r0, [r3, #0]
 8002a4a:	6059      	str	r1, [r3, #4]
	HAL_DIRECT_LINK_conf_as_interrupt_input(gpio.port, gpio.pin, gpio.irq_type);
 8002a4c:	003b      	movs	r3, r7
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	003b      	movs	r3, r7
 8002a52:	8899      	ldrh	r1, [r3, #4]
 8002a54:	003b      	movs	r3, r7
 8002a56:	799b      	ldrb	r3, [r3, #6]
 8002a58:	b25b      	sxtb	r3, r3
 8002a5a:	001a      	movs	r2, r3
 8002a5c:	f7fd fe6a 	bl	8000734 <HAL_DIRECT_LINK_conf_as_interrupt_input>
}
 8002a60:	46c0      	nop			; (mov r8, r8)
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b002      	add	sp, #8
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <pyd1598_direct_link_set_one_pulse>:
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
}
void pyd1598_direct_link_set_one_pulse(pyd1598_hardware_interface_t gpio)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	003b      	movs	r3, r7
 8002a70:	6018      	str	r0, [r3, #0]
 8002a72:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002a74:	003b      	movs	r3, r7
 8002a76:	6818      	ldr	r0, [r3, #0]
 8002a78:	003b      	movs	r3, r7
 8002a7a:	889b      	ldrh	r3, [r3, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	0019      	movs	r1, r3
 8002a80:	f001 f87d 	bl	8003b7e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_SET);
 8002a84:	003b      	movs	r3, r7
 8002a86:	6818      	ldr	r0, [r3, #0]
 8002a88:	003b      	movs	r3, r7
 8002a8a:	889b      	ldrh	r3, [r3, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	0019      	movs	r1, r3
 8002a90:	f001 f875 	bl	8003b7e <HAL_GPIO_WritePin>
}
 8002a94:	46c0      	nop			; (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <pyd1598_direct_link_set_negative_edge>:
void pyd1598_direct_link_set_negative_edge(pyd1598_hardware_interface_t gpio)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	003b      	movs	r3, r7
 8002aa4:	6018      	str	r0, [r3, #0]
 8002aa6:	6059      	str	r1, [r3, #4]
	HAL_GPIO_WritePin(gpio.port, gpio.pin, GPIO_PIN_RESET);
 8002aa8:	003b      	movs	r3, r7
 8002aaa:	6818      	ldr	r0, [r3, #0]
 8002aac:	003b      	movs	r3, r7
 8002aae:	889b      	ldrh	r3, [r3, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	f001 f863 	bl	8003b7e <HAL_GPIO_WritePin>
}
 8002ab8:	46c0      	nop			; (mov r8, r8)
 8002aba:	46bd      	mov	sp, r7
 8002abc:	b002      	add	sp, #8
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <pyd1598_direct_link_read_pin>:
}


uint8_t pyd1598_direct_link_read_pin(pyd1598_hardware_interface_t gpio,
											uint64_t *buffer, uint32_t shift)
{
 8002ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ac2:	b08f      	sub	sp, #60	; 0x3c
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	2608      	movs	r6, #8
 8002ac8:	2418      	movs	r4, #24
 8002aca:	1935      	adds	r5, r6, r4
 8002acc:	2608      	movs	r6, #8
 8002ace:	19be      	adds	r6, r7, r6
 8002ad0:	19ae      	adds	r6, r5, r6
 8002ad2:	6030      	str	r0, [r6, #0]
 8002ad4:	6071      	str	r1, [r6, #4]
 8002ad6:	627a      	str	r2, [r7, #36]	; 0x24
 8002ad8:	623b      	str	r3, [r7, #32]
	static uint64_t readout_mask = (uint64_t) PYD1598_DIRECT_LINK_MASK;
	GPIO_PinState pin_value = GPIO_PIN_RESET;
 8002ada:	2017      	movs	r0, #23
 8002adc:	0026      	movs	r6, r4
 8002ade:	1983      	adds	r3, r0, r6
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	4694      	mov	ip, r2
 8002ae4:	44bc      	add	ip, r7
 8002ae6:	4463      	add	r3, ip
 8002ae8:	2200      	movs	r2, #0
 8002aea:	701a      	strb	r2, [r3, #0]

	pin_value = HAL_GPIO_ReadPin(gpio.port, gpio.pin);
 8002aec:	2108      	movs	r1, #8
 8002aee:	198b      	adds	r3, r1, r6
 8002af0:	2208      	movs	r2, #8
 8002af2:	4694      	mov	ip, r2
 8002af4:	44bc      	add	ip, r7
 8002af6:	4463      	add	r3, ip
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	198b      	adds	r3, r1, r6
 8002afc:	2108      	movs	r1, #8
 8002afe:	468c      	mov	ip, r1
 8002b00:	44bc      	add	ip, r7
 8002b02:	4463      	add	r3, ip
 8002b04:	889b      	ldrh	r3, [r3, #4]
 8002b06:	0034      	movs	r4, r6
 8002b08:	1981      	adds	r1, r0, r6
 8002b0a:	2008      	movs	r0, #8
 8002b0c:	1838      	adds	r0, r7, r0
 8002b0e:	180e      	adds	r6, r1, r0
 8002b10:	0019      	movs	r1, r3
 8002b12:	0010      	movs	r0, r2
 8002b14:	f001 f816 	bl	8003b44 <HAL_GPIO_ReadPin>
 8002b18:	0003      	movs	r3, r0
 8002b1a:	7033      	strb	r3, [r6, #0]

	if(pin_value == GPIO_PIN_SET)
 8002b1c:	2017      	movs	r0, #23
 8002b1e:	0026      	movs	r6, r4
 8002b20:	1983      	adds	r3, r0, r6
 8002b22:	2208      	movs	r2, #8
 8002b24:	4694      	mov	ip, r2
 8002b26:	44bc      	add	ip, r7
 8002b28:	4463      	add	r3, ip
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d110      	bne.n	8002b52 <pyd1598_direct_link_read_pin+0x92>
	{
		*buffer  |= readout_mask;
 8002b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	6859      	ldr	r1, [r3, #4]
 8002b36:	4b27      	ldr	r3, [pc, #156]	; (8002bd4 <pyd1598_direct_link_read_pin+0x114>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	0006      	movs	r6, r0
 8002b3e:	4316      	orrs	r6, r2
 8002b40:	613e      	str	r6, [r7, #16]
 8002b42:	4319      	orrs	r1, r3
 8002b44:	6179      	str	r1, [r7, #20]
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	6939      	ldr	r1, [r7, #16]
 8002b4a:	697a      	ldr	r2, [r7, #20]
 8002b4c:	6019      	str	r1, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	e020      	b.n	8002b94 <pyd1598_direct_link_read_pin+0xd4>
	}
	else if(pin_value == GPIO_PIN_RESET)
 8002b52:	2317      	movs	r3, #23
 8002b54:	2218      	movs	r2, #24
 8002b56:	189b      	adds	r3, r3, r2
 8002b58:	2208      	movs	r2, #8
 8002b5a:	4694      	mov	ip, r2
 8002b5c:	44bc      	add	ip, r7
 8002b5e:	4463      	add	r3, ip
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d115      	bne.n	8002b92 <pyd1598_direct_link_read_pin+0xd2>
	{
		*buffer  &= ~readout_mask;
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	4919      	ldr	r1, [pc, #100]	; (8002bd4 <pyd1598_direct_link_read_pin+0x114>)
 8002b6e:	6808      	ldr	r0, [r1, #0]
 8002b70:	6849      	ldr	r1, [r1, #4]
 8002b72:	43c6      	mvns	r6, r0
 8002b74:	61be      	str	r6, [r7, #24]
 8002b76:	43c9      	mvns	r1, r1
 8002b78:	61f9      	str	r1, [r7, #28]
 8002b7a:	69b9      	ldr	r1, [r7, #24]
 8002b7c:	4011      	ands	r1, r2
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	69f9      	ldr	r1, [r7, #28]
 8002b82:	4019      	ands	r1, r3
 8002b84:	60f9      	str	r1, [r7, #12]
 8002b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b88:	68b9      	ldr	r1, [r7, #8]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	6019      	str	r1, [r3, #0]
 8002b8e:	605a      	str	r2, [r3, #4]
 8002b90:	e000      	b.n	8002b94 <pyd1598_direct_link_read_pin+0xd4>
	}
	else
	{
		__NOP();
 8002b92:	46c0      	nop			; (mov r8, r8)
	}

	readout_mask = (readout_mask >> 1);
 8002b94:	4b0f      	ldr	r3, [pc, #60]	; (8002bd4 <pyd1598_direct_link_read_pin+0x114>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	07d9      	lsls	r1, r3, #31
 8002b9c:	0850      	lsrs	r0, r2, #1
 8002b9e:	6038      	str	r0, [r7, #0]
 8002ba0:	6838      	ldr	r0, [r7, #0]
 8002ba2:	4308      	orrs	r0, r1
 8002ba4:	6038      	str	r0, [r7, #0]
 8002ba6:	085b      	lsrs	r3, r3, #1
 8002ba8:	607b      	str	r3, [r7, #4]
 8002baa:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <pyd1598_direct_link_read_pin+0x114>)
 8002bac:	6839      	ldr	r1, [r7, #0]
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	6019      	str	r1, [r3, #0]
 8002bb2:	605a      	str	r2, [r3, #4]

	if(readout_mask == ((uint64_t) 0))
 8002bb4:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <pyd1598_direct_link_read_pin+0x114>)
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	0011      	movs	r1, r2
 8002bbc:	4319      	orrs	r1, r3
 8002bbe:	d104      	bne.n	8002bca <pyd1598_direct_link_read_pin+0x10a>
	{
		readout_mask  = (uint64_t) PYD1598_DIRECT_LINK_MASK;
 8002bc0:	4904      	ldr	r1, [pc, #16]	; (8002bd4 <pyd1598_direct_link_read_pin+0x114>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2380      	movs	r3, #128	; 0x80
 8002bc6:	600a      	str	r2, [r1, #0]
 8002bc8:	604b      	str	r3, [r1, #4]
	}
	return 0;
 8002bca:	2300      	movs	r3, #0

}
 8002bcc:	0018      	movs	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b00f      	add	sp, #60	; 0x3c
 8002bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bd4:	20000008 	.word	0x20000008

08002bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <HAL_MspInit+0x50>)
 8002be0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <HAL_MspInit+0x50>)
 8002be4:	2101      	movs	r1, #1
 8002be6:	430a      	orrs	r2, r1
 8002be8:	641a      	str	r2, [r3, #64]	; 0x40
 8002bea:	4b0f      	ldr	r3, [pc, #60]	; (8002c28 <HAL_MspInit+0x50>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	607b      	str	r3, [r7, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bf6:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <HAL_MspInit+0x50>)
 8002bf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	; (8002c28 <HAL_MspInit+0x50>)
 8002bfc:	2180      	movs	r1, #128	; 0x80
 8002bfe:	0549      	lsls	r1, r1, #21
 8002c00:	430a      	orrs	r2, r1
 8002c02:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c04:	4b08      	ldr	r3, [pc, #32]	; (8002c28 <HAL_MspInit+0x50>)
 8002c06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c08:	2380      	movs	r3, #128	; 0x80
 8002c0a:	055b      	lsls	r3, r3, #21
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	603b      	str	r3, [r7, #0]
 8002c10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8002c12:	2008      	movs	r0, #8
 8002c14:	f000 fc3c 	bl	8003490 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8002c18:	2010      	movs	r0, #16
 8002c1a:	f000 fc39 	bl	8003490 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b002      	add	sp, #8
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	40021000 	.word	0x40021000

08002c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c30:	e7fe      	b.n	8002c30 <NMI_Handler+0x4>

08002c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c36:	e7fe      	b.n	8002c36 <HardFault_Handler+0x4>

08002c38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002c3c:	46c0      	nop			; (mov r8, r8)
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c46:	46c0      	nop			; (mov r8, r8)
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c50:	f000 fbde 	bl	8003410 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c54:	46c0      	nop			; (mov r8, r8)
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UV_IN_Pin);
 8002c5e:	2004      	movs	r0, #4
 8002c60:	f000 ffc6 	bl	8003bf0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP2_IN_Pin);
 8002c64:	2008      	movs	r0, #8
 8002c66:	f000 ffc3 	bl	8003bf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIRLINK_Pin);
 8002c74:	2080      	movs	r0, #128	; 0x80
 8002c76:	f000 ffbb 	bl	8003bf0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LAMP1_IN_Pin);
 8002c7a:	2380      	movs	r3, #128	; 0x80
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f000 ffb6 	bl	8003bf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002c84:	46c0      	nop			; (mov r8, r8)
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c90:	4b03      	ldr	r3, [pc, #12]	; (8002ca0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8002c92:	0018      	movs	r0, r3
 8002c94:	f001 fc66 	bl	8004564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8002c98:	46c0      	nop			; (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	20000608 	.word	0x20000608

08002ca4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <TIM1_CC_IRQHandler+0x14>)
 8002caa:	0018      	movs	r0, r3
 8002cac:	f001 fc5a 	bl	8004564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	20000608 	.word	0x20000608

08002cbc <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <TIM14_IRQHandler+0x14>)
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f001 fc4e 	bl	8004564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002cc8:	46c0      	nop			; (mov r8, r8)
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	200006a0 	.word	0x200006a0

08002cd4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <TIM16_IRQHandler+0x14>)
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f001 fc42 	bl	8004564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002ce0:	46c0      	nop			; (mov r8, r8)
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	200006ec 	.word	0x200006ec

08002cec <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002cf0:	4b03      	ldr	r3, [pc, #12]	; (8002d00 <TIM17_IRQHandler+0x14>)
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	f001 fc36 	bl	8004564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002cf8:	46c0      	nop			; (mov r8, r8)
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	46c0      	nop			; (mov r8, r8)
 8002d00:	20000738 	.word	0x20000738

08002d04 <switch_selector_setup>:
#include "switch_selector.h"

uint8_t switch_selector_setup(switch_selector_t *switch_selector,
								switch_selector_gpio_t *switch_selector_gpio,
								uint8_t switch_size)
{
 8002d04:	b5b0      	push	{r4, r5, r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	1dfb      	adds	r3, r7, #7
 8002d10:	701a      	strb	r2, [r3, #0]

	uint8_t status = 0;
 8002d12:	231f      	movs	r3, #31
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0;
 8002d1a:	231e      	movs	r3, #30
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]



	if(switch_size > 32)
 8002d22:	1dfb      	adds	r3, r7, #7
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b20      	cmp	r3, #32
 8002d28:	d901      	bls.n	8002d2e <switch_selector_setup+0x2a>
	{
		return 2;
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e050      	b.n	8002dd0 <switch_selector_setup+0xcc>
	}


	switch_selector->value = 0;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	609a      	str	r2, [r3, #8]
	switch_selector->switch_size = switch_size;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	1dfa      	adds	r2, r7, #7
 8002d38:	7812      	ldrb	r2, [r2, #0]
 8002d3a:	711a      	strb	r2, [r3, #4]
	switch_selector->switch_selector_gpio = (switch_selector_gpio_t*)malloc(switch_size * sizeof(switch_selector_gpio_t) );
 8002d3c:	1dfb      	adds	r3, r7, #7
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	0018      	movs	r0, r3
 8002d44:	f002 fb60 	bl	8005408 <malloc>
 8002d48:	0003      	movs	r3, r0
 8002d4a:	001a      	movs	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	601a      	str	r2, [r3, #0]
	uint32_t value;
	switch_selector_status_t pin_status;

	for(idx = 0; idx < switch_size; idx++)
 8002d50:	231e      	movs	r3, #30
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
 8002d58:	e030      	b.n	8002dbc <switch_selector_setup+0xb8>
	{
		if((switch_selector_gpio + idx) != NULL)
 8002d5a:	201e      	movs	r0, #30
 8002d5c:	183b      	adds	r3, r7, r0
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	18d3      	adds	r3, r2, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d012      	beq.n	8002d90 <switch_selector_setup+0x8c>
		{
//			switch_selector->switch_selector_gpio[idx] = switch_selector_gpio[idx];
			*(switch_selector->switch_selector_gpio + idx) = *(switch_selector_gpio + idx);
 8002d6a:	183b      	adds	r3, r7, r0
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	18d1      	adds	r1, r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	183b      	adds	r3, r7, r0
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	00db      	lsls	r3, r3, #3
 8002d7e:	18d3      	adds	r3, r2, r3
 8002d80:	000a      	movs	r2, r1
 8002d82:	ca03      	ldmia	r2!, {r0, r1}
 8002d84:	c303      	stmia	r3!, {r0, r1}

			status = 0;
 8002d86:	231f      	movs	r3, #31
 8002d88:	18fb      	adds	r3, r7, r3
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
 8002d8e:	e004      	b.n	8002d9a <switch_selector_setup+0x96>
		}
		else
		{
			status = 1;
 8002d90:	231f      	movs	r3, #31
 8002d92:	18fb      	adds	r3, r7, r3
 8002d94:	2201      	movs	r2, #1
 8002d96:	701a      	strb	r2, [r3, #0]
			break;
 8002d98:	e017      	b.n	8002dca <switch_selector_setup+0xc6>
		}

		switch_selector_read_bit(switch_selector, idx, &pin_status, &value);
 8002d9a:	2318      	movs	r3, #24
 8002d9c:	18fc      	adds	r4, r7, r3
 8002d9e:	2317      	movs	r3, #23
 8002da0:	18fa      	adds	r2, r7, r3
 8002da2:	251e      	movs	r5, #30
 8002da4:	197b      	adds	r3, r7, r5
 8002da6:	7819      	ldrb	r1, [r3, #0]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	0023      	movs	r3, r4
 8002dac:	f000 f814 	bl	8002dd8 <switch_selector_read_bit>
	for(idx = 0; idx < switch_size; idx++)
 8002db0:	0029      	movs	r1, r5
 8002db2:	187b      	adds	r3, r7, r1
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	187b      	adds	r3, r7, r1
 8002db8:	3201      	adds	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]
 8002dbc:	231e      	movs	r3, #30
 8002dbe:	18fa      	adds	r2, r7, r3
 8002dc0:	1dfb      	adds	r3, r7, #7
 8002dc2:	7812      	ldrb	r2, [r2, #0]
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d3c7      	bcc.n	8002d5a <switch_selector_setup+0x56>

	}

	return status;
 8002dca:	231f      	movs	r3, #31
 8002dcc:	18fb      	adds	r3, r7, r3
 8002dce:	781b      	ldrb	r3, [r3, #0]

}
 8002dd0:	0018      	movs	r0, r3
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	b008      	add	sp, #32
 8002dd6:	bdb0      	pop	{r4, r5, r7, pc}

08002dd8 <switch_selector_read_bit>:

uint8_t switch_selector_read_bit(switch_selector_t *switch_selector,
										uint8_t pin,
										switch_selector_status_t *pin_status,
										uint32_t *value)
{
 8002dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dda:	b087      	sub	sp, #28
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	607a      	str	r2, [r7, #4]
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	250b      	movs	r5, #11
 8002de6:	197b      	adds	r3, r7, r5
 8002de8:	1c0a      	adds	r2, r1, #0
 8002dea:	701a      	strb	r2, [r3, #0]
	GPIO_PinState pin_value;
	uint32_t switch_mask = 0x00000001;
 8002dec:	2301      	movs	r3, #1
 8002dee:	617b      	str	r3, [r7, #20]

	switch_mask <<= pin;
 8002df0:	197b      	adds	r3, r7, r5
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	409a      	lsls	r2, r3
 8002df8:	0013      	movs	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]

	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	197b      	adds	r3, r7, r5
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	18d3      	adds	r3, r2, r3
 8002e08:	6818      	ldr	r0, [r3, #0]
							(switch_selector->switch_selector_gpio + pin)->pin);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	197b      	adds	r3, r7, r5
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	18d3      	adds	r3, r2, r3
	pin_value = HAL_GPIO_ReadPin((switch_selector->switch_selector_gpio + pin)->port,
 8002e16:	889b      	ldrh	r3, [r3, #4]
 8002e18:	2613      	movs	r6, #19
 8002e1a:	19bc      	adds	r4, r7, r6
 8002e1c:	0019      	movs	r1, r3
 8002e1e:	f000 fe91 	bl	8003b44 <HAL_GPIO_ReadPin>
 8002e22:	0003      	movs	r3, r0
 8002e24:	7023      	strb	r3, [r4, #0]

	if(pin_value == GPIO_PIN_SET)
 8002e26:	19bb      	adds	r3, r7, r6
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d10e      	bne.n	8002e4c <switch_selector_read_bit+0x74>
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_ON;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	197b      	adds	r3, r7, r5
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	18d3      	adds	r3, r2, r3
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	719a      	strb	r2, [r3, #6]

		switch_selector->value |= switch_mask;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689a      	ldr	r2, [r3, #8]
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	431a      	orrs	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	609a      	str	r2, [r3, #8]
 8002e4a:	e00f      	b.n	8002e6c <switch_selector_read_bit+0x94>
	}
	else
	{
		(switch_selector->switch_selector_gpio + pin)->status = SWITCH_SELECTOR_OFF;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	230b      	movs	r3, #11
 8002e52:	18fb      	adds	r3, r7, r3
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	18d3      	adds	r3, r2, r3
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	719a      	strb	r2, [r3, #6]

		switch_selector->value &= ~switch_mask;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	43d2      	mvns	r2, r2
 8002e66:	401a      	ands	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	609a      	str	r2, [r3, #8]
	}

	*pin_status = (switch_selector->switch_selector_gpio + pin)->status;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	230b      	movs	r3, #11
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	18d3      	adds	r3, r2, r3
 8002e7a:	799a      	ldrb	r2, [r3, #6]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	701a      	strb	r2, [r3, #0]

	*value = switch_selector->value;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	601a      	str	r2, [r3, #0]

	return 0;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b007      	add	sp, #28
 8002e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e9c:	4a14      	ldr	r2, [pc, #80]	; (8002ef0 <_sbrk+0x5c>)
 8002e9e:	4b15      	ldr	r3, [pc, #84]	; (8002ef4 <_sbrk+0x60>)
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ea8:	4b13      	ldr	r3, [pc, #76]	; (8002ef8 <_sbrk+0x64>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d102      	bne.n	8002eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002eb0:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <_sbrk+0x64>)
 8002eb2:	4a12      	ldr	r2, [pc, #72]	; (8002efc <_sbrk+0x68>)
 8002eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002eb6:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <_sbrk+0x64>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	18d3      	adds	r3, r2, r3
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d207      	bcs.n	8002ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ec4:	f002 fb78 	bl	80055b8 <__errno>
 8002ec8:	0003      	movs	r3, r0
 8002eca:	220c      	movs	r2, #12
 8002ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	425b      	negs	r3, r3
 8002ed2:	e009      	b.n	8002ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ed4:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <_sbrk+0x64>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eda:	4b07      	ldr	r3, [pc, #28]	; (8002ef8 <_sbrk+0x64>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	18d2      	adds	r2, r2, r3
 8002ee2:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <_sbrk+0x64>)
 8002ee4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
}
 8002ee8:	0018      	movs	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	b006      	add	sp, #24
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20001800 	.word	0x20001800
 8002ef4:	00000400 	.word	0x00000400
 8002ef8:	20000604 	.word	0x20000604
 8002efc:	200008d0 	.word	0x200008d0

08002f00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f04:	4b03      	ldr	r3, [pc, #12]	; (8002f14 <SystemInit+0x14>)
 8002f06:	2280      	movs	r2, #128	; 0x80
 8002f08:	0512      	lsls	r2, r2, #20
 8002f0a:	609a      	str	r2, [r3, #8]
#endif
}
 8002f0c:	46c0      	nop			; (mov r8, r8)
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f1e:	2310      	movs	r3, #16
 8002f20:	18fb      	adds	r3, r7, r3
 8002f22:	0018      	movs	r0, r3
 8002f24:	2310      	movs	r3, #16
 8002f26:	001a      	movs	r2, r3
 8002f28:	2100      	movs	r1, #0
 8002f2a:	f002 fb2b 	bl	8005584 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	0018      	movs	r0, r3
 8002f32:	230c      	movs	r3, #12
 8002f34:	001a      	movs	r2, r3
 8002f36:	2100      	movs	r1, #0
 8002f38:	f002 fb24 	bl	8005584 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f3c:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f3e:	4a22      	ldr	r2, [pc, #136]	; (8002fc8 <MX_TIM1_Init+0xb0>)
 8002f40:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 8002f42:	4b20      	ldr	r3, [pc, #128]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f44:	222f      	movs	r2, #47	; 0x2f
 8002f46:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f48:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002f4e:	4b1d      	ldr	r3, [pc, #116]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f50:	22fa      	movs	r2, #250	; 0xfa
 8002f52:	0092      	lsls	r2, r2, #2
 8002f54:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f56:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f5c:	4b19      	ldr	r3, [pc, #100]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f62:	4b18      	ldr	r3, [pc, #96]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f68:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f001 f99a 	bl	80042a4 <HAL_TIM_Base_Init>
 8002f70:	1e03      	subs	r3, r0, #0
 8002f72:	d001      	beq.n	8002f78 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 8002f74:	f7ff f812 	bl	8001f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f78:	2110      	movs	r1, #16
 8002f7a:	187b      	adds	r3, r7, r1
 8002f7c:	2280      	movs	r2, #128	; 0x80
 8002f7e:	0152      	lsls	r2, r2, #5
 8002f80:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f82:	187a      	adds	r2, r7, r1
 8002f84:	4b0f      	ldr	r3, [pc, #60]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002f86:	0011      	movs	r1, r2
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f001 fc4d 	bl	8004828 <HAL_TIM_ConfigClockSource>
 8002f8e:	1e03      	subs	r3, r0, #0
 8002f90:	d001      	beq.n	8002f96 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8002f92:	f7ff f803 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002f96:	1d3b      	adds	r3, r7, #4
 8002f98:	2240      	movs	r2, #64	; 0x40
 8002f9a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f9c:	1d3b      	adds	r3, r7, #4
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fa2:	1d3b      	adds	r3, r7, #4
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fa8:	1d3a      	adds	r2, r7, #4
 8002faa:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <MX_TIM1_Init+0xac>)
 8002fac:	0011      	movs	r1, r2
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f002 f9b0 	bl	8005314 <HAL_TIMEx_MasterConfigSynchronization>
 8002fb4:	1e03      	subs	r3, r0, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002fb8:	f7fe fff0 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002fbc:	46c0      	nop			; (mov r8, r8)
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	b008      	add	sp, #32
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	20000608 	.word	0x20000608
 8002fc8:	40012c00 	.word	0x40012c00

08002fcc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b090      	sub	sp, #64	; 0x40
 8002fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002fd2:	232c      	movs	r3, #44	; 0x2c
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	2314      	movs	r3, #20
 8002fda:	001a      	movs	r2, r3
 8002fdc:	2100      	movs	r1, #0
 8002fde:	f002 fad1 	bl	8005584 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fe2:	2320      	movs	r3, #32
 8002fe4:	18fb      	adds	r3, r7, r3
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	230c      	movs	r3, #12
 8002fea:	001a      	movs	r2, r3
 8002fec:	2100      	movs	r1, #0
 8002fee:	f002 fac9 	bl	8005584 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	231c      	movs	r3, #28
 8002ff8:	001a      	movs	r2, r3
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	f002 fac2 	bl	8005584 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003000:	4b33      	ldr	r3, [pc, #204]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003002:	4a34      	ldr	r2, [pc, #208]	; (80030d4 <MX_TIM3_Init+0x108>)
 8003004:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 8003006:	4b32      	ldr	r3, [pc, #200]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003008:	222f      	movs	r2, #47	; 0x2f
 800300a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800300c:	4b30      	ldr	r3, [pc, #192]	; (80030d0 <MX_TIM3_Init+0x104>)
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003012:	4b2f      	ldr	r3, [pc, #188]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003014:	4a30      	ldr	r2, [pc, #192]	; (80030d8 <MX_TIM3_Init+0x10c>)
 8003016:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003018:	4b2d      	ldr	r3, [pc, #180]	; (80030d0 <MX_TIM3_Init+0x104>)
 800301a:	2200      	movs	r2, #0
 800301c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800301e:	4b2c      	ldr	r3, [pc, #176]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003020:	2200      	movs	r2, #0
 8003022:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003024:	4b2a      	ldr	r3, [pc, #168]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003026:	0018      	movs	r0, r3
 8003028:	f001 f93c 	bl	80042a4 <HAL_TIM_Base_Init>
 800302c:	1e03      	subs	r3, r0, #0
 800302e:	d001      	beq.n	8003034 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003030:	f7fe ffb4 	bl	8001f9c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8003034:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003036:	0018      	movs	r0, r3
 8003038:	f001 f9da 	bl	80043f0 <HAL_TIM_OC_Init>
 800303c:	1e03      	subs	r3, r0, #0
 800303e:	d001      	beq.n	8003044 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003040:	f7fe ffac 	bl	8001f9c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8003044:	4b22      	ldr	r3, [pc, #136]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003046:	2108      	movs	r1, #8
 8003048:	0018      	movs	r0, r3
 800304a:	f001 fa31 	bl	80044b0 <HAL_TIM_OnePulse_Init>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d001      	beq.n	8003056 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003052:	f7fe ffa3 	bl	8001f9c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8003056:	212c      	movs	r1, #44	; 0x2c
 8003058:	187b      	adds	r3, r7, r1
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 800305e:	187b      	adds	r3, r7, r1
 8003060:	2210      	movs	r2, #16
 8003062:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8003064:	187a      	adds	r2, r7, r1
 8003066:	4b1a      	ldr	r3, [pc, #104]	; (80030d0 <MX_TIM3_Init+0x104>)
 8003068:	0011      	movs	r1, r2
 800306a:	0018      	movs	r0, r3
 800306c:	f001 fcb2 	bl	80049d4 <HAL_TIM_SlaveConfigSynchro>
 8003070:	1e03      	subs	r3, r0, #0
 8003072:	d001      	beq.n	8003078 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8003074:	f7fe ff92 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003078:	2120      	movs	r1, #32
 800307a:	187b      	adds	r3, r7, r1
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003080:	187b      	adds	r3, r7, r1
 8003082:	2200      	movs	r2, #0
 8003084:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003086:	187a      	adds	r2, r7, r1
 8003088:	4b11      	ldr	r3, [pc, #68]	; (80030d0 <MX_TIM3_Init+0x104>)
 800308a:	0011      	movs	r1, r2
 800308c:	0018      	movs	r0, r3
 800308e:	f002 f941 	bl	8005314 <HAL_TIMEx_MasterConfigSynchronization>
 8003092:	1e03      	subs	r3, r0, #0
 8003094:	d001      	beq.n	800309a <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8003096:	f7fe ff81 	bl	8001f9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800309a:	1d3b      	adds	r3, r7, #4
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 130;
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	2282      	movs	r2, #130	; 0x82
 80030a4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030a6:	1d3b      	adds	r3, r7, #4
 80030a8:	2200      	movs	r2, #0
 80030aa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	2200      	movs	r2, #0
 80030b0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030b2:	1d39      	adds	r1, r7, #4
 80030b4:	4b06      	ldr	r3, [pc, #24]	; (80030d0 <MX_TIM3_Init+0x104>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	0018      	movs	r0, r3
 80030ba:	f001 fb55 	bl	8004768 <HAL_TIM_OC_ConfigChannel>
 80030be:	1e03      	subs	r3, r0, #0
 80030c0:	d001      	beq.n	80030c6 <MX_TIM3_Init+0xfa>
  {
    Error_Handler();
 80030c2:	f7fe ff6b 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b010      	add	sp, #64	; 0x40
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	20000654 	.word	0x20000654
 80030d4:	40000400 	.word	0x40000400
 80030d8:	0000ffff 	.word	0x0000ffff

080030dc <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80030e0:	4b0e      	ldr	r3, [pc, #56]	; (800311c <MX_TIM14_Init+0x40>)
 80030e2:	4a0f      	ldr	r2, [pc, #60]	; (8003120 <MX_TIM14_Init+0x44>)
 80030e4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48-1;
 80030e6:	4b0d      	ldr	r3, [pc, #52]	; (800311c <MX_TIM14_Init+0x40>)
 80030e8:	222f      	movs	r2, #47	; 0x2f
 80030ea:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ec:	4b0b      	ldr	r3, [pc, #44]	; (800311c <MX_TIM14_Init+0x40>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 145;
 80030f2:	4b0a      	ldr	r3, [pc, #40]	; (800311c <MX_TIM14_Init+0x40>)
 80030f4:	2291      	movs	r2, #145	; 0x91
 80030f6:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030f8:	4b08      	ldr	r3, [pc, #32]	; (800311c <MX_TIM14_Init+0x40>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030fe:	4b07      	ldr	r3, [pc, #28]	; (800311c <MX_TIM14_Init+0x40>)
 8003100:	2200      	movs	r2, #0
 8003102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003104:	4b05      	ldr	r3, [pc, #20]	; (800311c <MX_TIM14_Init+0x40>)
 8003106:	0018      	movs	r0, r3
 8003108:	f001 f8cc 	bl	80042a4 <HAL_TIM_Base_Init>
 800310c:	1e03      	subs	r3, r0, #0
 800310e:	d001      	beq.n	8003114 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8003110:	f7fe ff44 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003114:	46c0      	nop			; (mov r8, r8)
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	200006a0 	.word	0x200006a0
 8003120:	40002000 	.word	0x40002000

08003124 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003128:	4b10      	ldr	r3, [pc, #64]	; (800316c <MX_TIM16_Init+0x48>)
 800312a:	4a11      	ldr	r2, [pc, #68]	; (8003170 <MX_TIM16_Init+0x4c>)
 800312c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 48-1;
 800312e:	4b0f      	ldr	r3, [pc, #60]	; (800316c <MX_TIM16_Init+0x48>)
 8003130:	222f      	movs	r2, #47	; 0x2f
 8003132:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003134:	4b0d      	ldr	r3, [pc, #52]	; (800316c <MX_TIM16_Init+0x48>)
 8003136:	2200      	movs	r2, #0
 8003138:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000;
 800313a:	4b0c      	ldr	r3, [pc, #48]	; (800316c <MX_TIM16_Init+0x48>)
 800313c:	22fa      	movs	r2, #250	; 0xfa
 800313e:	0092      	lsls	r2, r2, #2
 8003140:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003142:	4b0a      	ldr	r3, [pc, #40]	; (800316c <MX_TIM16_Init+0x48>)
 8003144:	2200      	movs	r2, #0
 8003146:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003148:	4b08      	ldr	r3, [pc, #32]	; (800316c <MX_TIM16_Init+0x48>)
 800314a:	2200      	movs	r2, #0
 800314c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800314e:	4b07      	ldr	r3, [pc, #28]	; (800316c <MX_TIM16_Init+0x48>)
 8003150:	2200      	movs	r2, #0
 8003152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003154:	4b05      	ldr	r3, [pc, #20]	; (800316c <MX_TIM16_Init+0x48>)
 8003156:	0018      	movs	r0, r3
 8003158:	f001 f8a4 	bl	80042a4 <HAL_TIM_Base_Init>
 800315c:	1e03      	subs	r3, r0, #0
 800315e:	d001      	beq.n	8003164 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003160:	f7fe ff1c 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003164:	46c0      	nop			; (mov r8, r8)
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	200006ec 	.word	0x200006ec
 8003170:	40014400 	.word	0x40014400

08003174 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003178:	4b0f      	ldr	r3, [pc, #60]	; (80031b8 <MX_TIM17_Init+0x44>)
 800317a:	4a10      	ldr	r2, [pc, #64]	; (80031bc <MX_TIM17_Init+0x48>)
 800317c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 48-1;
 800317e:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <MX_TIM17_Init+0x44>)
 8003180:	222f      	movs	r2, #47	; 0x2f
 8003182:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003184:	4b0c      	ldr	r3, [pc, #48]	; (80031b8 <MX_TIM17_Init+0x44>)
 8003186:	2200      	movs	r2, #0
 8003188:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 130;
 800318a:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <MX_TIM17_Init+0x44>)
 800318c:	2282      	movs	r2, #130	; 0x82
 800318e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003190:	4b09      	ldr	r3, [pc, #36]	; (80031b8 <MX_TIM17_Init+0x44>)
 8003192:	2200      	movs	r2, #0
 8003194:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003196:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <MX_TIM17_Init+0x44>)
 8003198:	2200      	movs	r2, #0
 800319a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800319c:	4b06      	ldr	r3, [pc, #24]	; (80031b8 <MX_TIM17_Init+0x44>)
 800319e:	2200      	movs	r2, #0
 80031a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80031a2:	4b05      	ldr	r3, [pc, #20]	; (80031b8 <MX_TIM17_Init+0x44>)
 80031a4:	0018      	movs	r0, r3
 80031a6:	f001 f87d 	bl	80042a4 <HAL_TIM_Base_Init>
 80031aa:	1e03      	subs	r3, r0, #0
 80031ac:	d001      	beq.n	80031b2 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 80031ae:	f7fe fef5 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	20000738 	.word	0x20000738
 80031bc:	40014800 	.word	0x40014800

080031c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b088      	sub	sp, #32
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a45      	ldr	r2, [pc, #276]	; (80032e4 <HAL_TIM_Base_MspInit+0x124>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d11e      	bne.n	8003210 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031d2:	4b45      	ldr	r3, [pc, #276]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 80031d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031d6:	4b44      	ldr	r3, [pc, #272]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 80031d8:	2180      	movs	r1, #128	; 0x80
 80031da:	0109      	lsls	r1, r1, #4
 80031dc:	430a      	orrs	r2, r1
 80031de:	641a      	str	r2, [r3, #64]	; 0x40
 80031e0:	4b41      	ldr	r3, [pc, #260]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 80031e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031e4:	2380      	movs	r3, #128	; 0x80
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	4013      	ands	r3, r2
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2100      	movs	r1, #0
 80031f2:	200d      	movs	r0, #13
 80031f4:	f000 fa2a 	bl	800364c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80031f8:	200d      	movs	r0, #13
 80031fa:	f000 fa3c 	bl	8003676 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80031fe:	2200      	movs	r2, #0
 8003200:	2100      	movs	r1, #0
 8003202:	200e      	movs	r0, #14
 8003204:	f000 fa22 	bl	800364c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003208:	200e      	movs	r0, #14
 800320a:	f000 fa34 	bl	8003676 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800320e:	e064      	b.n	80032da <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a35      	ldr	r2, [pc, #212]	; (80032ec <HAL_TIM_Base_MspInit+0x12c>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d10c      	bne.n	8003234 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800321a:	4b33      	ldr	r3, [pc, #204]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 800321c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800321e:	4b32      	ldr	r3, [pc, #200]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 8003220:	2102      	movs	r1, #2
 8003222:	430a      	orrs	r2, r1
 8003224:	63da      	str	r2, [r3, #60]	; 0x3c
 8003226:	4b30      	ldr	r3, [pc, #192]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 8003228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800322a:	2202      	movs	r2, #2
 800322c:	4013      	ands	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
 8003230:	69bb      	ldr	r3, [r7, #24]
}
 8003232:	e052      	b.n	80032da <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM14)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a2d      	ldr	r2, [pc, #180]	; (80032f0 <HAL_TIM_Base_MspInit+0x130>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d116      	bne.n	800326c <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800323e:	4b2a      	ldr	r3, [pc, #168]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 8003240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003242:	4b29      	ldr	r3, [pc, #164]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 8003244:	2180      	movs	r1, #128	; 0x80
 8003246:	0209      	lsls	r1, r1, #8
 8003248:	430a      	orrs	r2, r1
 800324a:	641a      	str	r2, [r3, #64]	; 0x40
 800324c:	4b26      	ldr	r3, [pc, #152]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 800324e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003250:	2380      	movs	r3, #128	; 0x80
 8003252:	021b      	lsls	r3, r3, #8
 8003254:	4013      	ands	r3, r2
 8003256:	617b      	str	r3, [r7, #20]
 8003258:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800325a:	2200      	movs	r2, #0
 800325c:	2100      	movs	r1, #0
 800325e:	2013      	movs	r0, #19
 8003260:	f000 f9f4 	bl	800364c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8003264:	2013      	movs	r0, #19
 8003266:	f000 fa06 	bl	8003676 <HAL_NVIC_EnableIRQ>
}
 800326a:	e036      	b.n	80032da <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM16)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a20      	ldr	r2, [pc, #128]	; (80032f4 <HAL_TIM_Base_MspInit+0x134>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d116      	bne.n	80032a4 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003276:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 8003278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800327a:	4b1b      	ldr	r3, [pc, #108]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 800327c:	2180      	movs	r1, #128	; 0x80
 800327e:	0289      	lsls	r1, r1, #10
 8003280:	430a      	orrs	r2, r1
 8003282:	641a      	str	r2, [r3, #64]	; 0x40
 8003284:	4b18      	ldr	r3, [pc, #96]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 8003286:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003288:	2380      	movs	r3, #128	; 0x80
 800328a:	029b      	lsls	r3, r3, #10
 800328c:	4013      	ands	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
 8003290:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8003292:	2200      	movs	r2, #0
 8003294:	2100      	movs	r1, #0
 8003296:	2015      	movs	r0, #21
 8003298:	f000 f9d8 	bl	800364c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800329c:	2015      	movs	r0, #21
 800329e:	f000 f9ea 	bl	8003676 <HAL_NVIC_EnableIRQ>
}
 80032a2:	e01a      	b.n	80032da <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM17)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a13      	ldr	r2, [pc, #76]	; (80032f8 <HAL_TIM_Base_MspInit+0x138>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d115      	bne.n	80032da <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80032ae:	4b0e      	ldr	r3, [pc, #56]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 80032b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032b2:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 80032b4:	2180      	movs	r1, #128	; 0x80
 80032b6:	02c9      	lsls	r1, r1, #11
 80032b8:	430a      	orrs	r2, r1
 80032ba:	641a      	str	r2, [r3, #64]	; 0x40
 80032bc:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <HAL_TIM_Base_MspInit+0x128>)
 80032be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032c0:	2380      	movs	r3, #128	; 0x80
 80032c2:	02db      	lsls	r3, r3, #11
 80032c4:	4013      	ands	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80032ca:	2200      	movs	r2, #0
 80032cc:	2100      	movs	r1, #0
 80032ce:	2016      	movs	r0, #22
 80032d0:	f000 f9bc 	bl	800364c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80032d4:	2016      	movs	r0, #22
 80032d6:	f000 f9ce 	bl	8003676 <HAL_NVIC_EnableIRQ>
}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	46bd      	mov	sp, r7
 80032de:	b008      	add	sp, #32
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	46c0      	nop			; (mov r8, r8)
 80032e4:	40012c00 	.word	0x40012c00
 80032e8:	40021000 	.word	0x40021000
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40002000 	.word	0x40002000
 80032f4:	40014400 	.word	0x40014400
 80032f8:	40014800 	.word	0x40014800

080032fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032fc:	480d      	ldr	r0, [pc, #52]	; (8003334 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003300:	f7ff fdfe 	bl	8002f00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003304:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003306:	e003      	b.n	8003310 <LoopCopyDataInit>

08003308 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003308:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800330a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800330c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800330e:	3104      	adds	r1, #4

08003310 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003310:	480a      	ldr	r0, [pc, #40]	; (800333c <LoopForever+0xa>)
  ldr r3, =_edata
 8003312:	4b0b      	ldr	r3, [pc, #44]	; (8003340 <LoopForever+0xe>)
  adds r2, r0, r1
 8003314:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003316:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003318:	d3f6      	bcc.n	8003308 <CopyDataInit>
  ldr r2, =_sbss
 800331a:	4a0a      	ldr	r2, [pc, #40]	; (8003344 <LoopForever+0x12>)
  b LoopFillZerobss
 800331c:	e002      	b.n	8003324 <LoopFillZerobss>

0800331e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800331e:	2300      	movs	r3, #0
  str  r3, [r2]
 8003320:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003322:	3204      	adds	r2, #4

08003324 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8003324:	4b08      	ldr	r3, [pc, #32]	; (8003348 <LoopForever+0x16>)
  cmp r2, r3
 8003326:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003328:	d3f9      	bcc.n	800331e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800332a:	f002 f94b 	bl	80055c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800332e:	f7fd fe9b 	bl	8001068 <main>

08003332 <LoopForever>:

LoopForever:
    b LoopForever
 8003332:	e7fe      	b.n	8003332 <LoopForever>
  ldr   r0, =_estack
 8003334:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8003338:	0800573c 	.word	0x0800573c
  ldr r0, =_sdata
 800333c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003340:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8003344:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8003348:	200008d0 	.word	0x200008d0

0800334c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800334c:	e7fe      	b.n	800334c <ADC1_IRQHandler>

0800334e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	b082      	sub	sp, #8
 8003352:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003354:	1dfb      	adds	r3, r7, #7
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800335a:	2003      	movs	r0, #3
 800335c:	f000 f80e 	bl	800337c <HAL_InitTick>
 8003360:	1e03      	subs	r3, r0, #0
 8003362:	d003      	beq.n	800336c <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8003364:	1dfb      	adds	r3, r7, #7
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
 800336a:	e001      	b.n	8003370 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800336c:	f7ff fc34 	bl	8002bd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003370:	1dfb      	adds	r3, r7, #7
 8003372:	781b      	ldrb	r3, [r3, #0]
}
 8003374:	0018      	movs	r0, r3
 8003376:	46bd      	mov	sp, r7
 8003378:	b002      	add	sp, #8
 800337a:	bd80      	pop	{r7, pc}

0800337c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800337c:	b590      	push	{r4, r7, lr}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003384:	230f      	movs	r3, #15
 8003386:	18fb      	adds	r3, r7, r3
 8003388:	2200      	movs	r2, #0
 800338a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800338c:	4b1d      	ldr	r3, [pc, #116]	; (8003404 <HAL_InitTick+0x88>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d02b      	beq.n	80033ec <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8003394:	4b1c      	ldr	r3, [pc, #112]	; (8003408 <HAL_InitTick+0x8c>)
 8003396:	681c      	ldr	r4, [r3, #0]
 8003398:	4b1a      	ldr	r3, [pc, #104]	; (8003404 <HAL_InitTick+0x88>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	0019      	movs	r1, r3
 800339e:	23fa      	movs	r3, #250	; 0xfa
 80033a0:	0098      	lsls	r0, r3, #2
 80033a2:	f7fc feb1 	bl	8000108 <__udivsi3>
 80033a6:	0003      	movs	r3, r0
 80033a8:	0019      	movs	r1, r3
 80033aa:	0020      	movs	r0, r4
 80033ac:	f7fc feac 	bl	8000108 <__udivsi3>
 80033b0:	0003      	movs	r3, r0
 80033b2:	0018      	movs	r0, r3
 80033b4:	f000 f97f 	bl	80036b6 <HAL_SYSTICK_Config>
 80033b8:	1e03      	subs	r3, r0, #0
 80033ba:	d112      	bne.n	80033e2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d80a      	bhi.n	80033d8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	2301      	movs	r3, #1
 80033c6:	425b      	negs	r3, r3
 80033c8:	2200      	movs	r2, #0
 80033ca:	0018      	movs	r0, r3
 80033cc:	f000 f93e 	bl	800364c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033d0:	4b0e      	ldr	r3, [pc, #56]	; (800340c <HAL_InitTick+0x90>)
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	e00d      	b.n	80033f4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80033d8:	230f      	movs	r3, #15
 80033da:	18fb      	adds	r3, r7, r3
 80033dc:	2201      	movs	r2, #1
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	e008      	b.n	80033f4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80033e2:	230f      	movs	r3, #15
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	2201      	movs	r2, #1
 80033e8:	701a      	strb	r2, [r3, #0]
 80033ea:	e003      	b.n	80033f4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80033ec:	230f      	movs	r3, #15
 80033ee:	18fb      	adds	r3, r7, r3
 80033f0:	2201      	movs	r2, #1
 80033f2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80033f4:	230f      	movs	r3, #15
 80033f6:	18fb      	adds	r3, r7, r3
 80033f8:	781b      	ldrb	r3, [r3, #0]
}
 80033fa:	0018      	movs	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b005      	add	sp, #20
 8003400:	bd90      	pop	{r4, r7, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	20000018 	.word	0x20000018
 8003408:	20000010 	.word	0x20000010
 800340c:	20000014 	.word	0x20000014

08003410 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <HAL_IncTick+0x1c>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	001a      	movs	r2, r3
 800341a:	4b05      	ldr	r3, [pc, #20]	; (8003430 <HAL_IncTick+0x20>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	18d2      	adds	r2, r2, r3
 8003420:	4b03      	ldr	r3, [pc, #12]	; (8003430 <HAL_IncTick+0x20>)
 8003422:	601a      	str	r2, [r3, #0]
}
 8003424:	46c0      	nop			; (mov r8, r8)
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	20000018 	.word	0x20000018
 8003430:	20000784 	.word	0x20000784

08003434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  return uwTick;
 8003438:	4b02      	ldr	r3, [pc, #8]	; (8003444 <HAL_GetTick+0x10>)
 800343a:	681b      	ldr	r3, [r3, #0]
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	20000784 	.word	0x20000784

08003448 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003450:	f7ff fff0 	bl	8003434 <HAL_GetTick>
 8003454:	0003      	movs	r3, r0
 8003456:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	3301      	adds	r3, #1
 8003460:	d005      	beq.n	800346e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003462:	4b0a      	ldr	r3, [pc, #40]	; (800348c <HAL_Delay+0x44>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	001a      	movs	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	189b      	adds	r3, r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	f7ff ffe0 	bl	8003434 <HAL_GetTick>
 8003474:	0002      	movs	r2, r0
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	429a      	cmp	r2, r3
 800347e:	d8f7      	bhi.n	8003470 <HAL_Delay+0x28>
  {
  }
}
 8003480:	46c0      	nop			; (mov r8, r8)
 8003482:	46c0      	nop			; (mov r8, r8)
 8003484:	46bd      	mov	sp, r7
 8003486:	b004      	add	sp, #16
 8003488:	bd80      	pop	{r7, pc}
 800348a:	46c0      	nop			; (mov r8, r8)
 800348c:	20000018 	.word	0x20000018

08003490 <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8003498:	4b04      	ldr	r3, [pc, #16]	; (80034ac <HAL_SYSCFG_EnableRemap+0x1c>)
 800349a:	6819      	ldr	r1, [r3, #0]
 800349c:	4b03      	ldr	r3, [pc, #12]	; (80034ac <HAL_SYSCFG_EnableRemap+0x1c>)
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	601a      	str	r2, [r3, #0]
}
 80034a4:	46c0      	nop			; (mov r8, r8)
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b002      	add	sp, #8
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40010000 	.word	0x40010000

080034b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	0002      	movs	r2, r0
 80034b8:	1dfb      	adds	r3, r7, #7
 80034ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80034bc:	1dfb      	adds	r3, r7, #7
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	2b7f      	cmp	r3, #127	; 0x7f
 80034c2:	d809      	bhi.n	80034d8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034c4:	1dfb      	adds	r3, r7, #7
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	001a      	movs	r2, r3
 80034ca:	231f      	movs	r3, #31
 80034cc:	401a      	ands	r2, r3
 80034ce:	4b04      	ldr	r3, [pc, #16]	; (80034e0 <__NVIC_EnableIRQ+0x30>)
 80034d0:	2101      	movs	r1, #1
 80034d2:	4091      	lsls	r1, r2
 80034d4:	000a      	movs	r2, r1
 80034d6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80034d8:	46c0      	nop			; (mov r8, r8)
 80034da:	46bd      	mov	sp, r7
 80034dc:	b002      	add	sp, #8
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	e000e100 	.word	0xe000e100

080034e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	0002      	movs	r2, r0
 80034ec:	1dfb      	adds	r3, r7, #7
 80034ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80034f0:	1dfb      	adds	r3, r7, #7
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b7f      	cmp	r3, #127	; 0x7f
 80034f6:	d810      	bhi.n	800351a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f8:	1dfb      	adds	r3, r7, #7
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	001a      	movs	r2, r3
 80034fe:	231f      	movs	r3, #31
 8003500:	4013      	ands	r3, r2
 8003502:	4908      	ldr	r1, [pc, #32]	; (8003524 <__NVIC_DisableIRQ+0x40>)
 8003504:	2201      	movs	r2, #1
 8003506:	409a      	lsls	r2, r3
 8003508:	0013      	movs	r3, r2
 800350a:	2280      	movs	r2, #128	; 0x80
 800350c:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800350e:	f3bf 8f4f 	dsb	sy
}
 8003512:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8003514:	f3bf 8f6f 	isb	sy
}
 8003518:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800351a:	46c0      	nop			; (mov r8, r8)
 800351c:	46bd      	mov	sp, r7
 800351e:	b002      	add	sp, #8
 8003520:	bd80      	pop	{r7, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	e000e100 	.word	0xe000e100

08003528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003528:	b590      	push	{r4, r7, lr}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	0002      	movs	r2, r0
 8003530:	6039      	str	r1, [r7, #0]
 8003532:	1dfb      	adds	r3, r7, #7
 8003534:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003536:	1dfb      	adds	r3, r7, #7
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	2b7f      	cmp	r3, #127	; 0x7f
 800353c:	d828      	bhi.n	8003590 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800353e:	4a2f      	ldr	r2, [pc, #188]	; (80035fc <__NVIC_SetPriority+0xd4>)
 8003540:	1dfb      	adds	r3, r7, #7
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	b25b      	sxtb	r3, r3
 8003546:	089b      	lsrs	r3, r3, #2
 8003548:	33c0      	adds	r3, #192	; 0xc0
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	589b      	ldr	r3, [r3, r2]
 800354e:	1dfa      	adds	r2, r7, #7
 8003550:	7812      	ldrb	r2, [r2, #0]
 8003552:	0011      	movs	r1, r2
 8003554:	2203      	movs	r2, #3
 8003556:	400a      	ands	r2, r1
 8003558:	00d2      	lsls	r2, r2, #3
 800355a:	21ff      	movs	r1, #255	; 0xff
 800355c:	4091      	lsls	r1, r2
 800355e:	000a      	movs	r2, r1
 8003560:	43d2      	mvns	r2, r2
 8003562:	401a      	ands	r2, r3
 8003564:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	019b      	lsls	r3, r3, #6
 800356a:	22ff      	movs	r2, #255	; 0xff
 800356c:	401a      	ands	r2, r3
 800356e:	1dfb      	adds	r3, r7, #7
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	0018      	movs	r0, r3
 8003574:	2303      	movs	r3, #3
 8003576:	4003      	ands	r3, r0
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800357c:	481f      	ldr	r0, [pc, #124]	; (80035fc <__NVIC_SetPriority+0xd4>)
 800357e:	1dfb      	adds	r3, r7, #7
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	b25b      	sxtb	r3, r3
 8003584:	089b      	lsrs	r3, r3, #2
 8003586:	430a      	orrs	r2, r1
 8003588:	33c0      	adds	r3, #192	; 0xc0
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800358e:	e031      	b.n	80035f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003590:	4a1b      	ldr	r2, [pc, #108]	; (8003600 <__NVIC_SetPriority+0xd8>)
 8003592:	1dfb      	adds	r3, r7, #7
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	0019      	movs	r1, r3
 8003598:	230f      	movs	r3, #15
 800359a:	400b      	ands	r3, r1
 800359c:	3b08      	subs	r3, #8
 800359e:	089b      	lsrs	r3, r3, #2
 80035a0:	3306      	adds	r3, #6
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	18d3      	adds	r3, r2, r3
 80035a6:	3304      	adds	r3, #4
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	1dfa      	adds	r2, r7, #7
 80035ac:	7812      	ldrb	r2, [r2, #0]
 80035ae:	0011      	movs	r1, r2
 80035b0:	2203      	movs	r2, #3
 80035b2:	400a      	ands	r2, r1
 80035b4:	00d2      	lsls	r2, r2, #3
 80035b6:	21ff      	movs	r1, #255	; 0xff
 80035b8:	4091      	lsls	r1, r2
 80035ba:	000a      	movs	r2, r1
 80035bc:	43d2      	mvns	r2, r2
 80035be:	401a      	ands	r2, r3
 80035c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	019b      	lsls	r3, r3, #6
 80035c6:	22ff      	movs	r2, #255	; 0xff
 80035c8:	401a      	ands	r2, r3
 80035ca:	1dfb      	adds	r3, r7, #7
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	0018      	movs	r0, r3
 80035d0:	2303      	movs	r3, #3
 80035d2:	4003      	ands	r3, r0
 80035d4:	00db      	lsls	r3, r3, #3
 80035d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035d8:	4809      	ldr	r0, [pc, #36]	; (8003600 <__NVIC_SetPriority+0xd8>)
 80035da:	1dfb      	adds	r3, r7, #7
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	001c      	movs	r4, r3
 80035e0:	230f      	movs	r3, #15
 80035e2:	4023      	ands	r3, r4
 80035e4:	3b08      	subs	r3, #8
 80035e6:	089b      	lsrs	r3, r3, #2
 80035e8:	430a      	orrs	r2, r1
 80035ea:	3306      	adds	r3, #6
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	18c3      	adds	r3, r0, r3
 80035f0:	3304      	adds	r3, #4
 80035f2:	601a      	str	r2, [r3, #0]
}
 80035f4:	46c0      	nop			; (mov r8, r8)
 80035f6:	46bd      	mov	sp, r7
 80035f8:	b003      	add	sp, #12
 80035fa:	bd90      	pop	{r4, r7, pc}
 80035fc:	e000e100 	.word	0xe000e100
 8003600:	e000ed00 	.word	0xe000ed00

08003604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	1e5a      	subs	r2, r3, #1
 8003610:	2380      	movs	r3, #128	; 0x80
 8003612:	045b      	lsls	r3, r3, #17
 8003614:	429a      	cmp	r2, r3
 8003616:	d301      	bcc.n	800361c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003618:	2301      	movs	r3, #1
 800361a:	e010      	b.n	800363e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800361c:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <SysTick_Config+0x44>)
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	3a01      	subs	r2, #1
 8003622:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003624:	2301      	movs	r3, #1
 8003626:	425b      	negs	r3, r3
 8003628:	2103      	movs	r1, #3
 800362a:	0018      	movs	r0, r3
 800362c:	f7ff ff7c 	bl	8003528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003630:	4b05      	ldr	r3, [pc, #20]	; (8003648 <SysTick_Config+0x44>)
 8003632:	2200      	movs	r2, #0
 8003634:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003636:	4b04      	ldr	r3, [pc, #16]	; (8003648 <SysTick_Config+0x44>)
 8003638:	2207      	movs	r2, #7
 800363a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800363c:	2300      	movs	r3, #0
}
 800363e:	0018      	movs	r0, r3
 8003640:	46bd      	mov	sp, r7
 8003642:	b002      	add	sp, #8
 8003644:	bd80      	pop	{r7, pc}
 8003646:	46c0      	nop			; (mov r8, r8)
 8003648:	e000e010 	.word	0xe000e010

0800364c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	210f      	movs	r1, #15
 8003658:	187b      	adds	r3, r7, r1
 800365a:	1c02      	adds	r2, r0, #0
 800365c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	187b      	adds	r3, r7, r1
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	b25b      	sxtb	r3, r3
 8003666:	0011      	movs	r1, r2
 8003668:	0018      	movs	r0, r3
 800366a:	f7ff ff5d 	bl	8003528 <__NVIC_SetPriority>
}
 800366e:	46c0      	nop			; (mov r8, r8)
 8003670:	46bd      	mov	sp, r7
 8003672:	b004      	add	sp, #16
 8003674:	bd80      	pop	{r7, pc}

08003676 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b082      	sub	sp, #8
 800367a:	af00      	add	r7, sp, #0
 800367c:	0002      	movs	r2, r0
 800367e:	1dfb      	adds	r3, r7, #7
 8003680:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003682:	1dfb      	adds	r3, r7, #7
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	b25b      	sxtb	r3, r3
 8003688:	0018      	movs	r0, r3
 800368a:	f7ff ff11 	bl	80034b0 <__NVIC_EnableIRQ>
}
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	46bd      	mov	sp, r7
 8003692:	b002      	add	sp, #8
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b082      	sub	sp, #8
 800369a:	af00      	add	r7, sp, #0
 800369c:	0002      	movs	r2, r0
 800369e:	1dfb      	adds	r3, r7, #7
 80036a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80036a2:	1dfb      	adds	r3, r7, #7
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	b25b      	sxtb	r3, r3
 80036a8:	0018      	movs	r0, r3
 80036aa:	f7ff ff1b 	bl	80034e4 <__NVIC_DisableIRQ>
}
 80036ae:	46c0      	nop			; (mov r8, r8)
 80036b0:	46bd      	mov	sp, r7
 80036b2:	b002      	add	sp, #8
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b082      	sub	sp, #8
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	0018      	movs	r0, r3
 80036c2:	f7ff ff9f 	bl	8003604 <SysTick_Config>
 80036c6:	0003      	movs	r3, r0
}
 80036c8:	0018      	movs	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b002      	add	sp, #8
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80036de:	e14d      	b.n	800397c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2101      	movs	r1, #1
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4091      	lsls	r1, r2
 80036ea:	000a      	movs	r2, r1
 80036ec:	4013      	ands	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d100      	bne.n	80036f8 <HAL_GPIO_Init+0x28>
 80036f6:	e13e      	b.n	8003976 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d003      	beq.n	8003708 <HAL_GPIO_Init+0x38>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2b12      	cmp	r3, #18
 8003706:	d125      	bne.n	8003754 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	08da      	lsrs	r2, r3, #3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3208      	adds	r2, #8
 8003710:	0092      	lsls	r2, r2, #2
 8003712:	58d3      	ldr	r3, [r2, r3]
 8003714:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	2207      	movs	r2, #7
 800371a:	4013      	ands	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	220f      	movs	r2, #15
 8003720:	409a      	lsls	r2, r3
 8003722:	0013      	movs	r3, r2
 8003724:	43da      	mvns	r2, r3
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	4013      	ands	r3, r2
 800372a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	220f      	movs	r2, #15
 8003732:	401a      	ands	r2, r3
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	2107      	movs	r1, #7
 8003738:	400b      	ands	r3, r1
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	409a      	lsls	r2, r3
 800373e:	0013      	movs	r3, r2
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	08da      	lsrs	r2, r3, #3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3208      	adds	r2, #8
 800374e:	0092      	lsls	r2, r2, #2
 8003750:	6979      	ldr	r1, [r7, #20]
 8003752:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	2203      	movs	r2, #3
 8003760:	409a      	lsls	r2, r3
 8003762:	0013      	movs	r3, r2
 8003764:	43da      	mvns	r2, r3
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	4013      	ands	r3, r2
 800376a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	2203      	movs	r2, #3
 8003772:	401a      	ands	r2, r3
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	409a      	lsls	r2, r3
 800377a:	0013      	movs	r3, r2
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	4313      	orrs	r3, r2
 8003780:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d00b      	beq.n	80037a8 <HAL_GPIO_Init+0xd8>
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b02      	cmp	r3, #2
 8003796:	d007      	beq.n	80037a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800379c:	2b11      	cmp	r3, #17
 800379e:	d003      	beq.n	80037a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b12      	cmp	r3, #18
 80037a6:	d130      	bne.n	800380a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	2203      	movs	r2, #3
 80037b4:	409a      	lsls	r2, r3
 80037b6:	0013      	movs	r3, r2
 80037b8:	43da      	mvns	r2, r3
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	4013      	ands	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	409a      	lsls	r2, r3
 80037ca:	0013      	movs	r3, r2
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037de:	2201      	movs	r2, #1
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	409a      	lsls	r2, r3
 80037e4:	0013      	movs	r3, r2
 80037e6:	43da      	mvns	r2, r3
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	4013      	ands	r3, r2
 80037ec:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	091b      	lsrs	r3, r3, #4
 80037f4:	2201      	movs	r2, #1
 80037f6:	401a      	ands	r2, r3
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	409a      	lsls	r2, r3
 80037fc:	0013      	movs	r3, r2
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	2b03      	cmp	r3, #3
 8003810:	d017      	beq.n	8003842 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	005b      	lsls	r3, r3, #1
 800381c:	2203      	movs	r2, #3
 800381e:	409a      	lsls	r2, r3
 8003820:	0013      	movs	r3, r2
 8003822:	43da      	mvns	r2, r3
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	4013      	ands	r3, r2
 8003828:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	409a      	lsls	r2, r3
 8003834:	0013      	movs	r3, r2
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	2380      	movs	r3, #128	; 0x80
 8003848:	055b      	lsls	r3, r3, #21
 800384a:	4013      	ands	r3, r2
 800384c:	d100      	bne.n	8003850 <HAL_GPIO_Init+0x180>
 800384e:	e092      	b.n	8003976 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003850:	4a50      	ldr	r2, [pc, #320]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	089b      	lsrs	r3, r3, #2
 8003856:	3318      	adds	r3, #24
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	589b      	ldr	r3, [r3, r2]
 800385c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	2203      	movs	r2, #3
 8003862:	4013      	ands	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	220f      	movs	r2, #15
 8003868:	409a      	lsls	r2, r3
 800386a:	0013      	movs	r3, r2
 800386c:	43da      	mvns	r2, r3
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	4013      	ands	r3, r2
 8003872:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	23a0      	movs	r3, #160	; 0xa0
 8003878:	05db      	lsls	r3, r3, #23
 800387a:	429a      	cmp	r2, r3
 800387c:	d013      	beq.n	80038a6 <HAL_GPIO_Init+0x1d6>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a45      	ldr	r2, [pc, #276]	; (8003998 <HAL_GPIO_Init+0x2c8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d00d      	beq.n	80038a2 <HAL_GPIO_Init+0x1d2>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a44      	ldr	r2, [pc, #272]	; (800399c <HAL_GPIO_Init+0x2cc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d007      	beq.n	800389e <HAL_GPIO_Init+0x1ce>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a43      	ldr	r2, [pc, #268]	; (80039a0 <HAL_GPIO_Init+0x2d0>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d101      	bne.n	800389a <HAL_GPIO_Init+0x1ca>
 8003896:	2305      	movs	r3, #5
 8003898:	e006      	b.n	80038a8 <HAL_GPIO_Init+0x1d8>
 800389a:	2306      	movs	r3, #6
 800389c:	e004      	b.n	80038a8 <HAL_GPIO_Init+0x1d8>
 800389e:	2302      	movs	r3, #2
 80038a0:	e002      	b.n	80038a8 <HAL_GPIO_Init+0x1d8>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_GPIO_Init+0x1d8>
 80038a6:	2300      	movs	r3, #0
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	2103      	movs	r1, #3
 80038ac:	400a      	ands	r2, r1
 80038ae:	00d2      	lsls	r2, r2, #3
 80038b0:	4093      	lsls	r3, r2
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80038b8:	4936      	ldr	r1, [pc, #216]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3318      	adds	r3, #24
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80038c6:	4a33      	ldr	r2, [pc, #204]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 80038c8:	2380      	movs	r3, #128	; 0x80
 80038ca:	58d3      	ldr	r3, [r2, r3]
 80038cc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	43da      	mvns	r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	4013      	ands	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	2380      	movs	r3, #128	; 0x80
 80038de:	025b      	lsls	r3, r3, #9
 80038e0:	4013      	ands	r3, r2
 80038e2:	d003      	beq.n	80038ec <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80038ec:	4929      	ldr	r1, [pc, #164]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 80038ee:	2280      	movs	r2, #128	; 0x80
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80038f4:	4a27      	ldr	r2, [pc, #156]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 80038f6:	2384      	movs	r3, #132	; 0x84
 80038f8:	58d3      	ldr	r3, [r2, r3]
 80038fa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	43da      	mvns	r2, r3
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	4013      	ands	r3, r2
 8003904:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	029b      	lsls	r3, r3, #10
 800390e:	4013      	ands	r3, r2
 8003910:	d003      	beq.n	800391a <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	4313      	orrs	r3, r2
 8003918:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800391a:	491e      	ldr	r1, [pc, #120]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 800391c:	2284      	movs	r2, #132	; 0x84
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003922:	4b1c      	ldr	r3, [pc, #112]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	43da      	mvns	r2, r3
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	4013      	ands	r3, r2
 8003930:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	035b      	lsls	r3, r3, #13
 800393a:	4013      	ands	r3, r2
 800393c:	d003      	beq.n	8003946 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003946:	4b13      	ldr	r3, [pc, #76]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 800394c:	4b11      	ldr	r3, [pc, #68]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	43da      	mvns	r2, r3
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	4013      	ands	r3, r2
 800395a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	2380      	movs	r3, #128	; 0x80
 8003962:	039b      	lsls	r3, r3, #14
 8003964:	4013      	ands	r3, r2
 8003966:	d003      	beq.n	8003970 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	4313      	orrs	r3, r2
 800396e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003970:	4b08      	ldr	r3, [pc, #32]	; (8003994 <HAL_GPIO_Init+0x2c4>)
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	3301      	adds	r3, #1
 800397a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	40da      	lsrs	r2, r3
 8003984:	1e13      	subs	r3, r2, #0
 8003986:	d000      	beq.n	800398a <HAL_GPIO_Init+0x2ba>
 8003988:	e6aa      	b.n	80036e0 <HAL_GPIO_Init+0x10>
  }
}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	b006      	add	sp, #24
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40021800 	.word	0x40021800
 8003998:	50000400 	.word	0x50000400
 800399c:	50000800 	.word	0x50000800
 80039a0:	50001400 	.word	0x50001400

080039a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80039b2:	e0b4      	b.n	8003b1e <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80039b4:	2201      	movs	r2, #1
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	409a      	lsls	r2, r3
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	4013      	ands	r3, r2
 80039be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d100      	bne.n	80039c8 <HAL_GPIO_DeInit+0x24>
 80039c6:	e0a7      	b.n	8003b18 <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80039c8:	4a5a      	ldr	r2, [pc, #360]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	089b      	lsrs	r3, r3, #2
 80039ce:	3318      	adds	r3, #24
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	589b      	ldr	r3, [r3, r2]
 80039d4:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	2203      	movs	r2, #3
 80039da:	4013      	ands	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	220f      	movs	r2, #15
 80039e0:	409a      	lsls	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4013      	ands	r3, r2
 80039e6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	23a0      	movs	r3, #160	; 0xa0
 80039ec:	05db      	lsls	r3, r3, #23
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d013      	beq.n	8003a1a <HAL_GPIO_DeInit+0x76>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a50      	ldr	r2, [pc, #320]	; (8003b38 <HAL_GPIO_DeInit+0x194>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d00d      	beq.n	8003a16 <HAL_GPIO_DeInit+0x72>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a4f      	ldr	r2, [pc, #316]	; (8003b3c <HAL_GPIO_DeInit+0x198>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d007      	beq.n	8003a12 <HAL_GPIO_DeInit+0x6e>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a4e      	ldr	r2, [pc, #312]	; (8003b40 <HAL_GPIO_DeInit+0x19c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d101      	bne.n	8003a0e <HAL_GPIO_DeInit+0x6a>
 8003a0a:	2305      	movs	r3, #5
 8003a0c:	e006      	b.n	8003a1c <HAL_GPIO_DeInit+0x78>
 8003a0e:	2306      	movs	r3, #6
 8003a10:	e004      	b.n	8003a1c <HAL_GPIO_DeInit+0x78>
 8003a12:	2302      	movs	r3, #2
 8003a14:	e002      	b.n	8003a1c <HAL_GPIO_DeInit+0x78>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <HAL_GPIO_DeInit+0x78>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	2103      	movs	r1, #3
 8003a20:	400a      	ands	r2, r1
 8003a22:	00d2      	lsls	r2, r2, #3
 8003a24:	4093      	lsls	r3, r2
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d136      	bne.n	8003a9a <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003a2c:	4a41      	ldr	r2, [pc, #260]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a2e:	2380      	movs	r3, #128	; 0x80
 8003a30:	58d3      	ldr	r3, [r2, r3]
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	43d2      	mvns	r2, r2
 8003a36:	493f      	ldr	r1, [pc, #252]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2280      	movs	r2, #128	; 0x80
 8003a3c:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003a3e:	4a3d      	ldr	r2, [pc, #244]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a40:	2384      	movs	r3, #132	; 0x84
 8003a42:	58d3      	ldr	r3, [r2, r3]
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	43d2      	mvns	r2, r2
 8003a48:	493a      	ldr	r1, [pc, #232]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2284      	movs	r2, #132	; 0x84
 8003a4e:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003a50:	4b38      	ldr	r3, [pc, #224]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	43d9      	mvns	r1, r3
 8003a58:	4b36      	ldr	r3, [pc, #216]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a5a:	400a      	ands	r2, r1
 8003a5c:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8003a5e:	4b35      	ldr	r3, [pc, #212]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	43d9      	mvns	r1, r3
 8003a66:	4b33      	ldr	r3, [pc, #204]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a68:	400a      	ands	r2, r1
 8003a6a:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	2203      	movs	r2, #3
 8003a70:	4013      	ands	r3, r2
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	220f      	movs	r2, #15
 8003a76:	409a      	lsls	r2, r3
 8003a78:	0013      	movs	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8003a7c:	4a2d      	ldr	r2, [pc, #180]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	089b      	lsrs	r3, r3, #2
 8003a82:	3318      	adds	r3, #24
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	589a      	ldr	r2, [r3, r2]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	43d9      	mvns	r1, r3
 8003a8c:	4829      	ldr	r0, [pc, #164]	; (8003b34 <HAL_GPIO_DeInit+0x190>)
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	089b      	lsrs	r3, r3, #2
 8003a92:	400a      	ands	r2, r1
 8003a94:	3318      	adds	r3, #24
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	2103      	movs	r1, #3
 8003aa4:	4099      	lsls	r1, r3
 8003aa6:	000b      	movs	r3, r1
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	08da      	lsrs	r2, r3, #3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3208      	adds	r2, #8
 8003ab6:	0092      	lsls	r2, r2, #2
 8003ab8:	58d3      	ldr	r3, [r2, r3]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	2107      	movs	r1, #7
 8003abe:	400a      	ands	r2, r1
 8003ac0:	0092      	lsls	r2, r2, #2
 8003ac2:	210f      	movs	r1, #15
 8003ac4:	4091      	lsls	r1, r2
 8003ac6:	000a      	movs	r2, r1
 8003ac8:	43d1      	mvns	r1, r2
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	08d2      	lsrs	r2, r2, #3
 8003ace:	4019      	ands	r1, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3208      	adds	r2, #8
 8003ad4:	0092      	lsls	r2, r2, #2
 8003ad6:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	0052      	lsls	r2, r2, #1
 8003ae0:	2103      	movs	r1, #3
 8003ae2:	4091      	lsls	r1, r2
 8003ae4:	000a      	movs	r2, r1
 8003ae6:	43d2      	mvns	r2, r2
 8003ae8:	401a      	ands	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2101      	movs	r1, #1
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	4091      	lsls	r1, r2
 8003af8:	000a      	movs	r2, r1
 8003afa:	43d2      	mvns	r2, r2
 8003afc:	401a      	ands	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	0052      	lsls	r2, r2, #1
 8003b0a:	2103      	movs	r1, #3
 8003b0c:	4091      	lsls	r1, r2
 8003b0e:	000a      	movs	r2, r1
 8003b10:	43d2      	mvns	r2, r2
 8003b12:	401a      	ands	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	40da      	lsrs	r2, r3
 8003b24:	1e13      	subs	r3, r2, #0
 8003b26:	d000      	beq.n	8003b2a <HAL_GPIO_DeInit+0x186>
 8003b28:	e744      	b.n	80039b4 <HAL_GPIO_DeInit+0x10>
  }
}
 8003b2a:	46c0      	nop			; (mov r8, r8)
 8003b2c:	46c0      	nop			; (mov r8, r8)
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	b006      	add	sp, #24
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40021800 	.word	0x40021800
 8003b38:	50000400 	.word	0x50000400
 8003b3c:	50000800 	.word	0x50000800
 8003b40:	50001400 	.word	0x50001400

08003b44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	000a      	movs	r2, r1
 8003b4e:	1cbb      	adds	r3, r7, #2
 8003b50:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	1cba      	adds	r2, r7, #2
 8003b58:	8812      	ldrh	r2, [r2, #0]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	d004      	beq.n	8003b68 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003b5e:	230f      	movs	r3, #15
 8003b60:	18fb      	adds	r3, r7, r3
 8003b62:	2201      	movs	r2, #1
 8003b64:	701a      	strb	r2, [r3, #0]
 8003b66:	e003      	b.n	8003b70 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b68:	230f      	movs	r3, #15
 8003b6a:	18fb      	adds	r3, r7, r3
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003b70:	230f      	movs	r3, #15
 8003b72:	18fb      	adds	r3, r7, r3
 8003b74:	781b      	ldrb	r3, [r3, #0]
}
 8003b76:	0018      	movs	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b004      	add	sp, #16
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
 8003b86:	0008      	movs	r0, r1
 8003b88:	0011      	movs	r1, r2
 8003b8a:	1cbb      	adds	r3, r7, #2
 8003b8c:	1c02      	adds	r2, r0, #0
 8003b8e:	801a      	strh	r2, [r3, #0]
 8003b90:	1c7b      	adds	r3, r7, #1
 8003b92:	1c0a      	adds	r2, r1, #0
 8003b94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b96:	1c7b      	adds	r3, r7, #1
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b9e:	1cbb      	adds	r3, r7, #2
 8003ba0:	881a      	ldrh	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ba6:	e003      	b.n	8003bb0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ba8:	1cbb      	adds	r3, r7, #2
 8003baa:	881a      	ldrh	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bb0:	46c0      	nop			; (mov r8, r8)
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	b002      	add	sp, #8
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	000a      	movs	r2, r1
 8003bc2:	1cbb      	adds	r3, r7, #2
 8003bc4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bcc:	1cbb      	adds	r3, r7, #2
 8003bce:	881b      	ldrh	r3, [r3, #0]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	041a      	lsls	r2, r3, #16
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	1cb9      	adds	r1, r7, #2
 8003bdc:	8809      	ldrh	r1, [r1, #0]
 8003bde:	400b      	ands	r3, r1
 8003be0:	431a      	orrs	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	619a      	str	r2, [r3, #24]
}
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b004      	add	sp, #16
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	0002      	movs	r2, r0
 8003bf8:	1dbb      	adds	r3, r7, #6
 8003bfa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8003bfc:	4b10      	ldr	r3, [pc, #64]	; (8003c40 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	1dba      	adds	r2, r7, #6
 8003c02:	8812      	ldrh	r2, [r2, #0]
 8003c04:	4013      	ands	r3, r2
 8003c06:	d008      	beq.n	8003c1a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003c08:	4b0d      	ldr	r3, [pc, #52]	; (8003c40 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003c0a:	1dba      	adds	r2, r7, #6
 8003c0c:	8812      	ldrh	r2, [r2, #0]
 8003c0e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003c10:	1dbb      	adds	r3, r7, #6
 8003c12:	881b      	ldrh	r3, [r3, #0]
 8003c14:	0018      	movs	r0, r3
 8003c16:	f7fe f91d 	bl	8001e54 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003c1a:	4b09      	ldr	r3, [pc, #36]	; (8003c40 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	1dba      	adds	r2, r7, #6
 8003c20:	8812      	ldrh	r2, [r2, #0]
 8003c22:	4013      	ands	r3, r2
 8003c24:	d008      	beq.n	8003c38 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003c26:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003c28:	1dba      	adds	r2, r7, #6
 8003c2a:	8812      	ldrh	r2, [r2, #0]
 8003c2c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003c2e:	1dbb      	adds	r3, r7, #6
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	0018      	movs	r0, r3
 8003c34:	f7fe f96a 	bl	8001f0c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8003c38:	46c0      	nop			; (mov r8, r8)
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b002      	add	sp, #8
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40021800 	.word	0x40021800

08003c44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e1d0      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d100      	bne.n	8003c62 <HAL_RCC_OscConfig+0x1e>
 8003c60:	e069      	b.n	8003d36 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c62:	4bc8      	ldr	r3, [pc, #800]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	2238      	movs	r2, #56	; 0x38
 8003c68:	4013      	ands	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d105      	bne.n	8003c7e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d15d      	bne.n	8003d36 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e1bc      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	2380      	movs	r3, #128	; 0x80
 8003c84:	025b      	lsls	r3, r3, #9
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d107      	bne.n	8003c9a <HAL_RCC_OscConfig+0x56>
 8003c8a:	4bbe      	ldr	r3, [pc, #760]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	4bbd      	ldr	r3, [pc, #756]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003c90:	2180      	movs	r1, #128	; 0x80
 8003c92:	0249      	lsls	r1, r1, #9
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	e020      	b.n	8003cdc <HAL_RCC_OscConfig+0x98>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	23a0      	movs	r3, #160	; 0xa0
 8003ca0:	02db      	lsls	r3, r3, #11
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d10e      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x80>
 8003ca6:	4bb7      	ldr	r3, [pc, #732]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	4bb6      	ldr	r3, [pc, #728]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cac:	2180      	movs	r1, #128	; 0x80
 8003cae:	02c9      	lsls	r1, r1, #11
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	4bb3      	ldr	r3, [pc, #716]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4bb2      	ldr	r3, [pc, #712]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cba:	2180      	movs	r1, #128	; 0x80
 8003cbc:	0249      	lsls	r1, r1, #9
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	e00b      	b.n	8003cdc <HAL_RCC_OscConfig+0x98>
 8003cc4:	4baf      	ldr	r3, [pc, #700]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	4bae      	ldr	r3, [pc, #696]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cca:	49af      	ldr	r1, [pc, #700]	; (8003f88 <HAL_RCC_OscConfig+0x344>)
 8003ccc:	400a      	ands	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	4bac      	ldr	r3, [pc, #688]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	4bab      	ldr	r3, [pc, #684]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003cd6:	49ad      	ldr	r1, [pc, #692]	; (8003f8c <HAL_RCC_OscConfig+0x348>)
 8003cd8:	400a      	ands	r2, r1
 8003cda:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d014      	beq.n	8003d0e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7ff fba6 	bl	8003434 <HAL_GetTick>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003cee:	f7ff fba1 	bl	8003434 <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b64      	cmp	r3, #100	; 0x64
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e17b      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d00:	4ba0      	ldr	r3, [pc, #640]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	2380      	movs	r3, #128	; 0x80
 8003d06:	029b      	lsls	r3, r3, #10
 8003d08:	4013      	ands	r3, r2
 8003d0a:	d0f0      	beq.n	8003cee <HAL_RCC_OscConfig+0xaa>
 8003d0c:	e013      	b.n	8003d36 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0e:	f7ff fb91 	bl	8003434 <HAL_GetTick>
 8003d12:	0003      	movs	r3, r0
 8003d14:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003d18:	f7ff fb8c 	bl	8003434 <HAL_GetTick>
 8003d1c:	0002      	movs	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b64      	cmp	r3, #100	; 0x64
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e166      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d2a:	4b96      	ldr	r3, [pc, #600]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	2380      	movs	r3, #128	; 0x80
 8003d30:	029b      	lsls	r3, r3, #10
 8003d32:	4013      	ands	r3, r2
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	d100      	bne.n	8003d42 <HAL_RCC_OscConfig+0xfe>
 8003d40:	e086      	b.n	8003e50 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d42:	4b90      	ldr	r3, [pc, #576]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	2238      	movs	r2, #56	; 0x38
 8003d48:	4013      	ands	r3, r2
 8003d4a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d12f      	bne.n	8003db2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e14c      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d5e:	4b89      	ldr	r3, [pc, #548]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	4a8b      	ldr	r2, [pc, #556]	; (8003f90 <HAL_RCC_OscConfig+0x34c>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	0019      	movs	r1, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	021a      	lsls	r2, r3, #8
 8003d6e:	4b85      	ldr	r3, [pc, #532]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d70:	430a      	orrs	r2, r1
 8003d72:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d112      	bne.n	8003da0 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d7a:	4b82      	ldr	r3, [pc, #520]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a85      	ldr	r2, [pc, #532]	; (8003f94 <HAL_RCC_OscConfig+0x350>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	0019      	movs	r1, r3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691a      	ldr	r2, [r3, #16]
 8003d88:	4b7e      	ldr	r3, [pc, #504]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003d8e:	4b7d      	ldr	r3, [pc, #500]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	0adb      	lsrs	r3, r3, #11
 8003d94:	2207      	movs	r2, #7
 8003d96:	4013      	ands	r3, r2
 8003d98:	4a7f      	ldr	r2, [pc, #508]	; (8003f98 <HAL_RCC_OscConfig+0x354>)
 8003d9a:	40da      	lsrs	r2, r3
 8003d9c:	4b7f      	ldr	r3, [pc, #508]	; (8003f9c <HAL_RCC_OscConfig+0x358>)
 8003d9e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003da0:	4b7f      	ldr	r3, [pc, #508]	; (8003fa0 <HAL_RCC_OscConfig+0x35c>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	0018      	movs	r0, r3
 8003da6:	f7ff fae9 	bl	800337c <HAL_InitTick>
 8003daa:	1e03      	subs	r3, r0, #0
 8003dac:	d050      	beq.n	8003e50 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e122      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d030      	beq.n	8003e1c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003dba:	4b72      	ldr	r3, [pc, #456]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a75      	ldr	r2, [pc, #468]	; (8003f94 <HAL_RCC_OscConfig+0x350>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	0019      	movs	r1, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	4b6e      	ldr	r3, [pc, #440]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8003dce:	4b6d      	ldr	r3, [pc, #436]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	4b6c      	ldr	r3, [pc, #432]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003dd4:	2180      	movs	r1, #128	; 0x80
 8003dd6:	0049      	lsls	r1, r1, #1
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ddc:	f7ff fb2a 	bl	8003434 <HAL_GetTick>
 8003de0:	0003      	movs	r3, r0
 8003de2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003de6:	f7ff fb25 	bl	8003434 <HAL_GetTick>
 8003dea:	0002      	movs	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e0ff      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003df8:	4b62      	ldr	r3, [pc, #392]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	2380      	movs	r3, #128	; 0x80
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	4013      	ands	r3, r2
 8003e02:	d0f0      	beq.n	8003de6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e04:	4b5f      	ldr	r3, [pc, #380]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	4a61      	ldr	r2, [pc, #388]	; (8003f90 <HAL_RCC_OscConfig+0x34c>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	021a      	lsls	r2, r3, #8
 8003e14:	4b5b      	ldr	r3, [pc, #364]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e16:	430a      	orrs	r2, r1
 8003e18:	605a      	str	r2, [r3, #4]
 8003e1a:	e019      	b.n	8003e50 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003e1c:	4b59      	ldr	r3, [pc, #356]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	4b58      	ldr	r3, [pc, #352]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e22:	4960      	ldr	r1, [pc, #384]	; (8003fa4 <HAL_RCC_OscConfig+0x360>)
 8003e24:	400a      	ands	r2, r1
 8003e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e28:	f7ff fb04 	bl	8003434 <HAL_GetTick>
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003e32:	f7ff faff 	bl	8003434 <HAL_GetTick>
 8003e36:	0002      	movs	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e0d9      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e44:	4b4f      	ldr	r3, [pc, #316]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d1f0      	bne.n	8003e32 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2208      	movs	r2, #8
 8003e56:	4013      	ands	r3, r2
 8003e58:	d042      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003e5a:	4b4a      	ldr	r3, [pc, #296]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2238      	movs	r2, #56	; 0x38
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b18      	cmp	r3, #24
 8003e64:	d105      	bne.n	8003e72 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d138      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e0c2      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d019      	beq.n	8003eae <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003e7a:	4b42      	ldr	r3, [pc, #264]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e7c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e7e:	4b41      	ldr	r3, [pc, #260]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003e80:	2101      	movs	r1, #1
 8003e82:	430a      	orrs	r2, r1
 8003e84:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e86:	f7ff fad5 	bl	8003434 <HAL_GetTick>
 8003e8a:	0003      	movs	r3, r0
 8003e8c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003e90:	f7ff fad0 	bl	8003434 <HAL_GetTick>
 8003e94:	0002      	movs	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e0aa      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003ea2:	4b38      	ldr	r3, [pc, #224]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003ea4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	d0f1      	beq.n	8003e90 <HAL_RCC_OscConfig+0x24c>
 8003eac:	e018      	b.n	8003ee0 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003eae:	4b35      	ldr	r3, [pc, #212]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003eb0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003eb2:	4b34      	ldr	r3, [pc, #208]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	438a      	bics	r2, r1
 8003eb8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eba:	f7ff fabb 	bl	8003434 <HAL_GetTick>
 8003ebe:	0003      	movs	r3, r0
 8003ec0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003ec4:	f7ff fab6 	bl	8003434 <HAL_GetTick>
 8003ec8:	0002      	movs	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e090      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003ed6:	4b2b      	ldr	r3, [pc, #172]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eda:	2202      	movs	r2, #2
 8003edc:	4013      	ands	r3, r2
 8003ede:	d1f1      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2204      	movs	r2, #4
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	d100      	bne.n	8003eec <HAL_RCC_OscConfig+0x2a8>
 8003eea:	e084      	b.n	8003ff6 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eec:	230f      	movs	r3, #15
 8003eee:	18fb      	adds	r3, r7, r3
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003ef4:	4b23      	ldr	r3, [pc, #140]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	2238      	movs	r2, #56	; 0x38
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b20      	cmp	r3, #32
 8003efe:	d106      	bne.n	8003f0e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d000      	beq.n	8003f0a <HAL_RCC_OscConfig+0x2c6>
 8003f08:	e075      	b.n	8003ff6 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e074      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d106      	bne.n	8003f24 <HAL_RCC_OscConfig+0x2e0>
 8003f16:	4b1b      	ldr	r3, [pc, #108]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f1a:	4b1a      	ldr	r3, [pc, #104]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f22:	e01c      	b.n	8003f5e <HAL_RCC_OscConfig+0x31a>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	2b05      	cmp	r3, #5
 8003f2a:	d10c      	bne.n	8003f46 <HAL_RCC_OscConfig+0x302>
 8003f2c:	4b15      	ldr	r3, [pc, #84]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f30:	4b14      	ldr	r3, [pc, #80]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f32:	2104      	movs	r1, #4
 8003f34:	430a      	orrs	r2, r1
 8003f36:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f38:	4b12      	ldr	r3, [pc, #72]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f3a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f3c:	4b11      	ldr	r3, [pc, #68]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f3e:	2101      	movs	r1, #1
 8003f40:	430a      	orrs	r2, r1
 8003f42:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f44:	e00b      	b.n	8003f5e <HAL_RCC_OscConfig+0x31a>
 8003f46:	4b0f      	ldr	r3, [pc, #60]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f4a:	4b0e      	ldr	r3, [pc, #56]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f4c:	2101      	movs	r1, #1
 8003f4e:	438a      	bics	r2, r1
 8003f50:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f52:	4b0c      	ldr	r3, [pc, #48]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f56:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <HAL_RCC_OscConfig+0x340>)
 8003f58:	2104      	movs	r1, #4
 8003f5a:	438a      	bics	r2, r1
 8003f5c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d028      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f66:	f7ff fa65 	bl	8003434 <HAL_GetTick>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003f6e:	e01d      	b.n	8003fac <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f70:	f7ff fa60 	bl	8003434 <HAL_GetTick>
 8003f74:	0002      	movs	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	4a0b      	ldr	r2, [pc, #44]	; (8003fa8 <HAL_RCC_OscConfig+0x364>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d915      	bls.n	8003fac <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e039      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
 8003f84:	40021000 	.word	0x40021000
 8003f88:	fffeffff 	.word	0xfffeffff
 8003f8c:	fffbffff 	.word	0xfffbffff
 8003f90:	ffff80ff 	.word	0xffff80ff
 8003f94:	ffffc7ff 	.word	0xffffc7ff
 8003f98:	02dc6c00 	.word	0x02dc6c00
 8003f9c:	20000010 	.word	0x20000010
 8003fa0:	20000014 	.word	0x20000014
 8003fa4:	fffffeff 	.word	0xfffffeff
 8003fa8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003fac:	4b14      	ldr	r3, [pc, #80]	; (8004000 <HAL_RCC_OscConfig+0x3bc>)
 8003fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d0dc      	beq.n	8003f70 <HAL_RCC_OscConfig+0x32c>
 8003fb6:	e013      	b.n	8003fe0 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb8:	f7ff fa3c 	bl	8003434 <HAL_GetTick>
 8003fbc:	0003      	movs	r3, r0
 8003fbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003fc0:	e009      	b.n	8003fd6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fc2:	f7ff fa37 	bl	8003434 <HAL_GetTick>
 8003fc6:	0002      	movs	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	4a0d      	ldr	r2, [pc, #52]	; (8004004 <HAL_RCC_OscConfig+0x3c0>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e010      	b.n	8003ff8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003fd6:	4b0a      	ldr	r3, [pc, #40]	; (8004000 <HAL_RCC_OscConfig+0x3bc>)
 8003fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fda:	2202      	movs	r2, #2
 8003fdc:	4013      	ands	r3, r2
 8003fde:	d1f0      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003fe0:	230f      	movs	r3, #15
 8003fe2:	18fb      	adds	r3, r7, r3
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d105      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003fea:	4b05      	ldr	r3, [pc, #20]	; (8004000 <HAL_RCC_OscConfig+0x3bc>)
 8003fec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fee:	4b04      	ldr	r3, [pc, #16]	; (8004000 <HAL_RCC_OscConfig+0x3bc>)
 8003ff0:	4905      	ldr	r1, [pc, #20]	; (8004008 <HAL_RCC_OscConfig+0x3c4>)
 8003ff2:	400a      	ands	r2, r1
 8003ff4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b006      	add	sp, #24
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40021000 	.word	0x40021000
 8004004:	00001388 	.word	0x00001388
 8004008:	efffffff 	.word	0xefffffff

0800400c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d101      	bne.n	8004020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0e9      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004020:	4b76      	ldr	r3, [pc, #472]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2207      	movs	r2, #7
 8004026:	4013      	ands	r3, r2
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	429a      	cmp	r2, r3
 800402c:	d91e      	bls.n	800406c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800402e:	4b73      	ldr	r3, [pc, #460]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2207      	movs	r2, #7
 8004034:	4393      	bics	r3, r2
 8004036:	0019      	movs	r1, r3
 8004038:	4b70      	ldr	r3, [pc, #448]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004040:	f7ff f9f8 	bl	8003434 <HAL_GetTick>
 8004044:	0003      	movs	r3, r0
 8004046:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004048:	e009      	b.n	800405e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800404a:	f7ff f9f3 	bl	8003434 <HAL_GetTick>
 800404e:	0002      	movs	r2, r0
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	4a6a      	ldr	r2, [pc, #424]	; (8004200 <HAL_RCC_ClockConfig+0x1f4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d901      	bls.n	800405e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e0ca      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800405e:	4b67      	ldr	r3, [pc, #412]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2207      	movs	r2, #7
 8004064:	4013      	ands	r3, r2
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d1ee      	bne.n	800404a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2202      	movs	r2, #2
 8004072:	4013      	ands	r3, r2
 8004074:	d017      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2204      	movs	r2, #4
 800407c:	4013      	ands	r3, r2
 800407e:	d008      	beq.n	8004092 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004080:	4b60      	ldr	r3, [pc, #384]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	4a60      	ldr	r2, [pc, #384]	; (8004208 <HAL_RCC_ClockConfig+0x1fc>)
 8004086:	401a      	ands	r2, r3
 8004088:	4b5e      	ldr	r3, [pc, #376]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 800408a:	21b0      	movs	r1, #176	; 0xb0
 800408c:	0109      	lsls	r1, r1, #4
 800408e:	430a      	orrs	r2, r1
 8004090:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004092:	4b5c      	ldr	r3, [pc, #368]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	4a5d      	ldr	r2, [pc, #372]	; (800420c <HAL_RCC_ClockConfig+0x200>)
 8004098:	4013      	ands	r3, r2
 800409a:	0019      	movs	r1, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	4b58      	ldr	r3, [pc, #352]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80040a2:	430a      	orrs	r2, r1
 80040a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2201      	movs	r2, #1
 80040ac:	4013      	ands	r3, r2
 80040ae:	d055      	beq.n	800415c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80040b0:	4b54      	ldr	r3, [pc, #336]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	221c      	movs	r2, #28
 80040b6:	4393      	bics	r3, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689a      	ldr	r2, [r3, #8]
 80040be:	4b51      	ldr	r3, [pc, #324]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80040c0:	430a      	orrs	r2, r1
 80040c2:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d107      	bne.n	80040dc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040cc:	4b4d      	ldr	r3, [pc, #308]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	2380      	movs	r3, #128	; 0x80
 80040d2:	029b      	lsls	r3, r3, #10
 80040d4:	4013      	ands	r3, r2
 80040d6:	d11f      	bne.n	8004118 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e08b      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d107      	bne.n	80040f4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040e4:	4b47      	ldr	r3, [pc, #284]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	2380      	movs	r3, #128	; 0x80
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4013      	ands	r3, r2
 80040ee:	d113      	bne.n	8004118 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e07f      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b03      	cmp	r3, #3
 80040fa:	d106      	bne.n	800410a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80040fc:	4b41      	ldr	r3, [pc, #260]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80040fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004100:	2202      	movs	r2, #2
 8004102:	4013      	ands	r3, r2
 8004104:	d108      	bne.n	8004118 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e074      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800410a:	4b3e      	ldr	r3, [pc, #248]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 800410c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410e:	2202      	movs	r2, #2
 8004110:	4013      	ands	r3, r2
 8004112:	d101      	bne.n	8004118 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e06d      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004118:	4b3a      	ldr	r3, [pc, #232]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2207      	movs	r2, #7
 800411e:	4393      	bics	r3, r2
 8004120:	0019      	movs	r1, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	4b37      	ldr	r3, [pc, #220]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 8004128:	430a      	orrs	r2, r1
 800412a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800412c:	f7ff f982 	bl	8003434 <HAL_GetTick>
 8004130:	0003      	movs	r3, r0
 8004132:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004134:	e009      	b.n	800414a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004136:	f7ff f97d 	bl	8003434 <HAL_GetTick>
 800413a:	0002      	movs	r2, r0
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	4a2f      	ldr	r2, [pc, #188]	; (8004200 <HAL_RCC_ClockConfig+0x1f4>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d901      	bls.n	800414a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e054      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800414a:	4b2e      	ldr	r3, [pc, #184]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2238      	movs	r2, #56	; 0x38
 8004150:	401a      	ands	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	429a      	cmp	r2, r3
 800415a:	d1ec      	bne.n	8004136 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800415c:	4b27      	ldr	r3, [pc, #156]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2207      	movs	r2, #7
 8004162:	4013      	ands	r3, r2
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d21e      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416a:	4b24      	ldr	r3, [pc, #144]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2207      	movs	r2, #7
 8004170:	4393      	bics	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	4b21      	ldr	r3, [pc, #132]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	430a      	orrs	r2, r1
 800417a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800417c:	f7ff f95a 	bl	8003434 <HAL_GetTick>
 8004180:	0003      	movs	r3, r0
 8004182:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004184:	e009      	b.n	800419a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004186:	f7ff f955 	bl	8003434 <HAL_GetTick>
 800418a:	0002      	movs	r2, r0
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	4a1b      	ldr	r2, [pc, #108]	; (8004200 <HAL_RCC_ClockConfig+0x1f4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d901      	bls.n	800419a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e02c      	b.n	80041f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800419a:	4b18      	ldr	r3, [pc, #96]	; (80041fc <HAL_RCC_ClockConfig+0x1f0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2207      	movs	r2, #7
 80041a0:	4013      	ands	r3, r2
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d1ee      	bne.n	8004186 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2204      	movs	r2, #4
 80041ae:	4013      	ands	r3, r2
 80041b0:	d009      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80041b2:	4b14      	ldr	r3, [pc, #80]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	4a16      	ldr	r2, [pc, #88]	; (8004210 <HAL_RCC_ClockConfig+0x204>)
 80041b8:	4013      	ands	r3, r2
 80041ba:	0019      	movs	r1, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	4b10      	ldr	r3, [pc, #64]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80041c2:	430a      	orrs	r2, r1
 80041c4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041c6:	f000 f82b 	bl	8004220 <HAL_RCC_GetSysClockFreq>
 80041ca:	0001      	movs	r1, r0
 80041cc:	4b0d      	ldr	r3, [pc, #52]	; (8004204 <HAL_RCC_ClockConfig+0x1f8>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	0a1b      	lsrs	r3, r3, #8
 80041d2:	220f      	movs	r2, #15
 80041d4:	401a      	ands	r2, r3
 80041d6:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <HAL_RCC_ClockConfig+0x208>)
 80041d8:	0092      	lsls	r2, r2, #2
 80041da:	58d3      	ldr	r3, [r2, r3]
 80041dc:	221f      	movs	r2, #31
 80041de:	4013      	ands	r3, r2
 80041e0:	000a      	movs	r2, r1
 80041e2:	40da      	lsrs	r2, r3
 80041e4:	4b0c      	ldr	r3, [pc, #48]	; (8004218 <HAL_RCC_ClockConfig+0x20c>)
 80041e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041e8:	4b0c      	ldr	r3, [pc, #48]	; (800421c <HAL_RCC_ClockConfig+0x210>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	0018      	movs	r0, r3
 80041ee:	f7ff f8c5 	bl	800337c <HAL_InitTick>
 80041f2:	0003      	movs	r3, r0
}
 80041f4:	0018      	movs	r0, r3
 80041f6:	46bd      	mov	sp, r7
 80041f8:	b004      	add	sp, #16
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40022000 	.word	0x40022000
 8004200:	00001388 	.word	0x00001388
 8004204:	40021000 	.word	0x40021000
 8004208:	ffff84ff 	.word	0xffff84ff
 800420c:	fffff0ff 	.word	0xfffff0ff
 8004210:	ffff8fff 	.word	0xffff8fff
 8004214:	080056a0 	.word	0x080056a0
 8004218:	20000010 	.word	0x20000010
 800421c:	20000014 	.word	0x20000014

08004220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004226:	4b1c      	ldr	r3, [pc, #112]	; (8004298 <HAL_RCC_GetSysClockFreq+0x78>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2238      	movs	r2, #56	; 0x38
 800422c:	4013      	ands	r3, r2
 800422e:	d10f      	bne.n	8004250 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004230:	4b19      	ldr	r3, [pc, #100]	; (8004298 <HAL_RCC_GetSysClockFreq+0x78>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	0adb      	lsrs	r3, r3, #11
 8004236:	2207      	movs	r2, #7
 8004238:	4013      	ands	r3, r2
 800423a:	2201      	movs	r2, #1
 800423c:	409a      	lsls	r2, r3
 800423e:	0013      	movs	r3, r2
 8004240:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004242:	6839      	ldr	r1, [r7, #0]
 8004244:	4815      	ldr	r0, [pc, #84]	; (800429c <HAL_RCC_GetSysClockFreq+0x7c>)
 8004246:	f7fb ff5f 	bl	8000108 <__udivsi3>
 800424a:	0003      	movs	r3, r0
 800424c:	607b      	str	r3, [r7, #4]
 800424e:	e01e      	b.n	800428e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004250:	4b11      	ldr	r3, [pc, #68]	; (8004298 <HAL_RCC_GetSysClockFreq+0x78>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	2238      	movs	r2, #56	; 0x38
 8004256:	4013      	ands	r3, r2
 8004258:	2b08      	cmp	r3, #8
 800425a:	d102      	bne.n	8004262 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800425c:	4b10      	ldr	r3, [pc, #64]	; (80042a0 <HAL_RCC_GetSysClockFreq+0x80>)
 800425e:	607b      	str	r3, [r7, #4]
 8004260:	e015      	b.n	800428e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004262:	4b0d      	ldr	r3, [pc, #52]	; (8004298 <HAL_RCC_GetSysClockFreq+0x78>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	2238      	movs	r2, #56	; 0x38
 8004268:	4013      	ands	r3, r2
 800426a:	2b20      	cmp	r3, #32
 800426c:	d103      	bne.n	8004276 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800426e:	2380      	movs	r3, #128	; 0x80
 8004270:	021b      	lsls	r3, r3, #8
 8004272:	607b      	str	r3, [r7, #4]
 8004274:	e00b      	b.n	800428e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004276:	4b08      	ldr	r3, [pc, #32]	; (8004298 <HAL_RCC_GetSysClockFreq+0x78>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2238      	movs	r2, #56	; 0x38
 800427c:	4013      	ands	r3, r2
 800427e:	2b18      	cmp	r3, #24
 8004280:	d103      	bne.n	800428a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004282:	23fa      	movs	r3, #250	; 0xfa
 8004284:	01db      	lsls	r3, r3, #7
 8004286:	607b      	str	r3, [r7, #4]
 8004288:	e001      	b.n	800428e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 800428e:	687b      	ldr	r3, [r7, #4]
}
 8004290:	0018      	movs	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	b002      	add	sp, #8
 8004296:	bd80      	pop	{r7, pc}
 8004298:	40021000 	.word	0x40021000
 800429c:	02dc6c00 	.word	0x02dc6c00
 80042a0:	007a1200 	.word	0x007a1200

080042a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e04a      	b.n	800434c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	223d      	movs	r2, #61	; 0x3d
 80042ba:	5c9b      	ldrb	r3, [r3, r2]
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d107      	bne.n	80042d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	223c      	movs	r2, #60	; 0x3c
 80042c6:	2100      	movs	r1, #0
 80042c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	0018      	movs	r0, r3
 80042ce:	f7fe ff77 	bl	80031c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	223d      	movs	r2, #61	; 0x3d
 80042d6:	2102      	movs	r1, #2
 80042d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3304      	adds	r3, #4
 80042e2:	0019      	movs	r1, r3
 80042e4:	0010      	movs	r0, r2
 80042e6:	f000 fbdb 	bl	8004aa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2248      	movs	r2, #72	; 0x48
 80042ee:	2101      	movs	r1, #1
 80042f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	223e      	movs	r2, #62	; 0x3e
 80042f6:	2101      	movs	r1, #1
 80042f8:	5499      	strb	r1, [r3, r2]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	223f      	movs	r2, #63	; 0x3f
 80042fe:	2101      	movs	r1, #1
 8004300:	5499      	strb	r1, [r3, r2]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2240      	movs	r2, #64	; 0x40
 8004306:	2101      	movs	r1, #1
 8004308:	5499      	strb	r1, [r3, r2]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2241      	movs	r2, #65	; 0x41
 800430e:	2101      	movs	r1, #1
 8004310:	5499      	strb	r1, [r3, r2]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2242      	movs	r2, #66	; 0x42
 8004316:	2101      	movs	r1, #1
 8004318:	5499      	strb	r1, [r3, r2]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2243      	movs	r2, #67	; 0x43
 800431e:	2101      	movs	r1, #1
 8004320:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2244      	movs	r2, #68	; 0x44
 8004326:	2101      	movs	r1, #1
 8004328:	5499      	strb	r1, [r3, r2]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2245      	movs	r2, #69	; 0x45
 800432e:	2101      	movs	r1, #1
 8004330:	5499      	strb	r1, [r3, r2]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2246      	movs	r2, #70	; 0x46
 8004336:	2101      	movs	r1, #1
 8004338:	5499      	strb	r1, [r3, r2]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2247      	movs	r2, #71	; 0x47
 800433e:	2101      	movs	r1, #1
 8004340:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	223d      	movs	r2, #61	; 0x3d
 8004346:	2101      	movs	r1, #1
 8004348:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	0018      	movs	r0, r3
 800434e:	46bd      	mov	sp, r7
 8004350:	b002      	add	sp, #8
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	223d      	movs	r2, #61	; 0x3d
 8004360:	5c9b      	ldrb	r3, [r3, r2]
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b01      	cmp	r3, #1
 8004366:	d001      	beq.n	800436c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e037      	b.n	80043dc <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	223d      	movs	r2, #61	; 0x3d
 8004370:	2102      	movs	r1, #2
 8004372:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2101      	movs	r1, #1
 8004380:	430a      	orrs	r2, r1
 8004382:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a16      	ldr	r2, [pc, #88]	; (80043e4 <HAL_TIM_Base_Start_IT+0x90>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d004      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x44>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a15      	ldr	r2, [pc, #84]	; (80043e8 <HAL_TIM_Base_Start_IT+0x94>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d116      	bne.n	80043c6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	4a13      	ldr	r2, [pc, #76]	; (80043ec <HAL_TIM_Base_Start_IT+0x98>)
 80043a0:	4013      	ands	r3, r2
 80043a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b06      	cmp	r3, #6
 80043a8:	d016      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x84>
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	2380      	movs	r3, #128	; 0x80
 80043ae:	025b      	lsls	r3, r3, #9
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d011      	beq.n	80043d8 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2101      	movs	r1, #1
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c4:	e008      	b.n	80043d8 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2101      	movs	r1, #1
 80043d2:	430a      	orrs	r2, r1
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	e000      	b.n	80043da <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d8:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b004      	add	sp, #16
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40012c00 	.word	0x40012c00
 80043e8:	40000400 	.word	0x40000400
 80043ec:	00010007 	.word	0x00010007

080043f0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e04a      	b.n	8004498 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	223d      	movs	r2, #61	; 0x3d
 8004406:	5c9b      	ldrb	r3, [r3, r2]
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d107      	bne.n	800441e <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	223c      	movs	r2, #60	; 0x3c
 8004412:	2100      	movs	r1, #0
 8004414:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	0018      	movs	r0, r3
 800441a:	f000 f841 	bl	80044a0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	223d      	movs	r2, #61	; 0x3d
 8004422:	2102      	movs	r1, #2
 8004424:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	3304      	adds	r3, #4
 800442e:	0019      	movs	r1, r3
 8004430:	0010      	movs	r0, r2
 8004432:	f000 fb35 	bl	8004aa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2248      	movs	r2, #72	; 0x48
 800443a:	2101      	movs	r1, #1
 800443c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	223e      	movs	r2, #62	; 0x3e
 8004442:	2101      	movs	r1, #1
 8004444:	5499      	strb	r1, [r3, r2]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	223f      	movs	r2, #63	; 0x3f
 800444a:	2101      	movs	r1, #1
 800444c:	5499      	strb	r1, [r3, r2]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2240      	movs	r2, #64	; 0x40
 8004452:	2101      	movs	r1, #1
 8004454:	5499      	strb	r1, [r3, r2]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2241      	movs	r2, #65	; 0x41
 800445a:	2101      	movs	r1, #1
 800445c:	5499      	strb	r1, [r3, r2]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2242      	movs	r2, #66	; 0x42
 8004462:	2101      	movs	r1, #1
 8004464:	5499      	strb	r1, [r3, r2]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2243      	movs	r2, #67	; 0x43
 800446a:	2101      	movs	r1, #1
 800446c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2244      	movs	r2, #68	; 0x44
 8004472:	2101      	movs	r1, #1
 8004474:	5499      	strb	r1, [r3, r2]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2245      	movs	r2, #69	; 0x45
 800447a:	2101      	movs	r1, #1
 800447c:	5499      	strb	r1, [r3, r2]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2246      	movs	r2, #70	; 0x46
 8004482:	2101      	movs	r1, #1
 8004484:	5499      	strb	r1, [r3, r2]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2247      	movs	r2, #71	; 0x47
 800448a:	2101      	movs	r1, #1
 800448c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	223d      	movs	r2, #61	; 0x3d
 8004492:	2101      	movs	r1, #1
 8004494:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	0018      	movs	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	b002      	add	sp, #8
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80044a8:	46c0      	nop			; (mov r8, r8)
 80044aa:	46bd      	mov	sp, r7
 80044ac:	b002      	add	sp, #8
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e042      	b.n	800454a <HAL_TIM_OnePulse_Init+0x9a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	223d      	movs	r2, #61	; 0x3d
 80044c8:	5c9b      	ldrb	r3, [r3, r2]
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d107      	bne.n	80044e0 <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	223c      	movs	r2, #60	; 0x3c
 80044d4:	2100      	movs	r1, #0
 80044d6:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	0018      	movs	r0, r3
 80044dc:	f000 f839 	bl	8004552 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	223d      	movs	r2, #61	; 0x3d
 80044e4:	2102      	movs	r1, #2
 80044e6:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	3304      	adds	r3, #4
 80044f0:	0019      	movs	r1, r3
 80044f2:	0010      	movs	r0, r2
 80044f4:	f000 fad4 	bl	8004aa0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2108      	movs	r1, #8
 8004504:	438a      	bics	r2, r1
 8004506:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6819      	ldr	r1, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	430a      	orrs	r2, r1
 8004516:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2248      	movs	r2, #72	; 0x48
 800451c:	2101      	movs	r1, #1
 800451e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	223e      	movs	r2, #62	; 0x3e
 8004524:	2101      	movs	r1, #1
 8004526:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	223f      	movs	r2, #63	; 0x3f
 800452c:	2101      	movs	r1, #1
 800452e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2244      	movs	r2, #68	; 0x44
 8004534:	2101      	movs	r1, #1
 8004536:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2245      	movs	r2, #69	; 0x45
 800453c:	2101      	movs	r1, #1
 800453e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	223d      	movs	r2, #61	; 0x3d
 8004544:	2101      	movs	r1, #1
 8004546:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	0018      	movs	r0, r3
 800454c:	46bd      	mov	sp, r7
 800454e:	b002      	add	sp, #8
 8004550:	bd80      	pop	{r7, pc}

08004552 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004552:	b580      	push	{r7, lr}
 8004554:	b082      	sub	sp, #8
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800455a:	46c0      	nop			; (mov r8, r8)
 800455c:	46bd      	mov	sp, r7
 800455e:	b002      	add	sp, #8
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2202      	movs	r2, #2
 8004580:	4013      	ands	r3, r2
 8004582:	d021      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2202      	movs	r2, #2
 8004588:	4013      	ands	r3, r2
 800458a:	d01d      	beq.n	80045c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2203      	movs	r2, #3
 8004592:	4252      	negs	r2, r2
 8004594:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	2203      	movs	r2, #3
 80045a4:	4013      	ands	r3, r2
 80045a6:	d004      	beq.n	80045b2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	0018      	movs	r0, r3
 80045ac:	f000 fa60 	bl	8004a70 <HAL_TIM_IC_CaptureCallback>
 80045b0:	e007      	b.n	80045c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 fa53 	bl	8004a60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	0018      	movs	r0, r3
 80045be:	f000 fa5f 	bl	8004a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2204      	movs	r2, #4
 80045cc:	4013      	ands	r3, r2
 80045ce:	d022      	beq.n	8004616 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2204      	movs	r2, #4
 80045d4:	4013      	ands	r3, r2
 80045d6:	d01e      	beq.n	8004616 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2205      	movs	r2, #5
 80045de:	4252      	negs	r2, r2
 80045e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	23c0      	movs	r3, #192	; 0xc0
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4013      	ands	r3, r2
 80045f4:	d004      	beq.n	8004600 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	0018      	movs	r0, r3
 80045fa:	f000 fa39 	bl	8004a70 <HAL_TIM_IC_CaptureCallback>
 80045fe:	e007      	b.n	8004610 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	0018      	movs	r0, r3
 8004604:	f000 fa2c 	bl	8004a60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	0018      	movs	r0, r3
 800460c:	f000 fa38 	bl	8004a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2208      	movs	r2, #8
 800461a:	4013      	ands	r3, r2
 800461c:	d021      	beq.n	8004662 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2208      	movs	r2, #8
 8004622:	4013      	ands	r3, r2
 8004624:	d01d      	beq.n	8004662 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2209      	movs	r2, #9
 800462c:	4252      	negs	r2, r2
 800462e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2204      	movs	r2, #4
 8004634:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	2203      	movs	r2, #3
 800463e:	4013      	ands	r3, r2
 8004640:	d004      	beq.n	800464c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	0018      	movs	r0, r3
 8004646:	f000 fa13 	bl	8004a70 <HAL_TIM_IC_CaptureCallback>
 800464a:	e007      	b.n	800465c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	0018      	movs	r0, r3
 8004650:	f000 fa06 	bl	8004a60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	0018      	movs	r0, r3
 8004658:	f000 fa12 	bl	8004a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2210      	movs	r2, #16
 8004666:	4013      	ands	r3, r2
 8004668:	d022      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2210      	movs	r2, #16
 800466e:	4013      	ands	r3, r2
 8004670:	d01e      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2211      	movs	r2, #17
 8004678:	4252      	negs	r2, r2
 800467a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2208      	movs	r2, #8
 8004680:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	23c0      	movs	r3, #192	; 0xc0
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4013      	ands	r3, r2
 800468e:	d004      	beq.n	800469a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	0018      	movs	r0, r3
 8004694:	f000 f9ec 	bl	8004a70 <HAL_TIM_IC_CaptureCallback>
 8004698:	e007      	b.n	80046aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	0018      	movs	r0, r3
 800469e:	f000 f9df 	bl	8004a60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	0018      	movs	r0, r3
 80046a6:	f000 f9eb 	bl	8004a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2201      	movs	r2, #1
 80046b4:	4013      	ands	r3, r2
 80046b6:	d00c      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2201      	movs	r2, #1
 80046bc:	4013      	ands	r3, r2
 80046be:	d008      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2202      	movs	r2, #2
 80046c6:	4252      	negs	r2, r2
 80046c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	0018      	movs	r0, r3
 80046ce:	f7fd fb5f 	bl	8001d90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	2280      	movs	r2, #128	; 0x80
 80046d6:	4013      	ands	r3, r2
 80046d8:	d00c      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2280      	movs	r2, #128	; 0x80
 80046de:	4013      	ands	r3, r2
 80046e0:	d008      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2281      	movs	r2, #129	; 0x81
 80046e8:	4252      	negs	r2, r2
 80046ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	0018      	movs	r0, r3
 80046f0:	f000 fe7a 	bl	80053e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	2380      	movs	r3, #128	; 0x80
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	4013      	ands	r3, r2
 80046fc:	d00b      	beq.n	8004716 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2280      	movs	r2, #128	; 0x80
 8004702:	4013      	ands	r3, r2
 8004704:	d007      	beq.n	8004716 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a16      	ldr	r2, [pc, #88]	; (8004764 <HAL_TIM_IRQHandler+0x200>)
 800470c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	0018      	movs	r0, r3
 8004712:	f000 fe71 	bl	80053f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2240      	movs	r2, #64	; 0x40
 800471a:	4013      	ands	r3, r2
 800471c:	d00c      	beq.n	8004738 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2240      	movs	r2, #64	; 0x40
 8004722:	4013      	ands	r3, r2
 8004724:	d008      	beq.n	8004738 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2241      	movs	r2, #65	; 0x41
 800472c:	4252      	negs	r2, r2
 800472e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	0018      	movs	r0, r3
 8004734:	f000 f9ac 	bl	8004a90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2220      	movs	r2, #32
 800473c:	4013      	ands	r3, r2
 800473e:	d00c      	beq.n	800475a <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2220      	movs	r2, #32
 8004744:	4013      	ands	r3, r2
 8004746:	d008      	beq.n	800475a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2221      	movs	r2, #33	; 0x21
 800474e:	4252      	negs	r2, r2
 8004750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	0018      	movs	r0, r3
 8004756:	f000 fe3f 	bl	80053d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	b004      	add	sp, #16
 8004760:	bd80      	pop	{r7, pc}
 8004762:	46c0      	nop			; (mov r8, r8)
 8004764:	fffffeff 	.word	0xfffffeff

08004768 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004774:	2317      	movs	r3, #23
 8004776:	18fb      	adds	r3, r7, r3
 8004778:	2200      	movs	r2, #0
 800477a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	223c      	movs	r2, #60	; 0x3c
 8004780:	5c9b      	ldrb	r3, [r3, r2]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d101      	bne.n	800478a <HAL_TIM_OC_ConfigChannel+0x22>
 8004786:	2302      	movs	r3, #2
 8004788:	e048      	b.n	800481c <HAL_TIM_OC_ConfigChannel+0xb4>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	223c      	movs	r2, #60	; 0x3c
 800478e:	2101      	movs	r1, #1
 8004790:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b14      	cmp	r3, #20
 8004796:	d835      	bhi.n	8004804 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	009a      	lsls	r2, r3, #2
 800479c:	4b21      	ldr	r3, [pc, #132]	; (8004824 <HAL_TIM_OC_ConfigChannel+0xbc>)
 800479e:	18d3      	adds	r3, r2, r3
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	0011      	movs	r1, r2
 80047ac:	0018      	movs	r0, r3
 80047ae:	f000 f9e3 	bl	8004b78 <TIM_OC1_SetConfig>
      break;
 80047b2:	e02c      	b.n	800480e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	0011      	movs	r1, r2
 80047bc:	0018      	movs	r0, r3
 80047be:	f000 fa5b 	bl	8004c78 <TIM_OC2_SetConfig>
      break;
 80047c2:	e024      	b.n	800480e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	0011      	movs	r1, r2
 80047cc:	0018      	movs	r0, r3
 80047ce:	f000 fad1 	bl	8004d74 <TIM_OC3_SetConfig>
      break;
 80047d2:	e01c      	b.n	800480e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	0011      	movs	r1, r2
 80047dc:	0018      	movs	r0, r3
 80047de:	f000 fb4b 	bl	8004e78 <TIM_OC4_SetConfig>
      break;
 80047e2:	e014      	b.n	800480e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	0011      	movs	r1, r2
 80047ec:	0018      	movs	r0, r3
 80047ee:	f000 fba7 	bl	8004f40 <TIM_OC5_SetConfig>
      break;
 80047f2:	e00c      	b.n	800480e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	0011      	movs	r1, r2
 80047fc:	0018      	movs	r0, r3
 80047fe:	f000 fbf9 	bl	8004ff4 <TIM_OC6_SetConfig>
      break;
 8004802:	e004      	b.n	800480e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004804:	2317      	movs	r3, #23
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
      break;
 800480c:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	223c      	movs	r2, #60	; 0x3c
 8004812:	2100      	movs	r1, #0
 8004814:	5499      	strb	r1, [r3, r2]

  return status;
 8004816:	2317      	movs	r3, #23
 8004818:	18fb      	adds	r3, r7, r3
 800481a:	781b      	ldrb	r3, [r3, #0]
}
 800481c:	0018      	movs	r0, r3
 800481e:	46bd      	mov	sp, r7
 8004820:	b006      	add	sp, #24
 8004822:	bd80      	pop	{r7, pc}
 8004824:	080056e0 	.word	0x080056e0

08004828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004832:	230f      	movs	r3, #15
 8004834:	18fb      	adds	r3, r7, r3
 8004836:	2200      	movs	r2, #0
 8004838:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	223c      	movs	r2, #60	; 0x3c
 800483e:	5c9b      	ldrb	r3, [r3, r2]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d101      	bne.n	8004848 <HAL_TIM_ConfigClockSource+0x20>
 8004844:	2302      	movs	r3, #2
 8004846:	e0bc      	b.n	80049c2 <HAL_TIM_ConfigClockSource+0x19a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	223c      	movs	r2, #60	; 0x3c
 800484c:	2101      	movs	r1, #1
 800484e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	223d      	movs	r2, #61	; 0x3d
 8004854:	2102      	movs	r1, #2
 8004856:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4a5a      	ldr	r2, [pc, #360]	; (80049cc <HAL_TIM_ConfigClockSource+0x1a4>)
 8004864:	4013      	ands	r3, r2
 8004866:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	4a59      	ldr	r2, [pc, #356]	; (80049d0 <HAL_TIM_ConfigClockSource+0x1a8>)
 800486c:	4013      	ands	r3, r2
 800486e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2280      	movs	r2, #128	; 0x80
 800487e:	0192      	lsls	r2, r2, #6
 8004880:	4293      	cmp	r3, r2
 8004882:	d040      	beq.n	8004906 <HAL_TIM_ConfigClockSource+0xde>
 8004884:	2280      	movs	r2, #128	; 0x80
 8004886:	0192      	lsls	r2, r2, #6
 8004888:	4293      	cmp	r3, r2
 800488a:	d900      	bls.n	800488e <HAL_TIM_ConfigClockSource+0x66>
 800488c:	e088      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 800488e:	2280      	movs	r2, #128	; 0x80
 8004890:	0152      	lsls	r2, r2, #5
 8004892:	4293      	cmp	r3, r2
 8004894:	d100      	bne.n	8004898 <HAL_TIM_ConfigClockSource+0x70>
 8004896:	e088      	b.n	80049aa <HAL_TIM_ConfigClockSource+0x182>
 8004898:	2280      	movs	r2, #128	; 0x80
 800489a:	0152      	lsls	r2, r2, #5
 800489c:	4293      	cmp	r3, r2
 800489e:	d900      	bls.n	80048a2 <HAL_TIM_ConfigClockSource+0x7a>
 80048a0:	e07e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048a2:	2b70      	cmp	r3, #112	; 0x70
 80048a4:	d018      	beq.n	80048d8 <HAL_TIM_ConfigClockSource+0xb0>
 80048a6:	d900      	bls.n	80048aa <HAL_TIM_ConfigClockSource+0x82>
 80048a8:	e07a      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048aa:	2b60      	cmp	r3, #96	; 0x60
 80048ac:	d04f      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x126>
 80048ae:	d900      	bls.n	80048b2 <HAL_TIM_ConfigClockSource+0x8a>
 80048b0:	e076      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048b2:	2b50      	cmp	r3, #80	; 0x50
 80048b4:	d03b      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x106>
 80048b6:	d900      	bls.n	80048ba <HAL_TIM_ConfigClockSource+0x92>
 80048b8:	e072      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048ba:	2b40      	cmp	r3, #64	; 0x40
 80048bc:	d057      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x146>
 80048be:	d900      	bls.n	80048c2 <HAL_TIM_ConfigClockSource+0x9a>
 80048c0:	e06e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048c2:	2b30      	cmp	r3, #48	; 0x30
 80048c4:	d063      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x166>
 80048c6:	d86b      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048c8:	2b20      	cmp	r3, #32
 80048ca:	d060      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x166>
 80048cc:	d868      	bhi.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d05d      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x166>
 80048d2:	2b10      	cmp	r3, #16
 80048d4:	d05b      	beq.n	800498e <HAL_TIM_ConfigClockSource+0x166>
 80048d6:	e063      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048e8:	f000 fcf4 	bl	80052d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2277      	movs	r2, #119	; 0x77
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]
      break;
 8004904:	e052      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004916:	f000 fcdd 	bl	80052d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2180      	movs	r1, #128	; 0x80
 8004926:	01c9      	lsls	r1, r1, #7
 8004928:	430a      	orrs	r2, r1
 800492a:	609a      	str	r2, [r3, #8]
      break;
 800492c:	e03e      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800493a:	001a      	movs	r2, r3
 800493c:	f000 fc4e 	bl	80051dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2150      	movs	r1, #80	; 0x50
 8004946:	0018      	movs	r0, r3
 8004948:	f000 fca8 	bl	800529c <TIM_ITRx_SetConfig>
      break;
 800494c:	e02e      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800495a:	001a      	movs	r2, r3
 800495c:	f000 fc6c 	bl	8005238 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2160      	movs	r1, #96	; 0x60
 8004966:	0018      	movs	r0, r3
 8004968:	f000 fc98 	bl	800529c <TIM_ITRx_SetConfig>
      break;
 800496c:	e01e      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800497a:	001a      	movs	r2, r3
 800497c:	f000 fc2e 	bl	80051dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2140      	movs	r1, #64	; 0x40
 8004986:	0018      	movs	r0, r3
 8004988:	f000 fc88 	bl	800529c <TIM_ITRx_SetConfig>
      break;
 800498c:	e00e      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	0019      	movs	r1, r3
 8004998:	0010      	movs	r0, r2
 800499a:	f000 fc7f 	bl	800529c <TIM_ITRx_SetConfig>
      break;
 800499e:	e005      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80049a0:	230f      	movs	r3, #15
 80049a2:	18fb      	adds	r3, r7, r3
 80049a4:	2201      	movs	r2, #1
 80049a6:	701a      	strb	r2, [r3, #0]
      break;
 80049a8:	e000      	b.n	80049ac <HAL_TIM_ConfigClockSource+0x184>
      break;
 80049aa:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	223d      	movs	r2, #61	; 0x3d
 80049b0:	2101      	movs	r1, #1
 80049b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	223c      	movs	r2, #60	; 0x3c
 80049b8:	2100      	movs	r1, #0
 80049ba:	5499      	strb	r1, [r3, r2]

  return status;
 80049bc:	230f      	movs	r3, #15
 80049be:	18fb      	adds	r3, r7, r3
 80049c0:	781b      	ldrb	r3, [r3, #0]
}
 80049c2:	0018      	movs	r0, r3
 80049c4:	46bd      	mov	sp, r7
 80049c6:	b004      	add	sp, #16
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	46c0      	nop			; (mov r8, r8)
 80049cc:	ffceff88 	.word	0xffceff88
 80049d0:	ffff00ff 	.word	0xffff00ff

080049d4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	223c      	movs	r2, #60	; 0x3c
 80049e2:	5c9b      	ldrb	r3, [r3, r2]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d101      	bne.n	80049ec <HAL_TIM_SlaveConfigSynchro+0x18>
 80049e8:	2302      	movs	r3, #2
 80049ea:	e032      	b.n	8004a52 <HAL_TIM_SlaveConfigSynchro+0x7e>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	223c      	movs	r2, #60	; 0x3c
 80049f0:	2101      	movs	r1, #1
 80049f2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	223d      	movs	r2, #61	; 0x3d
 80049f8:	2102      	movs	r1, #2
 80049fa:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	0011      	movs	r1, r2
 8004a02:	0018      	movs	r0, r3
 8004a04:	f000 fb54 	bl	80050b0 <TIM_SlaveTimer_SetConfig>
 8004a08:	1e03      	subs	r3, r0, #0
 8004a0a:	d009      	beq.n	8004a20 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	223d      	movs	r2, #61	; 0x3d
 8004a10:	2101      	movs	r1, #1
 8004a12:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	223c      	movs	r2, #60	; 0x3c
 8004a18:	2100      	movs	r1, #0
 8004a1a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e018      	b.n	8004a52 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2140      	movs	r1, #64	; 0x40
 8004a2c:	438a      	bics	r2, r1
 8004a2e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4908      	ldr	r1, [pc, #32]	; (8004a5c <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004a3c:	400a      	ands	r2, r1
 8004a3e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	223d      	movs	r2, #61	; 0x3d
 8004a44:	2101      	movs	r1, #1
 8004a46:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	223c      	movs	r2, #60	; 0x3c
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	0018      	movs	r0, r3
 8004a54:	46bd      	mov	sp, r7
 8004a56:	b002      	add	sp, #8
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	ffffbfff 	.word	0xffffbfff

08004a60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a68:	46c0      	nop			; (mov r8, r8)
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b002      	add	sp, #8
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a78:	46c0      	nop			; (mov r8, r8)
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	b002      	add	sp, #8
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a88:	46c0      	nop			; (mov r8, r8)
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b002      	add	sp, #8
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a98:	46c0      	nop			; (mov r8, r8)
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a2b      	ldr	r2, [pc, #172]	; (8004b60 <TIM_Base_SetConfig+0xc0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d003      	beq.n	8004ac0 <TIM_Base_SetConfig+0x20>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a2a      	ldr	r2, [pc, #168]	; (8004b64 <TIM_Base_SetConfig+0xc4>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d108      	bne.n	8004ad2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2270      	movs	r2, #112	; 0x70
 8004ac4:	4393      	bics	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a22      	ldr	r2, [pc, #136]	; (8004b60 <TIM_Base_SetConfig+0xc0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00f      	beq.n	8004afa <TIM_Base_SetConfig+0x5a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a21      	ldr	r2, [pc, #132]	; (8004b64 <TIM_Base_SetConfig+0xc4>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00b      	beq.n	8004afa <TIM_Base_SetConfig+0x5a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a20      	ldr	r2, [pc, #128]	; (8004b68 <TIM_Base_SetConfig+0xc8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d007      	beq.n	8004afa <TIM_Base_SetConfig+0x5a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a1f      	ldr	r2, [pc, #124]	; (8004b6c <TIM_Base_SetConfig+0xcc>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d003      	beq.n	8004afa <TIM_Base_SetConfig+0x5a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a1e      	ldr	r2, [pc, #120]	; (8004b70 <TIM_Base_SetConfig+0xd0>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d108      	bne.n	8004b0c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	4a1d      	ldr	r2, [pc, #116]	; (8004b74 <TIM_Base_SetConfig+0xd4>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	68fa      	ldr	r2, [r7, #12]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2280      	movs	r2, #128	; 0x80
 8004b10:	4393      	bics	r3, r2
 8004b12:	001a      	movs	r2, r3
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a0a      	ldr	r2, [pc, #40]	; (8004b60 <TIM_Base_SetConfig+0xc0>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d007      	beq.n	8004b4a <TIM_Base_SetConfig+0xaa>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a0b      	ldr	r2, [pc, #44]	; (8004b6c <TIM_Base_SetConfig+0xcc>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d003      	beq.n	8004b4a <TIM_Base_SetConfig+0xaa>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a0a      	ldr	r2, [pc, #40]	; (8004b70 <TIM_Base_SetConfig+0xd0>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d103      	bne.n	8004b52 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	691a      	ldr	r2, [r3, #16]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	615a      	str	r2, [r3, #20]
}
 8004b58:	46c0      	nop			; (mov r8, r8)
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	b004      	add	sp, #16
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	40012c00 	.word	0x40012c00
 8004b64:	40000400 	.word	0x40000400
 8004b68:	40002000 	.word	0x40002000
 8004b6c:	40014400 	.word	0x40014400
 8004b70:	40014800 	.word	0x40014800
 8004b74:	fffffcff 	.word	0xfffffcff

08004b78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a1b      	ldr	r3, [r3, #32]
 8004b86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	4393      	bics	r3, r2
 8004b90:	001a      	movs	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	699b      	ldr	r3, [r3, #24]
 8004ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	4a2e      	ldr	r2, [pc, #184]	; (8004c60 <TIM_OC1_SetConfig+0xe8>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2203      	movs	r2, #3
 8004bae:	4393      	bics	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	4393      	bics	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a24      	ldr	r2, [pc, #144]	; (8004c64 <TIM_OC1_SetConfig+0xec>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d007      	beq.n	8004be6 <TIM_OC1_SetConfig+0x6e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a23      	ldr	r2, [pc, #140]	; (8004c68 <TIM_OC1_SetConfig+0xf0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d003      	beq.n	8004be6 <TIM_OC1_SetConfig+0x6e>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a22      	ldr	r2, [pc, #136]	; (8004c6c <TIM_OC1_SetConfig+0xf4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d10c      	bne.n	8004c00 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2208      	movs	r2, #8
 8004bea:	4393      	bics	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	2204      	movs	r2, #4
 8004bfc:	4393      	bics	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a18      	ldr	r2, [pc, #96]	; (8004c64 <TIM_OC1_SetConfig+0xec>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d007      	beq.n	8004c18 <TIM_OC1_SetConfig+0xa0>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a17      	ldr	r2, [pc, #92]	; (8004c68 <TIM_OC1_SetConfig+0xf0>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d003      	beq.n	8004c18 <TIM_OC1_SetConfig+0xa0>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a16      	ldr	r2, [pc, #88]	; (8004c6c <TIM_OC1_SetConfig+0xf4>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d111      	bne.n	8004c3c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	4a15      	ldr	r2, [pc, #84]	; (8004c70 <TIM_OC1_SetConfig+0xf8>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	4a14      	ldr	r2, [pc, #80]	; (8004c74 <TIM_OC1_SetConfig+0xfc>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	621a      	str	r2, [r3, #32]
}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	b006      	add	sp, #24
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	fffeff8f 	.word	0xfffeff8f
 8004c64:	40012c00 	.word	0x40012c00
 8004c68:	40014400 	.word	0x40014400
 8004c6c:	40014800 	.word	0x40014800
 8004c70:	fffffeff 	.word	0xfffffeff
 8004c74:	fffffdff 	.word	0xfffffdff

08004c78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b086      	sub	sp, #24
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	2210      	movs	r2, #16
 8004c8e:	4393      	bics	r3, r2
 8004c90:	001a      	movs	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4a2c      	ldr	r2, [pc, #176]	; (8004d58 <TIM_OC2_SetConfig+0xe0>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	4a2b      	ldr	r2, [pc, #172]	; (8004d5c <TIM_OC2_SetConfig+0xe4>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	021b      	lsls	r3, r3, #8
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	4393      	bics	r3, r2
 8004cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a22      	ldr	r2, [pc, #136]	; (8004d60 <TIM_OC2_SetConfig+0xe8>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d10d      	bne.n	8004cf6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2280      	movs	r2, #128	; 0x80
 8004cde:	4393      	bics	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2240      	movs	r2, #64	; 0x40
 8004cf2:	4393      	bics	r3, r2
 8004cf4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a19      	ldr	r2, [pc, #100]	; (8004d60 <TIM_OC2_SetConfig+0xe8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d007      	beq.n	8004d0e <TIM_OC2_SetConfig+0x96>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a18      	ldr	r2, [pc, #96]	; (8004d64 <TIM_OC2_SetConfig+0xec>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d003      	beq.n	8004d0e <TIM_OC2_SetConfig+0x96>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <TIM_OC2_SetConfig+0xf0>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d113      	bne.n	8004d36 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	4a16      	ldr	r2, [pc, #88]	; (8004d6c <TIM_OC2_SetConfig+0xf4>)
 8004d12:	4013      	ands	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4a15      	ldr	r2, [pc, #84]	; (8004d70 <TIM_OC2_SetConfig+0xf8>)
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	621a      	str	r2, [r3, #32]
}
 8004d50:	46c0      	nop			; (mov r8, r8)
 8004d52:	46bd      	mov	sp, r7
 8004d54:	b006      	add	sp, #24
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	feff8fff 	.word	0xfeff8fff
 8004d5c:	fffffcff 	.word	0xfffffcff
 8004d60:	40012c00 	.word	0x40012c00
 8004d64:	40014400 	.word	0x40014400
 8004d68:	40014800 	.word	0x40014800
 8004d6c:	fffffbff 	.word	0xfffffbff
 8004d70:	fffff7ff 	.word	0xfffff7ff

08004d74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	4a31      	ldr	r2, [pc, #196]	; (8004e50 <TIM_OC3_SetConfig+0xdc>)
 8004d8a:	401a      	ands	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	4a2d      	ldr	r2, [pc, #180]	; (8004e54 <TIM_OC3_SetConfig+0xe0>)
 8004da0:	4013      	ands	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2203      	movs	r2, #3
 8004da8:	4393      	bics	r3, r2
 8004daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	4a27      	ldr	r2, [pc, #156]	; (8004e58 <TIM_OC3_SetConfig+0xe4>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a23      	ldr	r2, [pc, #140]	; (8004e5c <TIM_OC3_SetConfig+0xe8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d10d      	bne.n	8004dee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	4a22      	ldr	r2, [pc, #136]	; (8004e60 <TIM_OC3_SetConfig+0xec>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	021b      	lsls	r3, r3, #8
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	4a1e      	ldr	r2, [pc, #120]	; (8004e64 <TIM_OC3_SetConfig+0xf0>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a1a      	ldr	r2, [pc, #104]	; (8004e5c <TIM_OC3_SetConfig+0xe8>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d007      	beq.n	8004e06 <TIM_OC3_SetConfig+0x92>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a1b      	ldr	r2, [pc, #108]	; (8004e68 <TIM_OC3_SetConfig+0xf4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d003      	beq.n	8004e06 <TIM_OC3_SetConfig+0x92>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a1a      	ldr	r2, [pc, #104]	; (8004e6c <TIM_OC3_SetConfig+0xf8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d113      	bne.n	8004e2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4a19      	ldr	r2, [pc, #100]	; (8004e70 <TIM_OC3_SetConfig+0xfc>)
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	4a18      	ldr	r2, [pc, #96]	; (8004e74 <TIM_OC3_SetConfig+0x100>)
 8004e12:	4013      	ands	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	011b      	lsls	r3, r3, #4
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	621a      	str	r2, [r3, #32]
}
 8004e48:	46c0      	nop			; (mov r8, r8)
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	b006      	add	sp, #24
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	fffffeff 	.word	0xfffffeff
 8004e54:	fffeff8f 	.word	0xfffeff8f
 8004e58:	fffffdff 	.word	0xfffffdff
 8004e5c:	40012c00 	.word	0x40012c00
 8004e60:	fffff7ff 	.word	0xfffff7ff
 8004e64:	fffffbff 	.word	0xfffffbff
 8004e68:	40014400 	.word	0x40014400
 8004e6c:	40014800 	.word	0x40014800
 8004e70:	ffffefff 	.word	0xffffefff
 8004e74:	ffffdfff 	.word	0xffffdfff

08004e78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b086      	sub	sp, #24
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	4a24      	ldr	r2, [pc, #144]	; (8004f20 <TIM_OC4_SetConfig+0xa8>)
 8004e8e:	401a      	ands	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	4a20      	ldr	r2, [pc, #128]	; (8004f24 <TIM_OC4_SetConfig+0xac>)
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	4a1f      	ldr	r2, [pc, #124]	; (8004f28 <TIM_OC4_SetConfig+0xb0>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	4a1b      	ldr	r2, [pc, #108]	; (8004f2c <TIM_OC4_SetConfig+0xb4>)
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	031b      	lsls	r3, r3, #12
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a17      	ldr	r2, [pc, #92]	; (8004f30 <TIM_OC4_SetConfig+0xb8>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d007      	beq.n	8004ee8 <TIM_OC4_SetConfig+0x70>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4a16      	ldr	r2, [pc, #88]	; (8004f34 <TIM_OC4_SetConfig+0xbc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d003      	beq.n	8004ee8 <TIM_OC4_SetConfig+0x70>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a15      	ldr	r2, [pc, #84]	; (8004f38 <TIM_OC4_SetConfig+0xc0>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d109      	bne.n	8004efc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	4a14      	ldr	r2, [pc, #80]	; (8004f3c <TIM_OC4_SetConfig+0xc4>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	019b      	lsls	r3, r3, #6
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	621a      	str	r2, [r3, #32]
}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	b006      	add	sp, #24
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	ffffefff 	.word	0xffffefff
 8004f24:	feff8fff 	.word	0xfeff8fff
 8004f28:	fffffcff 	.word	0xfffffcff
 8004f2c:	ffffdfff 	.word	0xffffdfff
 8004f30:	40012c00 	.word	0x40012c00
 8004f34:	40014400 	.word	0x40014400
 8004f38:	40014800 	.word	0x40014800
 8004f3c:	ffffbfff 	.word	0xffffbfff

08004f40 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a1b      	ldr	r3, [r3, #32]
 8004f54:	4a21      	ldr	r2, [pc, #132]	; (8004fdc <TIM_OC5_SetConfig+0x9c>)
 8004f56:	401a      	ands	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4a1d      	ldr	r2, [pc, #116]	; (8004fe0 <TIM_OC5_SetConfig+0xa0>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	4a19      	ldr	r2, [pc, #100]	; (8004fe4 <TIM_OC5_SetConfig+0xa4>)
 8004f7e:	4013      	ands	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	041b      	lsls	r3, r3, #16
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a15      	ldr	r2, [pc, #84]	; (8004fe8 <TIM_OC5_SetConfig+0xa8>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d007      	beq.n	8004fa6 <TIM_OC5_SetConfig+0x66>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a14      	ldr	r2, [pc, #80]	; (8004fec <TIM_OC5_SetConfig+0xac>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d003      	beq.n	8004fa6 <TIM_OC5_SetConfig+0x66>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a13      	ldr	r2, [pc, #76]	; (8004ff0 <TIM_OC5_SetConfig+0xb0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d109      	bne.n	8004fba <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	4a0c      	ldr	r2, [pc, #48]	; (8004fdc <TIM_OC5_SetConfig+0x9c>)
 8004faa:	4013      	ands	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	021b      	lsls	r3, r3, #8
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	621a      	str	r2, [r3, #32]
}
 8004fd4:	46c0      	nop			; (mov r8, r8)
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	b006      	add	sp, #24
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	fffeffff 	.word	0xfffeffff
 8004fe0:	fffeff8f 	.word	0xfffeff8f
 8004fe4:	fffdffff 	.word	0xfffdffff
 8004fe8:	40012c00 	.word	0x40012c00
 8004fec:	40014400 	.word	0x40014400
 8004ff0:	40014800 	.word	0x40014800

08004ff4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a1b      	ldr	r3, [r3, #32]
 8005008:	4a22      	ldr	r2, [pc, #136]	; (8005094 <TIM_OC6_SetConfig+0xa0>)
 800500a:	401a      	ands	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	4a1e      	ldr	r2, [pc, #120]	; (8005098 <TIM_OC6_SetConfig+0xa4>)
 8005020:	4013      	ands	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	021b      	lsls	r3, r3, #8
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	4313      	orrs	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	4a1a      	ldr	r2, [pc, #104]	; (800509c <TIM_OC6_SetConfig+0xa8>)
 8005034:	4013      	ands	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	051b      	lsls	r3, r3, #20
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	4313      	orrs	r3, r2
 8005042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a16      	ldr	r2, [pc, #88]	; (80050a0 <TIM_OC6_SetConfig+0xac>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d007      	beq.n	800505c <TIM_OC6_SetConfig+0x68>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a15      	ldr	r2, [pc, #84]	; (80050a4 <TIM_OC6_SetConfig+0xb0>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d003      	beq.n	800505c <TIM_OC6_SetConfig+0x68>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a14      	ldr	r2, [pc, #80]	; (80050a8 <TIM_OC6_SetConfig+0xb4>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d109      	bne.n	8005070 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	4a13      	ldr	r2, [pc, #76]	; (80050ac <TIM_OC6_SetConfig+0xb8>)
 8005060:	4013      	ands	r3, r2
 8005062:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	029b      	lsls	r3, r3, #10
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	621a      	str	r2, [r3, #32]
}
 800508a:	46c0      	nop			; (mov r8, r8)
 800508c:	46bd      	mov	sp, r7
 800508e:	b006      	add	sp, #24
 8005090:	bd80      	pop	{r7, pc}
 8005092:	46c0      	nop			; (mov r8, r8)
 8005094:	ffefffff 	.word	0xffefffff
 8005098:	feff8fff 	.word	0xfeff8fff
 800509c:	ffdfffff 	.word	0xffdfffff
 80050a0:	40012c00 	.word	0x40012c00
 80050a4:	40014400 	.word	0x40014400
 80050a8:	40014800 	.word	0x40014800
 80050ac:	fffbffff 	.word	0xfffbffff

080050b0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050ba:	2317      	movs	r3, #23
 80050bc:	18fb      	adds	r3, r7, r3
 80050be:	2200      	movs	r2, #0
 80050c0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4a41      	ldr	r2, [pc, #260]	; (80051d4 <TIM_SlaveTimer_SetConfig+0x124>)
 80050ce:	4013      	ands	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	4a3e      	ldr	r2, [pc, #248]	; (80051d8 <TIM_SlaveTimer_SetConfig+0x128>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	693a      	ldr	r2, [r7, #16]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2b70      	cmp	r3, #112	; 0x70
 80050fc:	d015      	beq.n	800512a <TIM_SlaveTimer_SetConfig+0x7a>
 80050fe:	d900      	bls.n	8005102 <TIM_SlaveTimer_SetConfig+0x52>
 8005100:	e05b      	b.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
 8005102:	2b60      	cmp	r3, #96	; 0x60
 8005104:	d04f      	beq.n	80051a6 <TIM_SlaveTimer_SetConfig+0xf6>
 8005106:	d858      	bhi.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
 8005108:	2b50      	cmp	r3, #80	; 0x50
 800510a:	d042      	beq.n	8005192 <TIM_SlaveTimer_SetConfig+0xe2>
 800510c:	d855      	bhi.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
 800510e:	2b40      	cmp	r3, #64	; 0x40
 8005110:	d016      	beq.n	8005140 <TIM_SlaveTimer_SetConfig+0x90>
 8005112:	d852      	bhi.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
 8005114:	2b30      	cmp	r3, #48	; 0x30
 8005116:	d055      	beq.n	80051c4 <TIM_SlaveTimer_SetConfig+0x114>
 8005118:	d84f      	bhi.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
 800511a:	2b20      	cmp	r3, #32
 800511c:	d052      	beq.n	80051c4 <TIM_SlaveTimer_SetConfig+0x114>
 800511e:	d84c      	bhi.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
 8005120:	2b00      	cmp	r3, #0
 8005122:	d04f      	beq.n	80051c4 <TIM_SlaveTimer_SetConfig+0x114>
 8005124:	2b10      	cmp	r3, #16
 8005126:	d04d      	beq.n	80051c4 <TIM_SlaveTimer_SetConfig+0x114>
 8005128:	e047      	b.n	80051ba <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800513a:	f000 f8cb 	bl	80052d4 <TIM_ETR_SetConfig>
      break;
 800513e:	e042      	b.n	80051c6 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b05      	cmp	r3, #5
 8005146:	d101      	bne.n	800514c <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e03f      	b.n	80051cc <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6a1a      	ldr	r2, [r3, #32]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2101      	movs	r1, #1
 8005160:	438a      	bics	r2, r1
 8005162:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	699b      	ldr	r3, [r3, #24]
 800516a:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	22f0      	movs	r2, #240	; 0xf0
 8005170:	4393      	bics	r3, r2
 8005172:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	4313      	orrs	r3, r2
 800517e:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	621a      	str	r2, [r3, #32]
      break;
 8005190:	e019      	b.n	80051c6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800519e:	001a      	movs	r2, r3
 80051a0:	f000 f81c 	bl	80051dc <TIM_TI1_ConfigInputStage>
      break;
 80051a4:	e00f      	b.n	80051c6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051b2:	001a      	movs	r2, r3
 80051b4:	f000 f840 	bl	8005238 <TIM_TI2_ConfigInputStage>
      break;
 80051b8:	e005      	b.n	80051c6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80051ba:	2317      	movs	r3, #23
 80051bc:	18fb      	adds	r3, r7, r3
 80051be:	2201      	movs	r2, #1
 80051c0:	701a      	strb	r2, [r3, #0]
      break;
 80051c2:	e000      	b.n	80051c6 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 80051c4:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 80051c6:	2317      	movs	r3, #23
 80051c8:	18fb      	adds	r3, r7, r3
 80051ca:	781b      	ldrb	r3, [r3, #0]
}
 80051cc:	0018      	movs	r0, r3
 80051ce:	46bd      	mov	sp, r7
 80051d0:	b006      	add	sp, #24
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	ffcfff8f 	.word	0xffcfff8f
 80051d8:	fffefff8 	.word	0xfffefff8

080051dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6a1b      	ldr	r3, [r3, #32]
 80051ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	2201      	movs	r2, #1
 80051f4:	4393      	bics	r3, r2
 80051f6:	001a      	movs	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	22f0      	movs	r2, #240	; 0xf0
 8005206:	4393      	bics	r3, r2
 8005208:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	4313      	orrs	r3, r2
 8005212:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	220a      	movs	r2, #10
 8005218:	4393      	bics	r3, r2
 800521a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	4313      	orrs	r3, r2
 8005222:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	621a      	str	r2, [r3, #32]
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46bd      	mov	sp, r7
 8005234:	b006      	add	sp, #24
 8005236:	bd80      	pop	{r7, pc}

08005238 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6a1b      	ldr	r3, [r3, #32]
 8005248:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	2210      	movs	r2, #16
 8005250:	4393      	bics	r3, r2
 8005252:	001a      	movs	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	4a0d      	ldr	r2, [pc, #52]	; (8005298 <TIM_TI2_ConfigInputStage+0x60>)
 8005262:	4013      	ands	r3, r2
 8005264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	031b      	lsls	r3, r3, #12
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	4313      	orrs	r3, r2
 800526e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	22a0      	movs	r2, #160	; 0xa0
 8005274:	4393      	bics	r3, r2
 8005276:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	697a      	ldr	r2, [r7, #20]
 800527e:	4313      	orrs	r3, r2
 8005280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	621a      	str	r2, [r3, #32]
}
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	46bd      	mov	sp, r7
 8005292:	b006      	add	sp, #24
 8005294:	bd80      	pop	{r7, pc}
 8005296:	46c0      	nop			; (mov r8, r8)
 8005298:	ffff0fff 	.word	0xffff0fff

0800529c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	4a08      	ldr	r2, [pc, #32]	; (80052d0 <TIM_ITRx_SetConfig+0x34>)
 80052b0:	4013      	ands	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	2207      	movs	r2, #7
 80052bc:	4313      	orrs	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	609a      	str	r2, [r3, #8]
}
 80052c6:	46c0      	nop			; (mov r8, r8)
 80052c8:	46bd      	mov	sp, r7
 80052ca:	b004      	add	sp, #16
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	46c0      	nop			; (mov r8, r8)
 80052d0:	ffcfff8f 	.word	0xffcfff8f

080052d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]
 80052e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	4a09      	ldr	r2, [pc, #36]	; (8005310 <TIM_ETR_SetConfig+0x3c>)
 80052ec:	4013      	ands	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	021a      	lsls	r2, r3, #8
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	431a      	orrs	r2, r3
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	609a      	str	r2, [r3, #8]
}
 8005308:	46c0      	nop			; (mov r8, r8)
 800530a:	46bd      	mov	sp, r7
 800530c:	b006      	add	sp, #24
 800530e:	bd80      	pop	{r7, pc}
 8005310:	ffff00ff 	.word	0xffff00ff

08005314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	223c      	movs	r2, #60	; 0x3c
 8005322:	5c9b      	ldrb	r3, [r3, r2]
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005328:	2302      	movs	r3, #2
 800532a:	e04a      	b.n	80053c2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	223c      	movs	r2, #60	; 0x3c
 8005330:	2101      	movs	r1, #1
 8005332:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	223d      	movs	r2, #61	; 0x3d
 8005338:	2102      	movs	r1, #2
 800533a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a1e      	ldr	r2, [pc, #120]	; (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d108      	bne.n	8005368 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	4a1d      	ldr	r2, [pc, #116]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800535a:	4013      	ands	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	4313      	orrs	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2270      	movs	r2, #112	; 0x70
 800536c:	4393      	bics	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	4313      	orrs	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a11      	ldr	r2, [pc, #68]	; (80053cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d004      	beq.n	8005396 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a10      	ldr	r2, [pc, #64]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d10c      	bne.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2280      	movs	r2, #128	; 0x80
 800539a:	4393      	bics	r3, r2
 800539c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	223d      	movs	r2, #61	; 0x3d
 80053b4:	2101      	movs	r1, #1
 80053b6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	223c      	movs	r2, #60	; 0x3c
 80053bc:	2100      	movs	r1, #0
 80053be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	0018      	movs	r0, r3
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b004      	add	sp, #16
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	46c0      	nop			; (mov r8, r8)
 80053cc:	40012c00 	.word	0x40012c00
 80053d0:	ff0fffff 	.word	0xff0fffff
 80053d4:	40000400 	.word	0x40000400

080053d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053e0:	46c0      	nop			; (mov r8, r8)
 80053e2:	46bd      	mov	sp, r7
 80053e4:	b002      	add	sp, #8
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053f0:	46c0      	nop			; (mov r8, r8)
 80053f2:	46bd      	mov	sp, r7
 80053f4:	b002      	add	sp, #8
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005400:	46c0      	nop			; (mov r8, r8)
 8005402:	46bd      	mov	sp, r7
 8005404:	b002      	add	sp, #8
 8005406:	bd80      	pop	{r7, pc}

08005408 <malloc>:
 8005408:	b510      	push	{r4, lr}
 800540a:	4b03      	ldr	r3, [pc, #12]	; (8005418 <malloc+0x10>)
 800540c:	0001      	movs	r1, r0
 800540e:	6818      	ldr	r0, [r3, #0]
 8005410:	f000 f826 	bl	8005460 <_malloc_r>
 8005414:	bd10      	pop	{r4, pc}
 8005416:	46c0      	nop			; (mov r8, r8)
 8005418:	20000068 	.word	0x20000068

0800541c <sbrk_aligned>:
 800541c:	b570      	push	{r4, r5, r6, lr}
 800541e:	4e0f      	ldr	r6, [pc, #60]	; (800545c <sbrk_aligned+0x40>)
 8005420:	000d      	movs	r5, r1
 8005422:	6831      	ldr	r1, [r6, #0]
 8005424:	0004      	movs	r4, r0
 8005426:	2900      	cmp	r1, #0
 8005428:	d102      	bne.n	8005430 <sbrk_aligned+0x14>
 800542a:	f000 f8b3 	bl	8005594 <_sbrk_r>
 800542e:	6030      	str	r0, [r6, #0]
 8005430:	0029      	movs	r1, r5
 8005432:	0020      	movs	r0, r4
 8005434:	f000 f8ae 	bl	8005594 <_sbrk_r>
 8005438:	1c43      	adds	r3, r0, #1
 800543a:	d00a      	beq.n	8005452 <sbrk_aligned+0x36>
 800543c:	2303      	movs	r3, #3
 800543e:	1cc5      	adds	r5, r0, #3
 8005440:	439d      	bics	r5, r3
 8005442:	42a8      	cmp	r0, r5
 8005444:	d007      	beq.n	8005456 <sbrk_aligned+0x3a>
 8005446:	1a29      	subs	r1, r5, r0
 8005448:	0020      	movs	r0, r4
 800544a:	f000 f8a3 	bl	8005594 <_sbrk_r>
 800544e:	3001      	adds	r0, #1
 8005450:	d101      	bne.n	8005456 <sbrk_aligned+0x3a>
 8005452:	2501      	movs	r5, #1
 8005454:	426d      	negs	r5, r5
 8005456:	0028      	movs	r0, r5
 8005458:	bd70      	pop	{r4, r5, r6, pc}
 800545a:	46c0      	nop			; (mov r8, r8)
 800545c:	2000078c 	.word	0x2000078c

08005460 <_malloc_r>:
 8005460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005462:	2203      	movs	r2, #3
 8005464:	1ccb      	adds	r3, r1, #3
 8005466:	4393      	bics	r3, r2
 8005468:	3308      	adds	r3, #8
 800546a:	0006      	movs	r6, r0
 800546c:	001f      	movs	r7, r3
 800546e:	2b0c      	cmp	r3, #12
 8005470:	d238      	bcs.n	80054e4 <_malloc_r+0x84>
 8005472:	270c      	movs	r7, #12
 8005474:	42b9      	cmp	r1, r7
 8005476:	d837      	bhi.n	80054e8 <_malloc_r+0x88>
 8005478:	0030      	movs	r0, r6
 800547a:	f000 f873 	bl	8005564 <__malloc_lock>
 800547e:	4b38      	ldr	r3, [pc, #224]	; (8005560 <_malloc_r+0x100>)
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	001c      	movs	r4, r3
 8005486:	2c00      	cmp	r4, #0
 8005488:	d133      	bne.n	80054f2 <_malloc_r+0x92>
 800548a:	0039      	movs	r1, r7
 800548c:	0030      	movs	r0, r6
 800548e:	f7ff ffc5 	bl	800541c <sbrk_aligned>
 8005492:	0004      	movs	r4, r0
 8005494:	1c43      	adds	r3, r0, #1
 8005496:	d15e      	bne.n	8005556 <_malloc_r+0xf6>
 8005498:	9b00      	ldr	r3, [sp, #0]
 800549a:	681c      	ldr	r4, [r3, #0]
 800549c:	0025      	movs	r5, r4
 800549e:	2d00      	cmp	r5, #0
 80054a0:	d14e      	bne.n	8005540 <_malloc_r+0xe0>
 80054a2:	2c00      	cmp	r4, #0
 80054a4:	d051      	beq.n	800554a <_malloc_r+0xea>
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	0029      	movs	r1, r5
 80054aa:	18e3      	adds	r3, r4, r3
 80054ac:	0030      	movs	r0, r6
 80054ae:	9301      	str	r3, [sp, #4]
 80054b0:	f000 f870 	bl	8005594 <_sbrk_r>
 80054b4:	9b01      	ldr	r3, [sp, #4]
 80054b6:	4283      	cmp	r3, r0
 80054b8:	d147      	bne.n	800554a <_malloc_r+0xea>
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	0030      	movs	r0, r6
 80054be:	1aff      	subs	r7, r7, r3
 80054c0:	0039      	movs	r1, r7
 80054c2:	f7ff ffab 	bl	800541c <sbrk_aligned>
 80054c6:	3001      	adds	r0, #1
 80054c8:	d03f      	beq.n	800554a <_malloc_r+0xea>
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	19db      	adds	r3, r3, r7
 80054ce:	6023      	str	r3, [r4, #0]
 80054d0:	9b00      	ldr	r3, [sp, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d040      	beq.n	800555a <_malloc_r+0xfa>
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	42a2      	cmp	r2, r4
 80054dc:	d133      	bne.n	8005546 <_malloc_r+0xe6>
 80054de:	2200      	movs	r2, #0
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	e014      	b.n	800550e <_malloc_r+0xae>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	dac5      	bge.n	8005474 <_malloc_r+0x14>
 80054e8:	230c      	movs	r3, #12
 80054ea:	2500      	movs	r5, #0
 80054ec:	6033      	str	r3, [r6, #0]
 80054ee:	0028      	movs	r0, r5
 80054f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80054f2:	6821      	ldr	r1, [r4, #0]
 80054f4:	1bc9      	subs	r1, r1, r7
 80054f6:	d420      	bmi.n	800553a <_malloc_r+0xda>
 80054f8:	290b      	cmp	r1, #11
 80054fa:	d918      	bls.n	800552e <_malloc_r+0xce>
 80054fc:	19e2      	adds	r2, r4, r7
 80054fe:	6027      	str	r7, [r4, #0]
 8005500:	42a3      	cmp	r3, r4
 8005502:	d112      	bne.n	800552a <_malloc_r+0xca>
 8005504:	9b00      	ldr	r3, [sp, #0]
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	6863      	ldr	r3, [r4, #4]
 800550a:	6011      	str	r1, [r2, #0]
 800550c:	6053      	str	r3, [r2, #4]
 800550e:	0030      	movs	r0, r6
 8005510:	0025      	movs	r5, r4
 8005512:	f000 f82f 	bl	8005574 <__malloc_unlock>
 8005516:	2207      	movs	r2, #7
 8005518:	350b      	adds	r5, #11
 800551a:	1d23      	adds	r3, r4, #4
 800551c:	4395      	bics	r5, r2
 800551e:	1aea      	subs	r2, r5, r3
 8005520:	429d      	cmp	r5, r3
 8005522:	d0e4      	beq.n	80054ee <_malloc_r+0x8e>
 8005524:	1b5b      	subs	r3, r3, r5
 8005526:	50a3      	str	r3, [r4, r2]
 8005528:	e7e1      	b.n	80054ee <_malloc_r+0x8e>
 800552a:	605a      	str	r2, [r3, #4]
 800552c:	e7ec      	b.n	8005508 <_malloc_r+0xa8>
 800552e:	6862      	ldr	r2, [r4, #4]
 8005530:	42a3      	cmp	r3, r4
 8005532:	d1d5      	bne.n	80054e0 <_malloc_r+0x80>
 8005534:	9b00      	ldr	r3, [sp, #0]
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	e7e9      	b.n	800550e <_malloc_r+0xae>
 800553a:	0023      	movs	r3, r4
 800553c:	6864      	ldr	r4, [r4, #4]
 800553e:	e7a2      	b.n	8005486 <_malloc_r+0x26>
 8005540:	002c      	movs	r4, r5
 8005542:	686d      	ldr	r5, [r5, #4]
 8005544:	e7ab      	b.n	800549e <_malloc_r+0x3e>
 8005546:	0013      	movs	r3, r2
 8005548:	e7c4      	b.n	80054d4 <_malloc_r+0x74>
 800554a:	230c      	movs	r3, #12
 800554c:	0030      	movs	r0, r6
 800554e:	6033      	str	r3, [r6, #0]
 8005550:	f000 f810 	bl	8005574 <__malloc_unlock>
 8005554:	e7cb      	b.n	80054ee <_malloc_r+0x8e>
 8005556:	6027      	str	r7, [r4, #0]
 8005558:	e7d9      	b.n	800550e <_malloc_r+0xae>
 800555a:	605b      	str	r3, [r3, #4]
 800555c:	deff      	udf	#255	; 0xff
 800555e:	46c0      	nop			; (mov r8, r8)
 8005560:	20000788 	.word	0x20000788

08005564 <__malloc_lock>:
 8005564:	b510      	push	{r4, lr}
 8005566:	4802      	ldr	r0, [pc, #8]	; (8005570 <__malloc_lock+0xc>)
 8005568:	f000 f850 	bl	800560c <__retarget_lock_acquire_recursive>
 800556c:	bd10      	pop	{r4, pc}
 800556e:	46c0      	nop			; (mov r8, r8)
 8005570:	200008cc 	.word	0x200008cc

08005574 <__malloc_unlock>:
 8005574:	b510      	push	{r4, lr}
 8005576:	4802      	ldr	r0, [pc, #8]	; (8005580 <__malloc_unlock+0xc>)
 8005578:	f000 f849 	bl	800560e <__retarget_lock_release_recursive>
 800557c:	bd10      	pop	{r4, pc}
 800557e:	46c0      	nop			; (mov r8, r8)
 8005580:	200008cc 	.word	0x200008cc

08005584 <memset>:
 8005584:	0003      	movs	r3, r0
 8005586:	1882      	adds	r2, r0, r2
 8005588:	4293      	cmp	r3, r2
 800558a:	d100      	bne.n	800558e <memset+0xa>
 800558c:	4770      	bx	lr
 800558e:	7019      	strb	r1, [r3, #0]
 8005590:	3301      	adds	r3, #1
 8005592:	e7f9      	b.n	8005588 <memset+0x4>

08005594 <_sbrk_r>:
 8005594:	2300      	movs	r3, #0
 8005596:	b570      	push	{r4, r5, r6, lr}
 8005598:	4d06      	ldr	r5, [pc, #24]	; (80055b4 <_sbrk_r+0x20>)
 800559a:	0004      	movs	r4, r0
 800559c:	0008      	movs	r0, r1
 800559e:	602b      	str	r3, [r5, #0]
 80055a0:	f7fd fc78 	bl	8002e94 <_sbrk>
 80055a4:	1c43      	adds	r3, r0, #1
 80055a6:	d103      	bne.n	80055b0 <_sbrk_r+0x1c>
 80055a8:	682b      	ldr	r3, [r5, #0]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d000      	beq.n	80055b0 <_sbrk_r+0x1c>
 80055ae:	6023      	str	r3, [r4, #0]
 80055b0:	bd70      	pop	{r4, r5, r6, pc}
 80055b2:	46c0      	nop			; (mov r8, r8)
 80055b4:	200008c8 	.word	0x200008c8

080055b8 <__errno>:
 80055b8:	4b01      	ldr	r3, [pc, #4]	; (80055c0 <__errno+0x8>)
 80055ba:	6818      	ldr	r0, [r3, #0]
 80055bc:	4770      	bx	lr
 80055be:	46c0      	nop			; (mov r8, r8)
 80055c0:	20000068 	.word	0x20000068

080055c4 <__libc_init_array>:
 80055c4:	b570      	push	{r4, r5, r6, lr}
 80055c6:	2600      	movs	r6, #0
 80055c8:	4c0c      	ldr	r4, [pc, #48]	; (80055fc <__libc_init_array+0x38>)
 80055ca:	4d0d      	ldr	r5, [pc, #52]	; (8005600 <__libc_init_array+0x3c>)
 80055cc:	1b64      	subs	r4, r4, r5
 80055ce:	10a4      	asrs	r4, r4, #2
 80055d0:	42a6      	cmp	r6, r4
 80055d2:	d109      	bne.n	80055e8 <__libc_init_array+0x24>
 80055d4:	2600      	movs	r6, #0
 80055d6:	f000 f825 	bl	8005624 <_init>
 80055da:	4c0a      	ldr	r4, [pc, #40]	; (8005604 <__libc_init_array+0x40>)
 80055dc:	4d0a      	ldr	r5, [pc, #40]	; (8005608 <__libc_init_array+0x44>)
 80055de:	1b64      	subs	r4, r4, r5
 80055e0:	10a4      	asrs	r4, r4, #2
 80055e2:	42a6      	cmp	r6, r4
 80055e4:	d105      	bne.n	80055f2 <__libc_init_array+0x2e>
 80055e6:	bd70      	pop	{r4, r5, r6, pc}
 80055e8:	00b3      	lsls	r3, r6, #2
 80055ea:	58eb      	ldr	r3, [r5, r3]
 80055ec:	4798      	blx	r3
 80055ee:	3601      	adds	r6, #1
 80055f0:	e7ee      	b.n	80055d0 <__libc_init_array+0xc>
 80055f2:	00b3      	lsls	r3, r6, #2
 80055f4:	58eb      	ldr	r3, [r5, r3]
 80055f6:	4798      	blx	r3
 80055f8:	3601      	adds	r6, #1
 80055fa:	e7f2      	b.n	80055e2 <__libc_init_array+0x1e>
 80055fc:	08005734 	.word	0x08005734
 8005600:	08005734 	.word	0x08005734
 8005604:	08005738 	.word	0x08005738
 8005608:	08005734 	.word	0x08005734

0800560c <__retarget_lock_acquire_recursive>:
 800560c:	4770      	bx	lr

0800560e <__retarget_lock_release_recursive>:
 800560e:	4770      	bx	lr

08005610 <memcpy>:
 8005610:	2300      	movs	r3, #0
 8005612:	b510      	push	{r4, lr}
 8005614:	429a      	cmp	r2, r3
 8005616:	d100      	bne.n	800561a <memcpy+0xa>
 8005618:	bd10      	pop	{r4, pc}
 800561a:	5ccc      	ldrb	r4, [r1, r3]
 800561c:	54c4      	strb	r4, [r0, r3]
 800561e:	3301      	adds	r3, #1
 8005620:	e7f8      	b.n	8005614 <memcpy+0x4>
	...

08005624 <_init>:
 8005624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005626:	46c0      	nop			; (mov r8, r8)
 8005628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800562a:	bc08      	pop	{r3}
 800562c:	469e      	mov	lr, r3
 800562e:	4770      	bx	lr

08005630 <_fini>:
 8005630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005632:	46c0      	nop			; (mov r8, r8)
 8005634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005636:	bc08      	pop	{r3}
 8005638:	469e      	mov	lr, r3
 800563a:	4770      	bx	lr
