* Testing machine

Intel(R) Core(TM) i5-4570 CPU @ 3.20GHz

** =/proc/cpuinfo=

   #+begin_src 
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 60
model name	: Intel(R) Core(TM) i5-4570 CPU @ 3.20GHz
stepping	: 3
microcode	: 0x25
cpu MHz		: 3192.735
cache size	: 6144 KB
physical id	: 0
siblings	: 4
core id		: 0
cpu cores	: 4
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm cpuid_fault epb invpcid_single pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid xsaveopt dtherm ida arat pln pts flush_l1d
vmx flags	: vnmi preemption_timer invvpid ept_x_only ept_ad ept_1gb flexpriority tsc_offset vtpr mtf vapic ept vpid unrestricted_guest ple shadow_vmcs
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit srbds
bogomips	: 6387.25
clflush size	: 64
cache_alignment	: 64
address sizes	: 39 bits physical, 48 bits virtual
power management:

processor	: 1
vendor_id	: GenuineIntel
cpu family	: 6
model		: 60
model name	: Intel(R) Core(TM) i5-4570 CPU @ 3.20GHz
stepping	: 3
microcode	: 0x25
cpu MHz		: 3192.675
cache size	: 6144 KB
physical id	: 0
siblings	: 4
core id		: 1
cpu cores	: 4
apicid		: 2
initial apicid	: 2
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm cpuid_fault epb invpcid_single pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid xsaveopt dtherm ida arat pln pts flush_l1d
vmx flags	: vnmi preemption_timer invvpid ept_x_only ept_ad ept_1gb flexpriority tsc_offset vtpr mtf vapic ept vpid unrestricted_guest ple shadow_vmcs
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit srbds
bogomips	: 6387.25
clflush size	: 64
cache_alignment	: 64
address sizes	: 39 bits physical, 48 bits virtual
power management:

processor	: 2
vendor_id	: GenuineIntel
cpu family	: 6
model		: 60
model name	: Intel(R) Core(TM) i5-4570 CPU @ 3.20GHz
stepping	: 3
microcode	: 0x25
cpu MHz		: 3192.691
cache size	: 6144 KB
physical id	: 0
siblings	: 4
core id		: 2
cpu cores	: 4
apicid		: 4
initial apicid	: 4
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm cpuid_fault epb invpcid_single pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid xsaveopt dtherm ida arat pln pts flush_l1d
vmx flags	: vnmi preemption_timer invvpid ept_x_only ept_ad ept_1gb flexpriority tsc_offset vtpr mtf vapic ept vpid unrestricted_guest ple shadow_vmcs
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit srbds
bogomips	: 6387.25
clflush size	: 64
cache_alignment	: 64
address sizes	: 39 bits physical, 48 bits virtual
power management:

processor	: 3
vendor_id	: GenuineIntel
cpu family	: 6
model		: 60
model name	: Intel(R) Core(TM) i5-4570 CPU @ 3.20GHz
stepping	: 3
microcode	: 0x25
cpu MHz		: 3192.676
cache size	: 6144 KB
physical id	: 0
siblings	: 4
core id		: 3
cpu cores	: 4
apicid		: 6
initial apicid	: 6
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm cpuid_fault epb invpcid_single pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid xsaveopt dtherm ida arat pln pts flush_l1d
vmx flags	: vnmi preemption_timer invvpid ept_x_only ept_ad ept_1gb flexpriority tsc_offset vtpr mtf vapic ept vpid unrestricted_guest ple shadow_vmcs
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit srbds
bogomips	: 6387.25
clflush size	: 64
cache_alignment	: 64
address sizes	: 39 bits physical, 48 bits virtual
power management:


   #+end_src

* Acacia-Bonsai
** k_bounded_safety_aut_2step_nosplit_crit_incr with SIMD

*** Set 1

 1/38 realizable ab/ltl2dba_U2_6.ltl                       OK             0.03s
 2/38 realizable ab/ltl2dba_U1_5.ltl                       OK             0.07s
 3/38 realizable ab/ltl2dba02.ltl                          OK             0.12s
 4/38 realizable ab/ltl2dba_U2_7.ltl                       OK             0.07s
 5/38 realizable ab/ltl2dba_U2_8.ltl                       OK             0.17s
29/38 unrealizable ab/ltl2dba_psi_7.ltl                  OK             0.07s
30/38 unrealizable ab/ltl2dba_theta_5.ltl                OK             0.17s
31/38 unrealizable ab/ltl2dba_psi_8.ltl                  OK             0.17s
32/38 unrealizable ab/ltl2dba_theta_6.ltl                OK             0.42s
33/38 unrealizable ab/ltl2dba_theta_7.ltl                OK             1.02s

*** Set 2

 6/38 realizable ab/SPI.ltl                                TIMEOUT        10.00s
 7/38 realizable ab/ltl2dba_E_8.ltl                        TIMEOUT        10.00s
 8/38 realizable ab/collector_v1_7.ltl                     OK             0.37s
 9/38 realizable ab/KitchenTimerV10.ltl                    OK             3.32s
10/38 realizable ab/ltl2dba_C2_6.ltl                       OK             0.03s
11/38 realizable ab/simple_arbiter_enc_8.ltl               TIMEOUT        10.00s
12/38 realizable ab/GamemodeChooser.ltl                    TIMEOUT        10.00s
13/38 realizable ab/KitchenTimerV9.ltl                     TIMEOUT        10.00s
14/38 realizable ab/KitchenTimerV7.ltl                     OK             0.82s
15/38 realizable ab/KitchenTimerV8.ltl                     OK             3.87s
16/38 realizable ab/full_arbiter_enc_4.ltl                 OK             4.52s
17/38 realizable ab/ltl2dba_Q_7.ltl                        TIMEOUT        10.00s
18/38 realizable ab/narylatch_8.ltl                        TIMEOUT        10.00s
19/38 realizable ab/ltl2dba_S_8.ltl                        OK             0.62s
20/38 realizable ab/TwoCountersInRangeA6.ltl               TIMEOUT        10.00s
21/38 realizable ab/SensorSubmodulChooser.ltl              TIMEOUT        10.00s

*** Set 3

22/38 realizable ab/ltl2dba_C2_12.ltl                      OK             0.97s
23/38 realizable ab/generalized_buffer_2.ltl               OK             1.12s
24/38 realizable ab/amba_decomposed_lock_8.ltl             OK             1.32s
25/38 realizable ab/Automata.ltl                           OK             0.67s
26/38 realizable ab/KitchenTimerV7.ltl                     OK             0.82s
27/38 realizable ab/full_arbiter_enc_4.ltl                 OK             4.52s
28/38 realizable ab/load_balancer_6.ltl                    OK             6.83s
34/38 unrealizable ab/OneCounterGui.ltl                  OK             1.47s
35/38 unrealizable ab/detector_unreal_12.ltl             OK             1.27s
36/38 unrealizable ab/OneCounterGuiA1.ltl                OK             2.82s
37/38 unrealizable ab/ltl2dba_psi_12.ltl                 OK             3.87s
38/38 unrealizable ab/generalized_buffer_unreal1_2_2.ltl OK             6.23s

*** Set 4

1/2 Acacia_Bonsai:ab+ab/set4+ab/realizable/set4+ab/realizable / ab/ltl2dba_U1_7.ltl OK             0.47s
2/2 Acacia_Bonsai:ab+ab/set4+ab/realizable/set4+ab/realizable / ab/ltl2dba_U1_8.ltl OK             7.13s

Remark: 2 is faster without _incr.

** k_bounded_safety_aut_2step_nosplit_crit with SIMD

*** Set 1
  1/38 realizable ab/ltl2dba_U2_6.ltl                       OK             0.03s
  2/38 realizable ab/ltl2dba_U1_5.ltl                       OK             0.07s
  3/38 realizable ab/ltl2dba02.ltl                          OK             0.12s
  4/38 realizable ab/ltl2dba_U2_7.ltl                       OK             0.07s
  5/38 realizable ab/ltl2dba_U2_8.ltl                       OK             0.12s
 29/38 unrealizable ab/ltl2dba_psi_7.ltl                  OK             0.07s
 30/38 unrealizable ab/ltl2dba_theta_5.ltl                OK             0.07s
 31/38 unrealizable ab/ltl2dba_psi_8.ltl                  OK             0.12s
 32/38 unrealizable ab/ltl2dba_theta_6.ltl                OK             0.42s
 33/38 unrealizable ab/ltl2dba_theta_7.ltl                OK             1.02s

*** Set 2

  6/38 realizable ab/SPI.ltl                                TIMEOUT        10.00s
  7/38 realizable ab/ltl2dba_E_8.ltl                        TIMEOUT        10.00s
  8/38 realizable ab/collector_v1_7.ltl                     OK             0.37s
  9/38 realizable ab/KitchenTimerV10.ltl                    OK             3.32s
 10/38 realizable ab/ltl2dba_C2_6.ltl                       OK             0.03s
 11/38 realizable ab/simple_arbiter_enc_8.ltl               TIMEOUT        10.00s
 12/38 realizable ab/GamemodeChooser.ltl                    TIMEOUT        10.00s
 13/38 realizable ab/KitchenTimerV9.ltl                     TIMEOUT        10.00s
 14/38 realizable ab/KitchenTimerV7.ltl                     OK             0.82s
 15/38 realizable ab/KitchenTimerV8.ltl                     OK             3.78s
 16/38 realizable ab/full_arbiter_enc_4.ltl                 OK             4.52s
 17/38 realizable ab/ltl2dba_Q_7.ltl                        TIMEOUT        10.00s
 18/38 realizable ab/narylatch_8.ltl                        TIMEOUT        10.00s
 19/38 realizable ab/ltl2dba_S_8.ltl                        TIMEOUT        10.00s
 20/38 realizable ab/TwoCountersInRangeA6.ltl               TIMEOUT        10.00s
 21/38 realizable ab/SensorSubmodulChooser.ltl              TIMEOUT        10.00s

*** Set 3

 22/38 realizable ab/ltl2dba_C2_12.ltl                      OK             0.97s
 23/38 realizable ab/generalized_buffer_2.ltl               OK             1.12s
 24/38 realizable ab/amba_decomposed_lock_8.ltl             OK             1.27s
 25/38 realizable ab/Automata.ltl                           OK             0.67s
 26/38 realizable ab/KitchenTimerV7.ltl                     OK             0.82s
 27/38 realizable ab/full_arbiter_enc_4.ltl                 OK             4.52s
 28/38 realizable ab/load_balancer_6.ltl                    OK             6.78s
 34/38 unrealizable ab/OneCounterGui.ltl                  OK             1.37s
 35/38 unrealizable ab/detector_unreal_12.ltl             OK             1.02s
 36/38 unrealizable ab/OneCounterGuiA1.ltl                OK             2.77s
 37/38 unrealizable ab/ltl2dba_psi_12.ltl                 OK             3.82s
 38/38 unrealizable ab/generalized_buffer_unreal1_2_2.ltl OK             6.23s

*** Set 4

1/2 realizable ab/ltl2dba_U1_7.ltl OK             2.12s
2/2 realizable ab/ltl2dba_U1_8.ltl OK             8.73s




* Acacia-+
** Set 1
 1/38 realizable aca+/ltl2dba_U2_6.ltl                       OK             0.37s
 2/38 realizable aca+/ltl2dba_U1_5.ltl                       OK             0.47s
 3/38 realizable aca+/ltl2dba02.ltl                          OK             0.62s
 4/38 realizable aca+/ltl2dba_U2_7.ltl                       OK             0.47s
 5/38 realizable aca+/ltl2dba_U2_8.ltl                       OK             0.72s
29/38 unrealizable aca+/ltl2dba_psi_7.ltl                  OK             1.17s
30/38 unrealizable aca+/ltl2dba_theta_5.ltl                OK             1.77s
31/38 unrealizable aca+/ltl2dba_psi_8.ltl                  OK             6.13s
32/38 unrealizable aca+/ltl2dba_theta_6.ltl                OK             4.93s
33/38 unrealizable aca+/ltl2dba_theta_7.ltl                TIMEOUT        10.00s

** Set 2

 6/38 realizable aca+/SPI.ltl                                TIMEOUT        10.00s
 7/38 realizable aca+/ltl2dba_E_8.ltl                        TIMEOUT        10.00s
 8/38 realizable aca+/collector_v1_7.ltl                     TIMEOUT        10.00s
 9/38 realizable aca+/KitchenTimerV10.ltl                    TIMEOUT        10.00s
10/38 realizable aca+/ltl2dba_C2_6.ltl                       OK             0.42s
11/38 realizable aca+/simple_arbiter_enc_8.ltl               TIMEOUT        10.00s
12/38 realizable aca+/GamemodeChooser.ltl                    TIMEOUT        10.00s
13/38 realizable aca+/KitchenTimerV9.ltl                     TIMEOUT        10.00s
14/38 realizable aca+/KitchenTimerV7.ltl                     FAIL           2.42s (exit status 1)
15/38 realizable aca+/KitchenTimerV8.ltl                     TIMEOUT        10.00s
16/38 realizable aca+/full_arbiter_enc_4.ltl                 OK             3.82s
17/38 realizable aca+/ltl2dba_Q_7.ltl                        TIMEOUT        10.00s
18/38 realizable aca+/narylatch_8.ltl                        TIMEOUT        10.00s
19/38 realizable aca+/ltl2dba_S_8.ltl                        TIMEOUT        10.00s
20/38 realizable aca+/TwoCountersInRangeA6.ltl               TIMEOUT        10.00s
21/38 realizable aca+/SensorSubmodulChooser.ltl              TIMEOUT        10.00s

** Set 3

22/38 realizable aca+/ltl2dba_C2_12.ltl                      TIMEOUT        10.00s
23/38 realizable aca+/generalized_buffer_2.ltl               TIMEOUT        10.00s
24/38 realizable aca+/amba_decomposed_lock_8.ltl             FAIL           1.62s (exit status 1)
25/38 realizable aca+/Automata.ltl                           FAIL           6.63s (exit status 1)
26/38 realizable aca+/KitchenTimerV7.ltl                     FAIL           2.42s (exit status 1)
27/38 realizable aca+/full_arbiter_enc_4.ltl                 OK             3.82s
28/38 realizable aca+/load_balancer_6.ltl                    TIMEOUT        10.00s
34/38 unrealizable aca+/OneCounterGui.ltl                  OK             1.17s
35/38 unrealizable aca+/detector_unreal_12.ltl             TIMEOUT        10.00s
36/38 unrealizable aca+/OneCounterGuiA1.ltl                OK             1.87s
37/38 unrealizable aca+/ltl2dba_psi_12.ltl                 TIMEOUT        10.00s
38/38 unrealizable aca+/generalized_buffer_unreal1_2_2.ltl TIMEOUT        10.00s

* ltlsynt

** Set 1

 1/38 realizable ltlsynt/ltl2dba_U2_6.ltl                       OK             0.03s
 2/38 realizable ltlsynt/ltl2dba_U1_5.ltl                       OK             0.03s
 3/38 realizable ltlsynt/ltl2dba02.ltl                          OK             0.03s
 4/38 realizable ltlsynt/ltl2dba_U2_7.ltl                       OK             0.03s
 5/38 realizable ltlsynt/ltl2dba_U2_8.ltl                       OK             0.07s
29/38 unrealizable ltlsynt/ltl2dba_psi_7.ltl                  TIMEOUT        10.00s
30/38 unrealizable ltlsynt/ltl2dba_theta_5.ltl                TIMEOUT        10.00s
31/38 unrealizable ltlsynt/ltl2dba_psi_8.ltl                  TIMEOUT        10.00s
32/38 unrealizable ltlsynt/ltl2dba_theta_6.ltl                TIMEOUT        10.00s
33/38 unrealizable ltlsynt/ltl2dba_theta_7.ltl                TIMEOUT        10.00s

** Set 2

 6/38 realizable ltlsynt/SPI.ltl                                OK             3.82s
 7/38 realizable ltlsynt/ltl2dba_E_8.ltl                        OK             0.97s
 8/38 realizable ltlsynt/collector_v1_7.ltl                     OK             2.57s
 9/38 realizable ltlsynt/KitchenTimerV10.ltl                    OK             1.37s
10/38 realizable ltlsynt/ltl2dba_C2_6.ltl                       OK             1.77s
11/38 realizable ltlsynt/simple_arbiter_enc_8.ltl               OK             0.77s
12/38 realizable ltlsynt/GamemodeChooser.ltl                    OK             1.62s
13/38 realizable ltlsynt/KitchenTimerV9.ltl                     OK             2.02s
14/38 realizable ltlsynt/KitchenTimerV7.ltl                     OK             0.52s
15/38 realizable ltlsynt/KitchenTimerV8.ltl                     OK             1.92s
16/38 realizable ltlsynt/full_arbiter_enc_4.ltl                 OK             0.57s
17/38 realizable ltlsynt/ltl2dba_Q_7.ltl                        OK             1.97s
18/38 realizable ltlsynt/narylatch_8.ltl                        OK             1.47s
19/38 realizable ltlsynt/ltl2dba_S_8.ltl                        OK             1.17s
20/38 realizable ltlsynt/TwoCountersInRangeA6.ltl               OK             3.47s
21/38 realizable ltlsynt/SensorSubmodulChooser.ltl              OK             1.52s


** Set 3

22/38 realizable ltlsynt/ltl2dba_C2_12.ltl                      TIMEOUT        10.00s
23/38 realizable ltlsynt/generalized_buffer_2.ltl               TIMEOUT        10.00s
24/38 realizable ltlsynt/amba_decomposed_lock_8.ltl             OK             4.93s
25/38 realizable ltlsynt/Automata.ltl                           OK             0.03s
26/38 realizable ltlsynt/KitchenTimerV7.ltl                     OK             0.52s
27/38 realizable ltlsynt/full_arbiter_enc_4.ltl                 OK             0.57s
28/38 realizable ltlsynt/load_balancer_6.ltl                    TIMEOUT        10.00s
34/38 unrealizable ltlsynt/OneCounterGui.ltl                  OK             0.07s
35/38 unrealizable ltlsynt/detector_unreal_12.ltl             TIMEOUT        10.00s
36/38 unrealizable ltlsynt/OneCounterGuiA1.ltl                OK             0.12s
37/38 unrealizable ltlsynt/ltl2dba_psi_12.ltl                 TIMEOUT        10.01s
38/38 unrealizable ltlsynt/generalized_buffer_unreal1_2_2.ltl TIMEOUT        10.00s



* Strix

** Set 1

 1/10 Acacia_Bonsai:strix+strix/set1+strix/realizable/set1+strix/realizable / strix/ltl2dba_U2_6.ltl        OK             0.12s
 2/10 Acacia_Bonsai:strix+strix/set1+strix/realizable/set1+strix/realizable / strix/ltl2dba_U1_5.ltl        OK             0.22s
 3/10 Acacia_Bonsai:strix+strix/set1+strix/realizable/set1+strix/realizable / strix/ltl2dba02.ltl           OK             0.17s
 4/10 Acacia_Bonsai:strix+strix/set1+strix/realizable/set1+strix/realizable / strix/ltl2dba_U2_7.ltl        OK             0.17s
 5/10 Acacia_Bonsai:strix+strix/set1+strix/realizable/set1+strix/realizable / strix/ltl2dba_U2_8.ltl        OK             0.27s
 6/10 Acacia_Bonsai:strix+strix/set1+strix/unrealizable/set1+strix/unrealizable / strix/ltl2dba_psi_7.ltl   OK             0.12s
 7/10 Acacia_Bonsai:strix+strix/set1+strix/unrealizable/set1+strix/unrealizable / strix/ltl2dba_theta_5.ltl OK             0.12s
 8/10 Acacia_Bonsai:strix+strix/set1+strix/unrealizable/set1+strix/unrealizable / strix/ltl2dba_psi_8.ltl   OK             0.12s
 9/10 Acacia_Bonsai:strix+strix/set1+strix/unrealizable/set1+strix/unrealizable / strix/ltl2dba_theta_6.ltl OK             0.12s
10/10 Acacia_Bonsai:strix+strix/set1+strix/unrealizable/set1+strix/unrealizable / strix/ltl2dba_theta_7.ltl OK             0.12s

** Set 2

 1/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/SPI.ltl                   OK             0.32s
 2/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/ltl2dba_E_8.ltl           OK             0.62s
 3/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/collector_v1_7.ltl        OK             5.93s
 4/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/KitchenTimerV10.ltl       OK             6.23s
 5/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/ltl2dba_C2_6.ltl          OK             0.12s
 6/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/simple_arbiter_enc_8.ltl  TIMEOUT        15.00s
 7/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/GamemodeChooser.ltl       OK             0.27s
 8/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/KitchenTimerV9.ltl        OK             5.63s
 9/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/KitchenTimerV7.ltl        OK             3.47s
10/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/KitchenTimerV8.ltl        OK             3.87s
11/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/full_arbiter_enc_4.ltl    OK             0.97s
12/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/ltl2dba_Q_7.ltl           TIMEOUT        15.00s
13/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/narylatch_8.ltl           OK             7.33s
14/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/ltl2dba_S_8.ltl           OK             6.18s
15/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/TwoCountersInRangeA6.ltl  OK             1.57s
16/16 Acacia_Bonsai:strix+strix/set2+strix/realizable/set2+strix/realizable / strix/SensorSubmodulChooser.ltl OK             0.27s

** Set 3

 1/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/ltl2dba_C2_12.ltl                      OK             0.57s
 2/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/generalized_buffer_2.ltl               TIMEOUT        15.00s
 3/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/amba_decomposed_lock_8.ltl             OK             1.52s
 4/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/Automata.ltl                           OK             0.32s
 5/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/KitchenTimerV7.ltl                     OK             3.58s
 6/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/full_arbiter_enc_4.ltl                 OK             1.32s
 7/12 Acacia_Bonsai:strix+strix/set3+strix/realizable/set3+strix/realizable / strix/load_balancer_6.ltl                    TIMEOUT        15.00s
 8/12 Acacia_Bonsai:strix+strix/set3+strix/unrealizable/set3+strix/unrealizable / strix/OneCounterGui.ltl                  OK             0.32s
 9/12 Acacia_Bonsai:strix+strix/set3+strix/unrealizable/set3+strix/unrealizable / strix/detector_unreal_12.ltl             OK             0.47s
10/12 Acacia_Bonsai:strix+strix/set3+strix/unrealizable/set3+strix/unrealizable / strix/OneCounterGuiA1.ltl                OK             0.97s
11/12 Acacia_Bonsai:strix+strix/set3+strix/unrealizable/set3+strix/unrealizable / strix/ltl2dba_psi_12.ltl                 OK             0.22s
12/12 Acacia_Bonsai:strix+strix/set3+strix/unrealizable/set3+strix/unrealizable / strix/generalized_buffer_unreal1_2_2.ltl OK             14.71s


* Benchmarks before 2020/12/16                                      :ARCHIVE:
with vector_vector {

with PRE_HAT_ACTION_CACHE, without PRE_HAT_CACHE

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.82s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             1.67s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             1.72s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             2.07s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             3.37s
 6/10 realizable/ltl2dba02.ltl         OK             3.72s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             4.82s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             5.93s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             13.29s
10/10 realizable/ltl2dba_U2_8.ltl      OK             21.26s

with PRE_HAT_ACTION_CACHE, with PRE_HAT_CACHE

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             1.42s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             3.17s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             2.67s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             3.67s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             4.12s
 6/10 realizable/ltl2dba02.ltl         OK             4.27s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             7.08s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             10.39s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             18.00s
10/10 realizable/ltl2dba_U2_8.ltl      TIMEOUT        30.00s

without PRE_HAT_ACTION_CACHE, without PRE_HAT_CACHE

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             1.07s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             2.37s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             2.07s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             2.67s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             5.53s
 6/10 realizable/ltl2dba02.ltl         OK             3.97s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             5.43s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             8.28s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             13.94s
10/10 realizable/ltl2dba_U2_8.ltl      OK             27.97s

}

with vector_simd {

with PRE_HAT_ACTION_CACHE

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.72s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             1.22s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             1.37s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             1.87s
 5/10 realizable/ltl2dba_U1_5.ltl      FAIL           0.32s (exit status 1)
 6/10 realizable/ltl2dba02.ltl         FAIL           0.32s (exit status 1)
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             3.77s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             4.27s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             10.08s
10/10 realizable/ltl2dba_U2_8.ltl      FAIL           0.32s (exit status 1)
}

with vector_simd_array<50 and k_bounded_safety_aut {
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.77s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             1.32s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             1.37s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             1.87s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             2.57s
 6/10 realizable/ltl2dba02.ltl         OK             3.87s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             3.67s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             4.62s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             10.04s
10/10 realizable/ltl2dba_U2_8.ltl      OK             17.35s
}

with vector_simd_array<50 and k_bounded_safety_aut_2step_nosplit {
  with sets of vectors of actions: {
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.37s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.87s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.62s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.62s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             1.82s
 6/10 realizable/ltl2dba02.ltl         OK             4.17s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             1.63s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             3.07s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             3.92s
10/10 realizable/ltl2dba_U2_8.ltl      OK             15.75s
  }
  with sets of sets of actions: {
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.32s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.77s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.62s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.62s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             1.42s
 6/10 realizable/ltl2dba02.ltl         OK             3.17s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             1.52s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             2.87s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             3.82s
10/10 realizable/ltl2dba_U2_8.ltl      OK             11.54s

with type = char {
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.27s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.42s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.42s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.57s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.67s
 6/10 realizable/ltl2dba02.ltl         OK             1.07s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             1.02s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             1.27s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             2.37s
10/10 realizable/ltl2dba_U2_8.ltl      OK             4.78s

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.22s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.37s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.37s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.47s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.62s
 6/10 realizable/ltl2dba02.ltl         OK             1.12s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             0.82s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             1.22s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             1.97s
10/10 realizable/ltl2dba_U2_8.ltl      OK             4.52s

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.12s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.27s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.12s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.22s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.77s
 6/10 realizable/ltl2dba02.ltl         OK             0.57s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             1.72s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             1.17s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             3.07s
10/10 realizable/ltl2dba_U2_8.ltl      OK             2.67s


without-simd{
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.17s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.27s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.12s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.22s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.77s
 6/10 realizable/ltl2dba02.ltl         OK             0.57s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             1.32s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             1.17s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             3.42s
10/10 realizable/ltl2dba_U2_8.ltl      OK             2.82s
}
with-simd{
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.12s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.12s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.12s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.22s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.27s
 6/10 realizable/ltl2dba02.ltl         OK             0.17s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             0.77s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             0.37s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             1.57s
10/10 realizable/ltl2dba_U2_8.ltl      OK             0.77s
}


  }

{ // two opts

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.12s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.07s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.22s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.22s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.07s
 6/10 realizable/ltl2dba02.ltl         OK             0.17s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             0.52s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             0.32s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             1.22s
10/10 realizable/ltl2dba_U2_8.ltl      OK             0.52s

 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             0.12s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.07s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             0.22s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             0.17s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.07s
 6/10 realizable/ltl2dba02.ltl         OK             0.12s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             0.47s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             0.12s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             1.17s
10/10 realizable/ltl2dba_U2_8.ltl      OK             0.17s

}

}




acacia-plus {
 1/10 unrealizable/ltl2dba_psi_7.ltl   OK             1.17s
 2/10 realizable/ltl2dba_U2_6.ltl      OK             0.42s
 3/10 unrealizable/ltl2dba_theta_5.ltl OK             1.87s
 4/10 unrealizable/ltl2dba_psi_8.ltl   OK             6.23s
 5/10 realizable/ltl2dba_U1_5.ltl      OK             0.47s
 6/10 realizable/ltl2dba02.ltl         OK             0.62s
 7/10 unrealizable/ltl2dba_theta_6.ltl OK             5.43s
 8/10 realizable/ltl2dba_U2_7.ltl      OK             0.47s
 9/10 unrealizable/ltl2dba_theta_7.ltl OK             19.06s
10/10 realizable/ltl2dba_U2_8.ltl      OK             0.97s
}





--------------------------------------------------------------------------------

{ ltlsynt
 1/16 realizable/SPI.ltl                   OK             5.43s
 2/16 realizable/ltl2dba_E_8.ltl           OK             1.17s
 3/16 realizable/collector_v1_7.ltl        OK             3.72s
 4/16 realizable/KitchenTimerV10.ltl       OK             1.77s
 5/16 realizable/ltl2dba_C2_6.ltl          OK             2.32s
 6/16 realizable/simple_arbiter_enc_8.ltl  OK             0.87s
 7/16 realizable/GamemodeChooser.ltl       OK             2.17s
 8/16 realizable/KitchenTimerV9.ltl        OK             2.77s
 9/16 realizable/KitchenTimerV7.ltl        OK             0.72s
10/16 realizable/KitchenTimerV8.ltl        OK             2.53s
11/16 realizable/full_arbiter_enc_4.ltl    OK             0.67s
12/16 realizable/ltl2dba_Q_7.ltl           OK             2.62s
13/16 realizable/narylatch_8.ltl           OK             1.92s
14/16 realizable/ltl2dba_S_8.ltl           OK             1.57s
15/16 realizable/TwoCountersInRangeA6.ltl  OK             4.78s
16/16 realizable/SensorSubmodulChooser.ltl OK             2.07s
}

{ ab
 1/16 realizable/SPI.ltl                   TIMEOUT        9.00s
 2/16 realizable/ltl2dba_E_8.ltl           TIMEOUT        9.01s
 3/16 realizable/collector_v1_7.ltl        OK             0.42s
 4/16 realizable/KitchenTimerV10.ltl       TIMEOUT        9.01s
 5/16 realizable/ltl2dba_C2_6.ltl          OK             0.04s
 6/16 realizable/simple_arbiter_enc_8.ltl  TIMEOUT        9.00s
 7/16 realizable/GamemodeChooser.ltl       TIMEOUT        9.00s
 8/16 realizable/KitchenTimerV9.ltl        TIMEOUT        9.01s
 9/16 realizable/KitchenTimerV7.ltl        OK             2.42s
10/16 realizable/KitchenTimerV8.ltl        TIMEOUT        9.00s
11/16 realizable/full_arbiter_enc_4.ltl    OK             4.78s
12/16 realizable/ltl2dba_Q_7.ltl           TIMEOUT        9.01s
13/16 realizable/narylatch_8.ltl           TIMEOUT        9.00s
14/16 realizable/ltl2dba_S_8.ltl           OK             0.77s
15/16 realizable/TwoCountersInRangeA6.ltl  TIMEOUT        9.00s
16/16 realizable/SensorSubmodulChooser.ltl TIMEOUT        9.01s
}
