Protel Design System Design Rule Check
PCB File : G:\BalanceCar\BalanceCar_PCB\BalanceCar_pcb.PcbDoc
Date     : 2022/10/5
Time     : 11:35:12

Processing Rule : Clearance Constraint (Gap=5mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=30mil) (InNet('3.3V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=20mil) (InNet('PIC5V'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (IsPad)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=130mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad D7-1(1575.056mil,784.969mil) on Top Layer And Pad D7-2(1516.002mil,784.969mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad D7-2(1516.002mil,784.969mil) on Top Layer And Pad D7-3(1456.946mil,784.969mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad D7-4(1456.946mil,627.449mil) on Top Layer And Pad D7-5(1516.002mil,627.449mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.81mil < 10mil) Between Pad D7-5(1516.002mil,627.449mil) on Top Layer And Pad D7-6(1575.056mil,627.449mil) on Top Layer [Top Solder] Mask Sliver [3.81mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad FPC1-1(183.49mil,-943.337mil) on Top Layer And Pad FPC1-2(183.49mil,-923.647mil) on Top Layer [Top Solder] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.931mil < 10mil) Between Pad FPC1-2(183.49mil,-923.647mil) on Top Layer And Pad FPC1-3(183.49mil,-903.967mil) on Top Layer [Top Solder] Mask Sliver [3.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad FPC1-3(183.49mil,-903.967mil) on Top Layer And Pad FPC1-4(183.49mil,-884.277mil) on Top Layer [Top Solder] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.931mil < 10mil) Between Pad FPC1-4(183.49mil,-884.277mil) on Top Layer And Pad FPC1-5(183.49mil,-864.597mil) on Top Layer [Top Solder] Mask Sliver [3.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad FPC1-5(183.49mil,-864.597mil) on Top Layer And Pad FPC1-6(183.49mil,-844.907mil) on Top Layer [Top Solder] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.931mil < 10mil) Between Pad FPC1-6(183.49mil,-844.907mil) on Top Layer And Pad FPC1-7(183.49mil,-825.227mil) on Top Layer [Top Solder] Mask Sliver [3.931mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.941mil < 10mil) Between Pad FPC1-7(183.49mil,-825.227mil) on Top Layer And Pad FPC1-8(183.49mil,-805.537mil) on Top Layer [Top Solder] Mask Sliver [3.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad K1-1(1713.5mil,-1171.5mil) on Top Layer And Pad K1-3(1688.9mil,-1110.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad K1-2(1532.4mil,-1171.5mil) on Top Layer And Pad K1-4(1557mil,-1110.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad K2-1(1378.5mil,-1171.5mil) on Top Layer And Pad K2-3(1353.9mil,-1110.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad K2-2(1197.4mil,-1171.5mil) on Top Layer And Pad K2-4(1222mil,-1110.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad K3-1(2048.5mil,-1171.5mil) on Top Layer And Pad K3-3(2023.9mil,-1110.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad K3-2(1867.4mil,-1171.5mil) on Top Layer And Pad K3-4(1892mil,-1110.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.778mil < 10mil) Between Pad U10-1(2223.722mil,359.021mil) on Top Layer And Pad U10-2(2186.323mil,359.023mil) on Top Layer [Top Solder] Mask Sliver [5.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.778mil < 10mil) Between Pad U10-2(2186.323mil,359.023mil) on Top Layer And Pad U10-3(2148.923mil,359.025mil) on Top Layer [Top Solder] Mask Sliver [5.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-1(1794.728mil,-539.317mil) on Top Layer And Pad U11-2(1814.423mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-10(1971.902mil,-539.317mil) on Top Layer And Pad U11-11(1991.577mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-10(1971.902mil,-539.317mil) on Top Layer And Pad U11-9(1952.207mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-11(1991.577mil,-539.317mil) on Top Layer And Pad U11-12(2011.272mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-13(2070.322mil,-480.273mil) on Top Layer And Pad U11-14(2070.317mil,-460.583mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-14(2070.317mil,-460.583mil) on Top Layer And Pad U11-15(2070.322mil,-440.903mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-15(2070.322mil,-440.903mil) on Top Layer And Pad U11-16(2070.317mil,-421.213mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-16(2070.317mil,-421.213mil) on Top Layer And Pad U11-17(2070.322mil,-401.533mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-17(2070.322mil,-401.533mil) on Top Layer And Pad U11-18(2070.317mil,-381.843mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-18(2070.317mil,-381.843mil) on Top Layer And Pad U11-19(2070.323mil,-362.163mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-19(2070.323mil,-362.163mil) on Top Layer And Pad U11-20(2070.318mil,-342.473mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-2(1814.423mil,-539.317mil) on Top Layer And Pad U11-3(1834.098mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-20(2070.318mil,-342.473mil) on Top Layer And Pad U11-21(2070.323mil,-322.793mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-21(2070.323mil,-322.793mil) on Top Layer And Pad U11-22(2070.318mil,-303.103mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-22(2070.318mil,-303.103mil) on Top Layer And Pad U11-23(2070.323mil,-283.423mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-23(2070.323mil,-283.423mil) on Top Layer And Pad U11-24(2070.318mil,-263.733mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-25(2011.272mil,-204.683mil) on Top Layer And Pad U11-26(1991.577mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-26(1991.577mil,-204.683mil) on Top Layer And Pad U11-27(1971.902mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-27(1971.902mil,-204.683mil) on Top Layer And Pad U11-28(1952.207mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-28(1952.207mil,-204.683mil) on Top Layer And Pad U11-29(1932.532mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-29(1932.532mil,-204.683mil) on Top Layer And Pad U11-30(1912.837mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-3(1834.098mil,-539.317mil) on Top Layer And Pad U11-4(1853.793mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U11-30(1912.837mil,-204.683mil) on Top Layer And Pad U11-31(1893.163mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-31(1893.163mil,-204.683mil) on Top Layer And Pad U11-32(1873.468mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-32(1873.468mil,-204.683mil) on Top Layer And Pad U11-33(1853.793mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-33(1853.793mil,-204.683mil) on Top Layer And Pad U11-34(1834.098mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-34(1834.098mil,-204.683mil) on Top Layer And Pad U11-35(1814.423mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-35(1814.423mil,-204.683mil) on Top Layer And Pad U11-36(1794.728mil,-204.683mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-37(1735.678mil,-263.727mil) on Top Layer And Pad U11-38(1735.683mil,-283.417mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-38(1735.683mil,-283.417mil) on Top Layer And Pad U11-39(1735.678mil,-303.097mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-39(1735.678mil,-303.097mil) on Top Layer And Pad U11-40(1735.683mil,-322.787mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-4(1853.793mil,-539.317mil) on Top Layer And Pad U11-5(1873.468mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-40(1735.683mil,-322.787mil) on Top Layer And Pad U11-41(1735.678mil,-342.467mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-41(1735.678mil,-342.467mil) on Top Layer And Pad U11-42(1735.683mil,-362.157mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-42(1735.683mil,-362.157mil) on Top Layer And Pad U11-43(1735.677mil,-381.837mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-43(1735.677mil,-381.837mil) on Top Layer And Pad U11-44(1735.682mil,-401.527mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-44(1735.682mil,-401.527mil) on Top Layer And Pad U11-45(1735.677mil,-421.207mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-45(1735.677mil,-421.207mil) on Top Layer And Pad U11-46(1735.682mil,-440.897mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U11-46(1735.682mil,-440.897mil) on Top Layer And Pad U11-47(1735.677mil,-460.577mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U11-47(1735.677mil,-460.577mil) on Top Layer And Pad U11-48(1735.682mil,-480.267mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-5(1873.468mil,-539.317mil) on Top Layer And Pad U11-6(1893.163mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U11-6(1893.163mil,-539.317mil) on Top Layer And Pad U11-7(1912.837mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U11-7(1912.837mil,-539.317mil) on Top Layer And Pad U11-8(1932.532mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U11-8(1932.532mil,-539.317mil) on Top Layer And Pad U11-9(1952.207mil,-539.317mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.961mil < 10mil) Between Pad U13-13(1800.874mil,278.339mil) on Bottom Layer And Pad U13-14(1749.693mil,211.409mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad U8-1(-39.37mil,-62.008mil) on Top Layer And Pad U8-18(0mil,0mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U8-1(-39.37mil,-62.008mil) on Top Layer And Pad U8-24(-62.008mil,-39.37mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U8-12(62.008mil,39.37mil) on Top Layer And Pad U8-13(39.37mil,62.008mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad U8-13(39.37mil,62.008mil) on Top Layer And Pad U8-18(0mil,0mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-14(23.622mil,62.008mil) on Top Layer And Pad U8-18(0mil,0mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-15(7.874mil,62.008mil) on Top Layer And Pad U8-18(0mil,0mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-16(-7.874mil,62.008mil) on Top Layer And Pad U8-18(0mil,0mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-17(-23.622mil,62.008mil) on Top Layer And Pad U8-18(0mil,0mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad U8-18(0mil,0mil) on Top Layer And Pad U8-18(-39.37mil,62.008mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-18(0mil,0mil) on Top Layer And Pad U8-2(-23.622mil,-62.008mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-18(0mil,0mil) on Top Layer And Pad U8-3(-7.874mil,-62.008mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-18(0mil,0mil) on Top Layer And Pad U8-4(7.874mil,-62.008mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U8-18(0mil,0mil) on Top Layer And Pad U8-5(23.622mil,-62.008mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad U8-18(0mil,0mil) on Top Layer And Pad U8-6(39.37mil,-62.008mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U8-18(-39.37mil,62.008mil) on Top Layer And Pad U8-19(-62.008mil,39.37mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U8-6(39.37mil,-62.008mil) on Top Layer And Pad U8-7(62.008mil,-39.37mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad USB1-A1(2045.6mil,622mil) on Top Layer And Pad USB1-A4(2045.6mil,653.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.8mil < 10mil) Between Pad USB1-A12(2045.6mil,874mil) on Top Layer And Pad USB1-A9(2045.6mil,842.5mil) on Top Layer [Top Solder] Mask Sliver [7.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.85mil < 10mil) Between Pad USB1-A4(2045.6mil,653.5mil) on Top Layer And Pad USB1-B8(2045.5mil,679.1mil) on Top Layer [Top Solder] Mask Sliver [5.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A5(2045.6mil,698.8mil) on Top Layer And Pad USB1-B7(2045.6mil,718.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A5(2045.6mil,698.8mil) on Top Layer And Pad USB1-B8(2045.5mil,679.1mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.8mil < 10mil) Between Pad USB1-A6(2045.6mil,738.2mil) on Top Layer And Pad USB1-A7(2045.6mil,757.8mil) on Top Layer [Top Solder] Mask Sliver [3.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A6(2045.6mil,738.2mil) on Top Layer And Pad USB1-B7(2045.6mil,718.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A7(2045.6mil,757.8mil) on Top Layer And Pad USB1-B6(2045.6mil,777.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A8(2045.5mil,797.2mil) on Top Layer And Pad USB1-B5(2045.6mil,816.9mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A8(2045.5mil,797.2mil) on Top Layer And Pad USB1-B6(2045.6mil,777.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.85mil < 10mil) Between Pad USB1-A9(2045.6mil,842.5mil) on Top Layer And Pad USB1-B5(2045.6mil,816.9mil) on Top Layer [Top Solder] Mask Sliver [5.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.757mil < 10mil) Between Pad Y1-1(1288.316mil,-108.376mil) on Top Layer And Pad Y1-2(1288.316mil,-183.188mil) on Top Layer [Top Solder] Mask Sliver [7.757mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.757mil < 10mil) Between Pad Y2-1(1921.066mil,-746.842mil) on Top Layer And Pad Y2-2(1846.254mil,-746.842mil) on Top Layer [Top Solder] Mask Sliver [7.757mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (-1431.31mil,-39.311mil) from Top Layer to Bottom Layer And Via (-1431.31mil,-78.681mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil] / [Bottom Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (-1431.31mil,-39.311mil) from Top Layer to Bottom Layer And Via (-1470.68mil,-39.311mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil] / [Bottom Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (-1431.31mil,-78.681mil) from Top Layer to Bottom Layer And Via (-1470.68mil,-78.681mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil] / [Bottom Solder] Mask Sliver [7.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.37mil < 10mil) Between Via (-1470.68mil,-39.311mil) from Top Layer to Bottom Layer And Via (-1470.68mil,-78.681mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.37mil] / [Bottom Solder] Mask Sliver [7.37mil]
Rule Violations :97

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1001.763mil,-349.325mil) on Top Overlay And Pad C9-1(-1017.732mil,-364.908mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1001.763mil,445.675mil) on Top Overlay And Pad C1-2(-1017.519mil,430.702mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1001.992mil,360.01mil) on Top Overlay And Pad C1-1(-1017.519mil,375.592mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1001.992mil,-434.99mil) on Top Overlay And Pad C9-2(-1017.732mil,-420.017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1033.259mil,-349.325mil) on Top Overlay And Pad C9-1(-1017.732mil,-364.908mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1033.259mil,445.675mil) on Top Overlay And Pad C1-2(-1017.519mil,430.702mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1033.488mil,360.01mil) on Top Overlay And Pad C1-1(-1017.519mil,375.592mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1033.488mil,-434.99mil) on Top Overlay And Pad C9-2(-1017.732mil,-420.017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (104.74mil,-917.269mil) on Top Overlay And Pad R46-2(89mil,-902.297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (104.969mil,-831.605mil) on Top Overlay And Pad R46-1(89mil,-847.187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1158.716mil,-188.286mil) on Top Overlay And Pad R45-2(1174.472mil,-173.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1158.945mil,-102.622mil) on Top Overlay And Pad R45-1(1174.472mil,-118.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1186.474mil,-346.501mil) on Top Overlay And Pad C32-2(1201.446mil,-362.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1186.474mil,-377.997mil) on Top Overlay And Pad C32-2(1201.446mil,-362.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1186.474mil,-431.873mil) on Top Overlay And Pad C33-2(1201.446mil,-447.629mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1186.474mil,-463.369mil) on Top Overlay And Pad C33-2(1201.446mil,-447.629mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1186.474mil,-517.244mil) on Top Overlay And Pad R30-2(1201.446mil,-533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1186.474mil,-548.74mil) on Top Overlay And Pad R30-2(1201.446mil,-533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1190.212mil,-188.286mil) on Top Overlay And Pad R45-2(1174.472mil,-173.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1190.441mil,-102.622mil) on Top Overlay And Pad R45-1(1174.472mil,-118.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1207.644mil,141.007mil) on Top Overlay And Pad R55-1(1223.226mil,156.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1207.644mil,172.504mil) on Top Overlay And Pad R55-1(1223.226mil,156.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1207.644mil,376.642mil) on Top Overlay And Pad C31-2(1222.616mil,392.382mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1207.644mil,408.138mil) on Top Overlay And Pad C31-2(1222.616mil,392.382mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1207.644mil,454.389mil) on Top Overlay And Pad C30-2(1222.616mil,470.129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1207.644mil,485.885mil) on Top Overlay And Pad C30-2(1222.616mil,470.129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1207.644mil,63.26mil) on Top Overlay And Pad C25-2(1222.616mil,79mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1207.644mil,94.756mil) on Top Overlay And Pad C25-2(1222.616mil,79mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-124.685mil,1084.889mil) on Top Overlay And Pad C8-1(-109.158mil,1069.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-124.914mil,999.225mil) on Top Overlay And Pad C8-2(-109.158mil,1014.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1245.118mil,-711.031mil) on Top Overlay And Pad C26-1(1260.7mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1245.118mil,-742.527mil) on Top Overlay And Pad C26-1(1260.7mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1245.118mil,-788.138mil) on Top Overlay And Pad R56-2(1260.09mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1245.118mil,-819.634mil) on Top Overlay And Pad R56-2(1260.09mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1245.118mil,-865.244mil) on Top Overlay And Pad R54-2(1260.09mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1245.118mil,-896.74mil) on Top Overlay And Pad R54-2(1260.09mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1256.244mil,-236.168mil) on Top Overlay And Pad C2-2(-1272mil,-251.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1256.473mil,-321.832mil) on Top Overlay And Pad C2-1(-1272mil,-306.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1272.138mil,-346.73mil) on Top Overlay And Pad C32-1(1256.556mil,-362.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1272.138mil,-378.226mil) on Top Overlay And Pad C32-1(1256.556mil,-362.257mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1272.138mil,-432.102mil) on Top Overlay And Pad C33-1(1256.556mil,-447.629mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1272.138mil,-463.598mil) on Top Overlay And Pad C33-1(1256.556mil,-447.629mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1272.138mil,-517.473mil) on Top Overlay And Pad R30-1(1256.556mil,-533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1272.138mil,-548.969mil) on Top Overlay And Pad R30-1(1256.556mil,-533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1287.74mil,-236.168mil) on Top Overlay And Pad C2-2(-1272mil,-251.14mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1287.969mil,-321.832mil) on Top Overlay And Pad C2-1(-1272mil,-306.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1293.308mil,140.779mil) on Top Overlay And Pad R55-2(1278.336mil,156.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1293.308mil,172.274mil) on Top Overlay And Pad R55-2(1278.336mil,156.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1293.308mil,376.413mil) on Top Overlay And Pad C31-1(1277.726mil,392.382mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1293.308mil,407.909mil) on Top Overlay And Pad C31-1(1277.726mil,392.382mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1293.308mil,454.16mil) on Top Overlay And Pad C30-1(1277.726mil,470.129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1293.308mil,485.656mil) on Top Overlay And Pad C30-1(1277.726mil,470.129mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1293.308mil,63.031mil) on Top Overlay And Pad C25-1(1277.726mil,79mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1293.308mil,94.527mil) on Top Overlay And Pad C25-1(1277.726mil,79mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1330.782mil,-711.26mil) on Top Overlay And Pad C26-2(1315.81mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1330.782mil,-742.756mil) on Top Overlay And Pad C26-2(1315.81mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1330.782mil,-788.366mil) on Top Overlay And Pad R56-1(1315.2mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1330.782mil,-819.862mil) on Top Overlay And Pad R56-1(1315.2mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1330.782mil,-865.473mil) on Top Overlay And Pad R54-1(1315.2mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1330.782mil,-896.969mil) on Top Overlay And Pad R54-1(1315.2mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.989mil < 10mil) Between Arc (-1341.98mil,-163.11mil) on Top Overlay And Pad U1-1(-1341.984mil,-134.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1346.186mil,107.764mil) on Top Overlay And Pad R3-2(-1361.158mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1346.186mil,139.26mil) on Top Overlay And Pad R3-2(-1361.158mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1390.647mil,-120.449mil) on Top Overlay And Pad C20-2(1406.403mil,-105.477mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1390.647mil,-256.117mil) on Top Overlay And Pad C19-1(1406.616mil,-240.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1390.876mil,-170.453mil) on Top Overlay And Pad C19-2(1406.616mil,-185.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1390.876mil,-34.785mil) on Top Overlay And Pad C20-1(1406.403mil,-50.367mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1412.618mil,-343.244mil) on Top Overlay And Pad R43-2(1427.59mil,-359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1412.618mil,-374.74mil) on Top Overlay And Pad R43-2(1427.59mil,-359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1412.618mil,-507.031mil) on Top Overlay And Pad R50-1(1428.2mil,-523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1412.618mil,-538.527mil) on Top Overlay And Pad R50-1(1428.2mil,-523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1412.618mil,-585.031mil) on Top Overlay And Pad R47-1(1428.2mil,-601mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1412.618mil,-616.527mil) on Top Overlay And Pad R47-1(1428.2mil,-601mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1421.872mil,395.644mil) on Top Overlay And Pad R32-1(1437.841mil,411.226mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1422.101mil,481.308mil) on Top Overlay And Pad R32-2(1437.841mil,466.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1422.143mil,-120.449mil) on Top Overlay And Pad C20-2(1406.403mil,-105.477mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1422.143mil,-256.117mil) on Top Overlay And Pad C19-1(1406.616mil,-240.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1422.372mil,-170.453mil) on Top Overlay And Pad C19-2(1406.616mil,-185.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1422.372mil,-34.785mil) on Top Overlay And Pad C20-1(1406.403mil,-50.367mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1431.85mil,107.993mil) on Top Overlay And Pad R3-1(-1416.268mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1431.85mil,139.489mil) on Top Overlay And Pad R3-1(-1416.268mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1453.368mil,395.644mil) on Top Overlay And Pad R32-1(1437.841mil,411.226mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1453.597mil,481.308mil) on Top Overlay And Pad R32-2(1437.841mil,466.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-148.822mil,14.727mil) on Bottom Overlay And Pad R36-1(-133.24mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (148.822mil,14.957mil) on Bottom Overlay And Pad C15-2(133.85mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (148.822mil,-16.54mil) on Bottom Overlay And Pad C15-2(133.85mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-148.822mil,-16.768mil) on Bottom Overlay And Pad R36-1(-133.24mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-148.822mil,66.094mil) on Bottom Overlay And Pad R34-1(-133.24mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (148.822mil,66.323mil) on Bottom Overlay And Pad R39-2(133.85mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (148.822mil,-67.906mil) on Bottom Overlay And Pad R40-2(133.85mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-148.822mil,-68.135mil) on Bottom Overlay And Pad R35-1(-133.24mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-148.822mil,97.59mil) on Bottom Overlay And Pad R34-1(-133.24mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (148.822mil,97.819mil) on Bottom Overlay And Pad R39-2(133.85mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (148.822mil,-99.402mil) on Bottom Overlay And Pad R40-2(133.85mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-148.822mil,-99.631mil) on Bottom Overlay And Pad R35-1(-133.24mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1498.282mil,-343.473mil) on Top Overlay And Pad R43-1(1482.7mil,-359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1498.282mil,-374.969mil) on Top Overlay And Pad R43-1(1482.7mil,-359mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1498.282mil,-507.26mil) on Top Overlay And Pad R50-2(1483.31mil,-523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1498.282mil,-538.756mil) on Top Overlay And Pad R50-2(1483.31mil,-523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1498.282mil,-585.26mil) on Top Overlay And Pad R47-2(1483.31mil,-601mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1498.282mil,-616.756mil) on Top Overlay And Pad R47-2(1483.31mil,-601mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1499.186mil,107.764mil) on Top Overlay And Pad R10-2(-1514.158mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1499.186mil,139.26mil) on Top Overlay And Pad R10-2(-1514.158mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1499.62mil,395.644mil) on Top Overlay And Pad R29-1(1515.589mil,411.226mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1499.849mil,481.308mil) on Top Overlay And Pad R29-2(1515.589mil,466.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-15.527mil,-831.605mil) on Top Overlay And Pad C21-1(0mil,-847.187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (15.74mil,-917.269mil) on Top Overlay And Pad C21-2(0mil,-902.297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-15.756mil,-917.269mil) on Top Overlay And Pad C21-2(0mil,-902.297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (15.969mil,-831.605mil) on Top Overlay And Pad C21-1(0mil,-847.187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1531.116mil,395.644mil) on Top Overlay And Pad R29-1(1515.589mil,411.226mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1531.345mil,481.308mil) on Top Overlay And Pad R29-2(1515.589mil,466.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1539.031mil,875.17mil) on Top Overlay And Pad R60-1(1555mil,890.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1539.26mil,960.834mil) on Top Overlay And Pad R60-2(1555mil,945.862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1570.527mil,875.17mil) on Top Overlay And Pad R60-1(1555mil,890.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1570.756mil,960.834mil) on Top Overlay And Pad R60-2(1555mil,945.862mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1577.367mil,395.644mil) on Top Overlay And Pad R27-1(1593.336mil,411.226mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1577.596mil,481.308mil) on Top Overlay And Pad R27-2(1593.336mil,466.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1580.118mil,-711.031mil) on Top Overlay And Pad C22-1(1595.7mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1580.118mil,-742.527mil) on Top Overlay And Pad C22-1(1595.7mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1580.118mil,-788.138mil) on Top Overlay And Pad R51-2(1595.09mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1580.118mil,-819.634mil) on Top Overlay And Pad R51-2(1595.09mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1580.118mil,-865.244mil) on Top Overlay And Pad R48-2(1595.09mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1580.118mil,-896.74mil) on Top Overlay And Pad R48-2(1595.09mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1584.85mil,107.993mil) on Top Overlay And Pad R10-1(-1569.268mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1584.85mil,139.489mil) on Top Overlay And Pad R10-1(-1569.268mil,123.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.903mil < 10mil) Between Arc (1586mil,836.209mil) on Top Overlay And Pad D7-1(1575.056mil,784.969mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1607.088mil,-471.972mil) on Top Overlay And Pad R42-2(1622.843mil,-457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1607.088mil,-620.692mil) on Top Overlay And Pad C37-1(1623.056mil,-605.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1607.316mil,-386.308mil) on Top Overlay And Pad R42-1(1622.843mil,-401.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1607.316mil,-535.028mil) on Top Overlay And Pad C37-2(1623.056mil,-550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1608.863mil,395.644mil) on Top Overlay And Pad R27-1(1593.336mil,411.226mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1609.092mil,481.308mil) on Top Overlay And Pad R27-2(1593.336mil,466.336mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1638.583mil,-471.972mil) on Top Overlay And Pad R42-2(1622.843mil,-457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1638.583mil,-620.692mil) on Top Overlay And Pad C37-1(1623.056mil,-605.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1638.812mil,-386.308mil) on Top Overlay And Pad R42-1(1622.843mil,-401.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1638.812mil,-535.028mil) on Top Overlay And Pad C37-2(1623.056mil,-550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1665.782mil,-711.26mil) on Top Overlay And Pad C22-2(1650.81mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1665.782mil,-742.756mil) on Top Overlay And Pad C22-2(1650.81mil,-727mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1665.782mil,-788.366mil) on Top Overlay And Pad R51-1(1650.2mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1665.782mil,-819.862mil) on Top Overlay And Pad R51-1(1650.2mil,-803.894mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1665.782mil,-865.473mil) on Top Overlay And Pad R48-1(1650.2mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1665.782mil,-896.969mil) on Top Overlay And Pad R48-1(1650.2mil,-881mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1715.244mil,390.149mil) on Top Overlay And Pad R33-2(1731mil,405.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1715.473mil,475.813mil) on Top Overlay And Pad R33-1(1731mil,460.231mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1746.74mil,390.149mil) on Top Overlay And Pad R33-2(1731mil,405.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1746.969mil,475.813mil) on Top Overlay And Pad R33-1(1731mil,460.231mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1753.028mil,-100.74mil) on Top Overlay And Pad C35-2(1768mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1753.028mil,-69.244mil) on Top Overlay And Pad C35-2(1768mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1769.828mil,-848.874mil) on Top Overlay And Pad C34-1(1785.41mil,-864.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1769.828mil,-880.37mil) on Top Overlay And Pad C34-1(1785.41mil,-864.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1770.918mil,539.244mil) on Top Overlay And Pad R21-2(-1785.89mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1770.918mil,570.74mil) on Top Overlay And Pad R21-2(-1785.89mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.891mil < 10mil) Between Arc (-1783.79mil,869.22mil) on Top Overlay And Pad U7-1(-1814mil,869.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1797.879mil,390.149mil) on Top Overlay And Pad R37-2(1813.635mil,405.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1798.108mil,475.813mil) on Top Overlay And Pad R37-1(1813.635mil,460.231mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1829.375mil,390.149mil) on Top Overlay And Pad R37-2(1813.635mil,405.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1829.604mil,475.813mil) on Top Overlay And Pad R37-1(1813.635mil,460.231mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1838.692mil,-100.969mil) on Top Overlay And Pad C35-1(1823.11mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1838.692mil,-69.473mil) on Top Overlay And Pad C35-1(1823.11mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1840.828mil,-620.889mil) on Top Overlay And Pad R57-1(1856.41mil,-636.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1840.828mil,-652.385mil) on Top Overlay And Pad R57-1(1856.41mil,-636.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1850.418mil,944.031mil) on Top Overlay And Pad C10-1(-1866mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1850.418mil,975.527mil) on Top Overlay And Pad C10-1(-1866mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1855.492mil,-849.102mil) on Top Overlay And Pad C34-2(1840.52mil,-864.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1855.492mil,-880.598mil) on Top Overlay And Pad C34-2(1840.52mil,-864.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1856.582mil,539.473mil) on Top Overlay And Pad R21-1(-1841mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1856.582mil,570.969mil) on Top Overlay And Pad R21-1(-1841mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1880.513mil,390.149mil) on Top Overlay And Pad R28-1(1896.482mil,405.731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1880.724mil,240.87mil) on Top Overlay And Pad R25-2(1896.48mil,255.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1880.742mil,475.813mil) on Top Overlay And Pad R28-2(1896.482mil,460.841mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1880.953mil,326.534mil) on Top Overlay And Pad R25-1(1896.48mil,310.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1900.548mil,-848.874mil) on Top Overlay And Pad C24-2(1915.52mil,-864.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1900.548mil,-880.37mil) on Top Overlay And Pad C24-2(1915.52mil,-864.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-191.275mil,420.972mil) on Top Overlay And Pad R6-2(-207.031mil,406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-191.275mil,556.972mil) on Top Overlay And Pad R7-2(-207.031mil,542mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-191.504mil,335.308mil) on Top Overlay And Pad R6-1(-207.031mil,350.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-191.504mil,471.308mil) on Top Overlay And Pad R7-1(-207.031mil,486.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1910.028mil,539.244mil) on Top Overlay And Pad R22-2(-1925mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1910.028mil,570.74mil) on Top Overlay And Pad R22-2(-1925mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1912.009mil,390.149mil) on Top Overlay And Pad R28-1(1896.482mil,405.731mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1912.22mil,240.87mil) on Top Overlay And Pad R25-2(1896.48mil,255.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1912.238mil,475.813mil) on Top Overlay And Pad R28-2(1896.482mil,460.841mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1912.449mil,326.534mil) on Top Overlay And Pad R25-1(1896.48mil,310.952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1926.492mil,-621.118mil) on Top Overlay And Pad R57-2(1911.52mil,-636.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1926.492mil,-652.614mil) on Top Overlay And Pad R57-2(1911.52mil,-636.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-1936.082mil,944.26mil) on Top Overlay And Pad C10-2(-1921.11mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-1936.082mil,975.756mil) on Top Overlay And Pad C10-2(-1921.11mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1949.028mil,-100.74mil) on Top Overlay And Pad R52-2(1964mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1949.028mil,-69.244mil) on Top Overlay And Pad R52-2(1964mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (1975.508mil,446.102mil) on Top Overlay And Pad R31-2(1990.48mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (1975.508mil,477.598mil) on Top Overlay And Pad R31-2(1990.48mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1977.898mil,224.315mil) on Top Overlay And Pad R26-1(1993.48mil,239.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1977.898mil,255.811mil) on Top Overlay And Pad R26-1(1993.48mil,239.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (1986.212mil,-849.102mil) on Top Overlay And Pad C24-1(1970.63mil,-864.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (1986.212mil,-880.598mil) on Top Overlay And Pad C24-1(1970.63mil,-864.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-1995.692mil,539.473mil) on Top Overlay And Pad R22-1(-1980.11mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-1995.692mil,570.969mil) on Top Overlay And Pad R22-1(-1980.11mil,555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2034.692mil,-100.969mil) on Top Overlay And Pad R52-1(2019.11mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2034.692mil,-69.473mil) on Top Overlay And Pad R52-1(2019.11mil,-85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-2035.031mil,806.442mil) on Top Overlay And Pad C11-1(-2051mil,790.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-2035.26mil,720.778mil) on Top Overlay And Pad C11-2(-2051mil,735.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2061.172mil,445.873mil) on Top Overlay And Pad R31-1(2045.59mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2061.172mil,477.369mil) on Top Overlay And Pad R31-1(2045.59mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2063.562mil,224.087mil) on Top Overlay And Pad R26-2(2048.59mil,239.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2063.562mil,255.583mil) on Top Overlay And Pad R26-2(2048.59mil,239.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-2066.527mil,806.442mil) on Top Overlay And Pad C11-1(-2051mil,790.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-2066.756mil,720.778mil) on Top Overlay And Pad C11-2(-2051mil,735.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2094.031mil,-724.692mil) on Top Overlay And Pad R49-1(2110mil,-709.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2094.031mil,-857.972mil) on Top Overlay And Pad C23-2(2109.787mil,-843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2094.26mil,-639.028mil) on Top Overlay And Pad R49-2(2110mil,-654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2094.26mil,-772.308mil) on Top Overlay And Pad C23-1(2109.787mil,-787.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-2121.031mil,806.442mil) on Top Overlay And Pad R24-1(-2137mil,790.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-2121.26mil,720.778mil) on Top Overlay And Pad R24-2(-2137mil,735.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2125.527mil,-724.692mil) on Top Overlay And Pad R49-1(2110mil,-709.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2125.527mil,-857.972mil) on Top Overlay And Pad C23-2(2109.787mil,-843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2125.756mil,-639.028mil) on Top Overlay And Pad R49-2(2110mil,-654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2125.756mil,-772.308mil) on Top Overlay And Pad C23-1(2109.787mil,-787.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2132.244mil,-96.972mil) on Top Overlay And Pad C38-2(2148mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2132.473mil,-11.308mil) on Top Overlay And Pad C38-1(2148mil,-26.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2149.088mil,135.315mil) on Top Overlay And Pad C17-1(2164.669mil,150.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2149.088mil,166.811mil) on Top Overlay And Pad C17-1(2164.669mil,150.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2149.088mil,48.315mil) on Top Overlay And Pad C16-1(2164.669mil,63.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2149.088mil,79.811mil) on Top Overlay And Pad C16-1(2164.669mil,63.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2149.698mil,446.102mil) on Top Overlay And Pad C18-2(2164.669mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2149.698mil,477.598mil) on Top Overlay And Pad C18-2(2164.669mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-2152.527mil,806.442mil) on Top Overlay And Pad R24-1(-2137mil,790.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-2152.756mil,720.778mil) on Top Overlay And Pad R24-2(-2137mil,735.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2163.74mil,-96.972mil) on Top Overlay And Pad C38-2(2148mil,-82mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2163.969mil,-11.308mil) on Top Overlay And Pad C38-1(2148mil,-26.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2173.218mil,-282.086mil) on Top Overlay And Pad C36-2(2188.19mil,-297.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2173.218mil,-313.582mil) on Top Overlay And Pad C36-2(2188.19mil,-297.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2173.218mil,-362.086mil) on Top Overlay And Pad R58-2(2188.19mil,-377.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2173.218mil,-393.582mil) on Top Overlay And Pad R58-2(2188.19mil,-377.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2173.218mil,-442.086mil) on Top Overlay And Pad R59-2(2188.19mil,-457.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2173.218mil,-473.582mil) on Top Overlay And Pad R59-2(2188.19mil,-457.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-2207.244mil,806.442mil) on Top Overlay And Pad R23-2(-2223mil,791.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-2207.473mil,720.778mil) on Top Overlay And Pad R23-1(-2223mil,736.36mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2209.055mil,-96.13mil) on Top Overlay And Pad R44-2(2224.811mil,-81.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2209.284mil,-10.466mil) on Top Overlay And Pad R44-1(2224.811mil,-26.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-222.771mil,420.972mil) on Top Overlay And Pad R6-2(-207.031mil,406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-222.771mil,556.972mil) on Top Overlay And Pad R7-2(-207.031mil,542mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2234.751mil,135.087mil) on Top Overlay And Pad C17-2(2219.78mil,150.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2234.751mil,166.583mil) on Top Overlay And Pad C17-2(2219.78mil,150.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (2234.751mil,48.086mil) on Top Overlay And Pad C16-2(2219.78mil,63.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2234.751mil,79.582mil) on Top Overlay And Pad C16-2(2219.78mil,63.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2235.361mil,445.873mil) on Top Overlay And Pad C18-1(2219.78mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2235.361mil,477.369mil) on Top Overlay And Pad C18-1(2219.78mil,461.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-2238.74mil,806.442mil) on Top Overlay And Pad R23-2(-2223mil,791.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-2238.969mil,720.778mil) on Top Overlay And Pad R23-1(-2223mil,736.36mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-223mil,335.308mil) on Top Overlay And Pad R6-1(-207.031mil,350.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-223mil,471.308mil) on Top Overlay And Pad R7-1(-207.031mil,486.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (2240.551mil,-96.13mil) on Top Overlay And Pad R44-2(2224.811mil,-81.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2240.78mil,-10.466mil) on Top Overlay And Pad R44-1(2224.811mil,-26.048mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.788mil < 10mil) Between Arc (2251.322mil,367.84mil) on Top Overlay And Pad U10-1(2223.722mil,359.021mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2258.882mil,-282.315mil) on Top Overlay And Pad C36-1(2243.3mil,-297.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2258.882mil,-313.811mil) on Top Overlay And Pad C36-1(2243.3mil,-297.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2258.882mil,-362.315mil) on Top Overlay And Pad R58-1(2243.3mil,-377.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2258.882mil,-393.811mil) on Top Overlay And Pad R58-1(2243.3mil,-377.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (2258.882mil,-442.315mil) on Top Overlay And Pad R59-1(2243.3mil,-457.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (2258.882mil,-473.811mil) on Top Overlay And Pad R59-1(2243.3mil,-457.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (235.031mil,335.308mil) on Top Overlay And Pad R14-1(251mil,350.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (235.031mil,471.308mil) on Top Overlay And Pad R15-1(251mil,486.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (235.26mil,420.972mil) on Top Overlay And Pad R14-2(251mil,406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (235.26mil,556.972mil) on Top Overlay And Pad R15-2(251mil,542mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (266.527mil,335.308mil) on Top Overlay And Pad R14-1(251mil,350.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (266.527mil,471.308mil) on Top Overlay And Pad R15-1(251mil,486.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (266.756mil,420.972mil) on Top Overlay And Pad R14-2(251mil,406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (266.756mil,556.972mil) on Top Overlay And Pad R15-2(251mil,542mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (328.244mil,-415.082mil) on Top Overlay And Pad C27-2(344mil,-400.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (328.473mil,-329.418mil) on Top Overlay And Pad C27-1(344mil,-345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (359.74mil,-415.082mil) on Top Overlay And Pad C27-2(344mil,-400.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (359.969mil,-329.418mil) on Top Overlay And Pad C27-1(344mil,-345mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (366.244mil,999.225mil) on Top Overlay And Pad R38-2(382mil,1014.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (366.473mil,1084.889mil) on Top Overlay And Pad R38-1(382mil,1069.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (397.74mil,999.225mil) on Top Overlay And Pad R38-2(382mil,1014.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (397.969mil,1084.889mil) on Top Overlay And Pad R38-1(382mil,1069.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-42.832mil,143.354mil) on Bottom Overlay And Pad C14-1(-27.25mil,159.323mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (42.832mil,143.583mil) on Bottom Overlay And Pad C14-2(27.86mil,159.323mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (42.832mil,-145.496mil) on Bottom Overlay And Pad C13-1(27.25mil,-161.465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-42.832mil,-145.725mil) on Bottom Overlay And Pad C13-2(-27.86mil,-161.465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-42.832mil,174.85mil) on Bottom Overlay And Pad C14-1(-27.25mil,159.323mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (42.832mil,175.079mil) on Bottom Overlay And Pad C14-2(27.86mil,159.323mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (42.832mil,-176.992mil) on Bottom Overlay And Pad C13-1(27.25mil,-161.465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-42.832mil,-177.221mil) on Bottom Overlay And Pad C13-2(-27.86mil,-161.465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-436.244mil,107.082mil) on Top Overlay And Pad R12-2(-452mil,92.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-436.244mil,-23.918mil) on Top Overlay And Pad R11-2(-452mil,-38.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-436.473mil,-109.582mil) on Top Overlay And Pad R11-1(-452mil,-94mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-436.473mil,21.418mil) on Top Overlay And Pad R12-1(-452mil,37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-467.74mil,107.082mil) on Top Overlay And Pad R12-2(-452mil,92.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-467.74mil,-23.918mil) on Top Overlay And Pad R11-2(-452mil,-38.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-467.969mil,-109.582mil) on Top Overlay And Pad R11-1(-452mil,-94mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-467.969mil,21.418mil) on Top Overlay And Pad R12-1(-452mil,37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-477.964mil,-349.325mil) on Top Overlay And Pad C6-1(-493.933mil,-364.908mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-477.964mil,445.675mil) on Top Overlay And Pad C5-2(-493.721mil,430.702mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-478.193mil,360.01mil) on Top Overlay And Pad C5-1(-493.721mil,375.592mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-478.193mil,-434.99mil) on Top Overlay And Pad C6-2(-493.933mil,-420.017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (506.244mil,248.918mil) on Top Overlay And Pad C28-2(522mil,263.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (506.473mil,334.582mil) on Top Overlay And Pad C28-1(522mil,319mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-509.461mil,-349.325mil) on Top Overlay And Pad C6-1(-493.933mil,-364.908mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-509.461mil,445.675mil) on Top Overlay And Pad C5-2(-493.721mil,430.702mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-509.69mil,360.01mil) on Top Overlay And Pad C5-1(-493.721mil,375.592mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-509.69mil,-434.99mil) on Top Overlay And Pad C6-2(-493.933mil,-420.017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (537.74mil,248.918mil) on Top Overlay And Pad C28-2(522mil,263.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (537.969mil,334.582mil) on Top Overlay And Pad C28-1(522mil,319mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.392mil < 10mil) Between Arc (-59mil,-60mil) on Top Overlay And Pad U8-1(-39.37mil,-62.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.83mil < 10mil) Between Arc (-59mil,-60mil) on Top Overlay And Pad U8-24(-62.008mil,-39.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (63.158mil,14.727mil) on Bottom Overlay And Pad C15-1(78.74mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-63.158mil,14.957mil) on Bottom Overlay And Pad R36-2(-78.13mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-63.158mil,-16.54mil) on Bottom Overlay And Pad R36-2(-78.13mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (63.158mil,-16.768mil) on Bottom Overlay And Pad C15-1(78.74mil,-0.8mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (63.158mil,66.094mil) on Bottom Overlay And Pad R39-1(78.74mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-63.158mil,66.323mil) on Bottom Overlay And Pad R34-2(-78.13mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-63.158mil,-67.906mil) on Bottom Overlay And Pad R35-2(-78.13mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (63.158mil,-68.135mil) on Bottom Overlay And Pad R40-1(78.74mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (63.158mil,97.59mil) on Bottom Overlay And Pad R39-1(78.74mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-63.158mil,97.819mil) on Bottom Overlay And Pad R34-2(-78.13mil,82.063mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-63.158mil,-99.402mil) on Bottom Overlay And Pad R35-2(-78.13mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (63.158mil,-99.631mil) on Bottom Overlay And Pad R40-1(78.74mil,-83.662mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-665.807mil,164.094mil) on Top Overlay And Pad R13-1(-681.389mil,180.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-665.807mil,195.59mil) on Top Overlay And Pad R13-1(-681.389mil,180.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (73.244mil,-917.269mil) on Top Overlay And Pad R46-2(89mil,-902.297mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (73.473mil,-831.605mil) on Top Overlay And Pad R46-1(89mil,-847.187mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-751.471mil,164.323mil) on Top Overlay And Pad R13-2(-736.499mil,180.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-751.471mil,195.819mil) on Top Overlay And Pad R13-2(-736.499mil,180.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (762.031mil,248.918mil) on Top Overlay And Pad R53-1(778mil,264.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (762.26mil,334.582mil) on Top Overlay And Pad R53-2(778mil,319.61mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.312mil < 10mil) Between Arc (763mil,719.004mil) on Top Overlay And Pad B1-1(581.898mil,719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.312mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.822mil < 10mil) Between Arc (763mil,719.004mil) on Top Overlay And Pad B1-2(944.102mil,719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.428mil < 10mil) Between Arc (763mil,719mil) on Top Overlay And Pad B1-1(581.898mil,719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.428mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.909mil < 10mil) Between Arc (763mil,719mil) on Top Overlay And Pad B1-2(944.102mil,719mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-781.028mil,-162.26mil) on Top Overlay And Pad R20-2(-796mil,-178mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-781.028mil,-193.756mil) on Top Overlay And Pad R20-2(-796mil,-178mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (793.527mil,248.918mil) on Top Overlay And Pad R53-1(778mil,264.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (793.756mil,334.582mil) on Top Overlay And Pad R53-2(778mil,319.61mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-866.692mil,-162.031mil) on Top Overlay And Pad R20-1(-851.11mil,-178mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-866.692mil,-193.527mil) on Top Overlay And Pad R20-1(-851.11mil,-178mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-896.244mil,107.082mil) on Top Overlay And Pad R5-2(-912mil,92.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (-896.244mil,-23.918mil) on Top Overlay And Pad R4-2(-912mil,-38.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-896.473mil,-109.582mil) on Top Overlay And Pad R4-1(-912mil,-94mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (-896.473mil,21.418mil) on Top Overlay And Pad R5-1(-912mil,37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-927.74mil,107.082mil) on Top Overlay And Pad R5-2(-912mil,92.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-927.74mil,-23.918mil) on Top Overlay And Pad R4-2(-912mil,-38.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-927.969mil,-109.582mil) on Top Overlay And Pad R4-1(-912mil,-94mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-927.969mil,21.418mil) on Top Overlay And Pad R5-1(-912mil,37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (-93.189mil,1084.889mil) on Top Overlay And Pad C8-1(-109.158mil,1069.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (-93.418mil,999.225mil) on Top Overlay And Pad C8-2(-109.158mil,1014.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (939.244mil,248.918mil) on Top Overlay And Pad C29-2(955mil,263.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (939.473mil,334.582mil) on Top Overlay And Pad C29-1(955mil,319mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (960.031mil,410.168mil) on Top Overlay And Pad R41-1(976mil,425.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (960.26mil,495.832mil) on Top Overlay And Pad R41-2(976mil,480.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (970.74mil,248.918mil) on Top Overlay And Pad C29-2(955mil,263.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (970.969mil,334.582mil) on Top Overlay And Pad C29-1(955mil,319mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (991.527mil,410.168mil) on Top Overlay And Pad R41-1(976mil,425.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (991.756mil,495.832mil) on Top Overlay And Pad R41-2(976mil,480.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C10-1(-1866mil,960mil) on Top Layer And Track (-1838.222mil,944.031mil)(-1838.222mil,975.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C10-1(-1866mil,960mil) on Top Layer And Track (-1881.916mil,931.833mil)(-1850.42mil,931.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C10-1(-1866mil,960mil) on Top Layer And Track (-1881.916mil,987.723mil)(-1850.42mil,987.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C10-2(-1921.11mil,960mil) on Top Layer And Track (-1936.084mil,932.062mil)(-1904.589mil,932.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C10-2(-1921.11mil,960mil) on Top Layer And Track (-1936.084mil,987.954mil)(-1904.589mil,987.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C10-2(-1921.11mil,960mil) on Top Layer And Track (-1948.28mil,944.261mil)(-1948.28mil,975.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C1-1(-1017.519mil,375.592mil) on Top Layer And Track (-1033.488mil,347.815mil)(-1001.993mil,347.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C1-1(-1017.519mil,375.592mil) on Top Layer And Track (-1045.686mil,360.012mil)(-1045.686mil,391.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C1-1(-1017.519mil,375.592mil) on Top Layer And Track (-989.796mil,360.012mil)(-989.796mil,391.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C11-1(-2051mil,790.86mil) on Top Layer And Track (-2022.833mil,774.944mil)(-2022.833mil,806.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C11-1(-2051mil,790.86mil) on Top Layer And Track (-2066.526mil,818.638mil)(-2035.031mil,818.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C11-1(-2051mil,790.86mil) on Top Layer And Track (-2078.723mil,774.944mil)(-2078.723mil,806.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C11-2(-2051mil,735.75mil) on Top Layer And Track (-2023.062mil,720.776mil)(-2023.062mil,752.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C11-2(-2051mil,735.75mil) on Top Layer And Track (-2066.758mil,708.58mil)(-2035.261mil,708.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C11-2(-2051mil,735.75mil) on Top Layer And Track (-2078.954mil,720.776mil)(-2078.954mil,752.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C1-2(-1017.519mil,430.702mil) on Top Layer And Track (-1033.258mil,457.873mil)(-1001.761mil,457.873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C1-2(-1017.519mil,430.702mil) on Top Layer And Track (-1045.457mil,414.182mil)(-1045.457mil,445.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C1-2(-1017.519mil,430.702mil) on Top Layer And Track (-989.565mil,414.182mil)(-989.565mil,445.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C12-1(-1666mil,1030mil) on Top Layer And Track (-1697.739mil,1053.914mil)(-1697.739mil,1107.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C12-1(-1666mil,1030mil) on Top Layer And Track (-1697.739mil,952.046mil)(-1697.739mil,1006.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C12-2(-1463.638mil,1030mil) on Top Layer And Track (-1431.899mil,1053.914mil)(-1431.899mil,1162.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C12-2(-1463.638mil,1030mil) on Top Layer And Track (-1431.899mil,897.08mil)(-1431.899mil,1006.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C13-1(27.25mil,-161.465mil) on Bottom Layer And Track (11.334mil,-133.298mil)(42.83mil,-133.298mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C13-1(27.25mil,-161.465mil) on Bottom Layer And Track (11.334mil,-189.188mil)(42.83mil,-189.188mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C13-1(27.25mil,-161.465mil) on Bottom Layer And Track (55.028mil,-176.991mil)(55.028mil,-145.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C13-2(-27.86mil,-161.465mil) on Bottom Layer And Track (-42.834mil,-133.527mil)(-11.339mil,-133.527mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C13-2(-27.86mil,-161.465mil) on Bottom Layer And Track (-42.834mil,-189.419mil)(-11.339mil,-189.419mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C13-2(-27.86mil,-161.465mil) on Bottom Layer And Track (-55.03mil,-177.223mil)(-55.03mil,-145.726mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C14-1(-27.25mil,159.323mil) on Bottom Layer And Track (-42.83mil,131.156mil)(-11.334mil,131.156mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C14-1(-27.25mil,159.323mil) on Bottom Layer And Track (-42.83mil,187.046mil)(-11.334mil,187.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C14-1(-27.25mil,159.323mil) on Bottom Layer And Track (-55.028mil,143.354mil)(-55.028mil,174.849mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C14-2(27.86mil,159.323mil) on Bottom Layer And Track (11.339mil,131.385mil)(42.834mil,131.385mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C14-2(27.86mil,159.323mil) on Bottom Layer And Track (11.339mil,187.277mil)(42.834mil,187.277mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C14-2(27.86mil,159.323mil) on Bottom Layer And Track (55.03mil,143.584mil)(55.03mil,175.081mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C15-1(78.74mil,-0.8mil) on Bottom Layer And Track (50.962mil,-16.768mil)(50.962mil,14.726mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C15-1(78.74mil,-0.8mil) on Bottom Layer And Track (63.16mil,26.924mil)(94.656mil,26.924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C15-1(78.74mil,-0.8mil) on Bottom Layer And Track (63.16mil,-28.966mil)(94.656mil,-28.966mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C15-2(133.85mil,-0.8mil) on Bottom Layer And Track (117.329mil,27.154mil)(148.824mil,27.154mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C15-2(133.85mil,-0.8mil) on Bottom Layer And Track (117.329mil,-28.738mil)(148.824mil,-28.738mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C15-2(133.85mil,-0.8mil) on Bottom Layer And Track (161.02mil,-16.538mil)(161.02mil,14.959mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C16-1(2164.669mil,63.842mil) on Top Layer And Track (2136.892mil,48.316mil)(2136.892mil,79.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C16-1(2164.669mil,63.842mil) on Top Layer And Track (2149.09mil,36.119mil)(2180.586mil,36.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C16-1(2164.669mil,63.842mil) on Top Layer And Track (2149.09mil,92.009mil)(2180.586mil,92.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C16-2(2219.78mil,63.842mil) on Top Layer And Track (2203.258mil,35.888mil)(2234.753mil,35.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C16-2(2219.78mil,63.842mil) on Top Layer And Track (2203.258mil,91.78mil)(2234.753mil,91.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C16-2(2219.78mil,63.842mil) on Top Layer And Track (2246.95mil,48.084mil)(2246.95mil,79.581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C17-1(2164.669mil,150.843mil) on Top Layer And Track (2136.892mil,135.316mil)(2136.892mil,166.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C17-1(2164.669mil,150.843mil) on Top Layer And Track (2149.09mil,123.12mil)(2180.586mil,123.12mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C17-1(2164.669mil,150.843mil) on Top Layer And Track (2149.09mil,179.01mil)(2180.586mil,179.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C17-2(2219.78mil,150.843mil) on Top Layer And Track (2203.258mil,122.888mil)(2234.753mil,122.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C17-2(2219.78mil,150.843mil) on Top Layer And Track (2203.258mil,178.78mil)(2234.753mil,178.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C17-2(2219.78mil,150.843mil) on Top Layer And Track (2246.95mil,135.084mil)(2246.95mil,166.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C18-1(2219.78mil,461.842mil) on Top Layer And Track (2203.863mil,433.675mil)(2235.36mil,433.675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C18-1(2219.78mil,461.842mil) on Top Layer And Track (2203.863mil,489.565mil)(2235.36mil,489.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C18-1(2219.78mil,461.842mil) on Top Layer And Track (2247.557mil,445.873mil)(2247.557mil,477.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C18-2(2164.669mil,461.842mil) on Top Layer And Track (2137.499mil,446.103mil)(2137.499mil,477.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C18-2(2164.669mil,461.842mil) on Top Layer And Track (2149.695mil,433.904mil)(2181.191mil,433.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C18-2(2164.669mil,461.842mil) on Top Layer And Track (2149.695mil,489.796mil)(2181.191mil,489.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C19-1(1406.616mil,-240.535mil) on Top Layer And Track (1378.449mil,-256.115mil)(1378.449mil,-224.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C19-1(1406.616mil,-240.535mil) on Top Layer And Track (1390.647mil,-268.313mil)(1422.142mil,-268.313mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C19-1(1406.616mil,-240.535mil) on Top Layer And Track (1434.339mil,-256.115mil)(1434.339mil,-224.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C19-2(1406.616mil,-185.425mil) on Top Layer And Track (1378.678mil,-201.946mil)(1378.678mil,-170.451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C19-2(1406.616mil,-185.425mil) on Top Layer And Track (1390.877mil,-158.255mil)(1422.374mil,-158.255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C19-2(1406.616mil,-185.425mil) on Top Layer And Track (1434.57mil,-201.946mil)(1434.57mil,-170.451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C20-1(1406.403mil,-50.367mil) on Top Layer And Track (1378.68mil,-66.283mil)(1378.68mil,-34.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C20-1(1406.403mil,-50.367mil) on Top Layer And Track (1390.877mil,-22.589mil)(1422.372mil,-22.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C20-1(1406.403mil,-50.367mil) on Top Layer And Track (1434.57mil,-66.283mil)(1434.57mil,-34.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C20-2(1406.403mil,-105.477mil) on Top Layer And Track (1378.449mil,-120.451mil)(1378.449mil,-88.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C20-2(1406.403mil,-105.477mil) on Top Layer And Track (1390.645mil,-132.647mil)(1422.142mil,-132.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C20-2(1406.403mil,-105.477mil) on Top Layer And Track (1434.341mil,-120.451mil)(1434.341mil,-88.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C2-1(-1272mil,-306.25mil) on Top Layer And Track (-1244.277mil,-321.83mil)(-1244.277mil,-290.334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C2-1(-1272mil,-306.25mil) on Top Layer And Track (-1287.969mil,-334.028mil)(-1256.474mil,-334.028mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C2-1(-1272mil,-306.25mil) on Top Layer And Track (-1300.167mil,-321.83mil)(-1300.167mil,-290.334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C21-1(0mil,-847.187mil) on Top Layer And Track (-15.526mil,-819.409mil)(15.969mil,-819.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C21-1(0mil,-847.187mil) on Top Layer And Track (-27.723mil,-863.103mil)(-27.723mil,-831.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C21-1(0mil,-847.187mil) on Top Layer And Track (28.167mil,-863.103mil)(28.167mil,-831.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C21-2(0mil,-902.297mil) on Top Layer And Track (-15.758mil,-929.467mil)(15.739mil,-929.467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C21-2(0mil,-902.297mil) on Top Layer And Track (27.938mil,-917.271mil)(27.938mil,-885.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C21-2(0mil,-902.297mil) on Top Layer And Track (-27.954mil,-917.271mil)(-27.954mil,-885.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C2-2(-1272mil,-251.14mil) on Top Layer And Track (-1244.046mil,-267.661mil)(-1244.046mil,-236.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C2-2(-1272mil,-251.14mil) on Top Layer And Track (-1287.739mil,-223.97mil)(-1256.242mil,-223.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C2-2(-1272mil,-251.14mil) on Top Layer And Track (-1299.938mil,-267.661mil)(-1299.938mil,-236.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C22-1(1595.7mil,-727mil) on Top Layer And Track (1567.922mil,-742.526mil)(1567.922mil,-711.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C22-1(1595.7mil,-727mil) on Top Layer And Track (1580.12mil,-698.833mil)(1611.616mil,-698.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C22-1(1595.7mil,-727mil) on Top Layer And Track (1580.12mil,-754.723mil)(1611.616mil,-754.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C22-2(1650.81mil,-727mil) on Top Layer And Track (1634.289mil,-699.062mil)(1665.784mil,-699.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C22-2(1650.81mil,-727mil) on Top Layer And Track (1634.289mil,-754.954mil)(1665.784mil,-754.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C22-2(1650.81mil,-727mil) on Top Layer And Track (1677.98mil,-742.758mil)(1677.98mil,-711.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C23-1(2109.787mil,-787.89mil) on Top Layer And Track (2082.064mil,-803.806mil)(2082.064mil,-772.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C23-1(2109.787mil,-787.89mil) on Top Layer And Track (2094.261mil,-760.112mil)(2125.756mil,-760.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C23-1(2109.787mil,-787.89mil) on Top Layer And Track (2137.954mil,-803.806mil)(2137.954mil,-772.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C23-2(2109.787mil,-843mil) on Top Layer And Track (2081.833mil,-857.974mil)(2081.833mil,-826.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C23-2(2109.787mil,-843mil) on Top Layer And Track (2094.029mil,-870.17mil)(2125.526mil,-870.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C23-2(2109.787mil,-843mil) on Top Layer And Track (2137.725mil,-857.974mil)(2137.725mil,-826.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C24-1(1970.63mil,-864.63mil) on Top Layer And Track (1954.714mil,-836.907mil)(1986.21mil,-836.907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C24-1(1970.63mil,-864.63mil) on Top Layer And Track (1954.714mil,-892.797mil)(1986.21mil,-892.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C24-1(1970.63mil,-864.63mil) on Top Layer And Track (1998.408mil,-880.598mil)(1998.408mil,-849.104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C24-2(1915.52mil,-864.63mil) on Top Layer And Track (1888.35mil,-880.369mil)(1888.35mil,-848.871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C24-2(1915.52mil,-864.63mil) on Top Layer And Track (1900.546mil,-836.676mil)(1932.041mil,-836.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C24-2(1915.52mil,-864.63mil) on Top Layer And Track (1900.546mil,-892.567mil)(1932.041mil,-892.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C25-1(1277.726mil,79mil) on Top Layer And Track (1261.81mil,106.723mil)(1293.306mil,106.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C25-1(1277.726mil,79mil) on Top Layer And Track (1261.81mil,50.833mil)(1293.306mil,50.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C25-1(1277.726mil,79mil) on Top Layer And Track (1305.504mil,63.031mil)(1305.504mil,94.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C25-2(1222.616mil,79mil) on Top Layer And Track (1195.446mil,63.261mil)(1195.446mil,94.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C25-2(1222.616mil,79mil) on Top Layer And Track (1207.642mil,106.954mil)(1239.137mil,106.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C25-2(1222.616mil,79mil) on Top Layer And Track (1207.642mil,51.062mil)(1239.137mil,51.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C26-1(1260.7mil,-727mil) on Top Layer And Track (1232.922mil,-742.526mil)(1232.922mil,-711.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C26-1(1260.7mil,-727mil) on Top Layer And Track (1245.12mil,-698.833mil)(1276.616mil,-698.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C26-1(1260.7mil,-727mil) on Top Layer And Track (1245.12mil,-754.723mil)(1276.616mil,-754.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C26-2(1315.81mil,-727mil) on Top Layer And Track (1299.289mil,-699.062mil)(1330.784mil,-699.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C26-2(1315.81mil,-727mil) on Top Layer And Track (1299.289mil,-754.954mil)(1330.784mil,-754.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C26-2(1315.81mil,-727mil) on Top Layer And Track (1342.98mil,-742.758mil)(1342.98mil,-711.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C27-1(344mil,-345mil) on Top Layer And Track (316.277mil,-360.916mil)(316.277mil,-329.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C27-1(344mil,-345mil) on Top Layer And Track (328.474mil,-317.222mil)(359.969mil,-317.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C27-1(344mil,-345mil) on Top Layer And Track (372.167mil,-360.916mil)(372.167mil,-329.42mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C27-2(344mil,-400.11mil) on Top Layer And Track (316.046mil,-415.084mil)(316.046mil,-383.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C27-2(344mil,-400.11mil) on Top Layer And Track (328.242mil,-427.28mil)(359.739mil,-427.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C27-2(344mil,-400.11mil) on Top Layer And Track (371.938mil,-415.084mil)(371.938mil,-383.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C28-1(522mil,319mil) on Top Layer And Track (494.277mil,303.084mil)(494.277mil,334.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C28-1(522mil,319mil) on Top Layer And Track (506.474mil,346.778mil)(537.969mil,346.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C28-1(522mil,319mil) on Top Layer And Track (550.167mil,303.084mil)(550.167mil,334.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C28-2(522mil,263.89mil) on Top Layer And Track (494.046mil,248.916mil)(494.046mil,280.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C28-2(522mil,263.89mil) on Top Layer And Track (506.242mil,236.72mil)(537.739mil,236.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C28-2(522mil,263.89mil) on Top Layer And Track (549.938mil,248.916mil)(549.938mil,280.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C29-1(955mil,319mil) on Top Layer And Track (927.277mil,303.084mil)(927.277mil,334.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C29-1(955mil,319mil) on Top Layer And Track (939.474mil,346.778mil)(970.969mil,346.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C29-1(955mil,319mil) on Top Layer And Track (983.167mil,303.084mil)(983.167mil,334.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C29-2(955mil,263.89mil) on Top Layer And Track (927.046mil,248.916mil)(927.046mil,280.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C29-2(955mil,263.89mil) on Top Layer And Track (939.242mil,236.72mil)(970.739mil,236.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C29-2(955mil,263.89mil) on Top Layer And Track (982.938mil,248.916mil)(982.938mil,280.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C30-1(1277.726mil,470.129mil) on Top Layer And Track (1261.81mil,441.962mil)(1293.306mil,441.962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C30-1(1277.726mil,470.129mil) on Top Layer And Track (1261.81mil,497.852mil)(1293.306mil,497.852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C30-1(1277.726mil,470.129mil) on Top Layer And Track (1305.504mil,454.16mil)(1305.504mil,485.655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C30-2(1222.616mil,470.129mil) on Top Layer And Track (1195.446mil,454.39mil)(1195.446mil,485.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C30-2(1222.616mil,470.129mil) on Top Layer And Track (1207.642mil,442.191mil)(1239.137mil,442.191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C30-2(1222.616mil,470.129mil) on Top Layer And Track (1207.642mil,498.083mil)(1239.137mil,498.083mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C3-1(-1391.464mil,329.92mil) on Top Layer And Track (-1359.726mil,251.966mil)(-1359.726mil,306.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C3-1(-1391.464mil,329.92mil) on Top Layer And Track (-1359.726mil,353.834mil)(-1359.726mil,407.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C31-1(1277.726mil,392.382mil) on Top Layer And Track (1261.81mil,364.215mil)(1293.306mil,364.215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C31-1(1277.726mil,392.382mil) on Top Layer And Track (1261.81mil,420.105mil)(1293.306mil,420.105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C31-1(1277.726mil,392.382mil) on Top Layer And Track (1305.504mil,376.413mil)(1305.504mil,407.908mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C31-2(1222.616mil,392.382mil) on Top Layer And Track (1195.446mil,376.643mil)(1195.446mil,408.14mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C31-2(1222.616mil,392.382mil) on Top Layer And Track (1207.642mil,364.444mil)(1239.137mil,364.444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C31-2(1222.616mil,392.382mil) on Top Layer And Track (1207.642mil,420.336mil)(1239.137mil,420.336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C3-2(-1593.825mil,329.92mil) on Top Layer And Track (-1625.565mil,197mil)(-1625.565mil,306.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C3-2(-1593.825mil,329.92mil) on Top Layer And Track (-1625.565mil,353.834mil)(-1625.565mil,462.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C32-1(1256.556mil,-362.257mil) on Top Layer And Track (1240.64mil,-334.534mil)(1272.136mil,-334.534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C32-1(1256.556mil,-362.257mil) on Top Layer And Track (1240.64mil,-390.424mil)(1272.136mil,-390.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C32-1(1256.556mil,-362.257mil) on Top Layer And Track (1284.334mil,-378.226mil)(1284.334mil,-346.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C32-2(1201.446mil,-362.257mil) on Top Layer And Track (1174.276mil,-377.996mil)(1174.276mil,-346.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C32-2(1201.446mil,-362.257mil) on Top Layer And Track (1186.472mil,-334.303mil)(1217.967mil,-334.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C32-2(1201.446mil,-362.257mil) on Top Layer And Track (1186.472mil,-390.195mil)(1217.967mil,-390.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C33-1(1256.556mil,-447.629mil) on Top Layer And Track (1240.64mil,-419.906mil)(1272.136mil,-419.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C33-1(1256.556mil,-447.629mil) on Top Layer And Track (1240.64mil,-475.796mil)(1272.136mil,-475.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C33-1(1256.556mil,-447.629mil) on Top Layer And Track (1284.334mil,-463.598mil)(1284.334mil,-432.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C33-2(1201.446mil,-447.629mil) on Top Layer And Track (1174.276mil,-463.368mil)(1174.276mil,-431.871mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C33-2(1201.446mil,-447.629mil) on Top Layer And Track (1186.472mil,-419.675mil)(1217.967mil,-419.675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C33-2(1201.446mil,-447.629mil) on Top Layer And Track (1186.472mil,-475.567mil)(1217.967mil,-475.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C34-1(1785.41mil,-864.842mil) on Top Layer And Track (1757.632mil,-880.369mil)(1757.632mil,-848.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C34-1(1785.41mil,-864.842mil) on Top Layer And Track (1769.83mil,-836.676mil)(1801.326mil,-836.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C34-1(1785.41mil,-864.842mil) on Top Layer And Track (1769.83mil,-892.566mil)(1801.326mil,-892.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C34-2(1840.52mil,-864.842mil) on Top Layer And Track (1823.999mil,-836.904mil)(1855.494mil,-836.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C34-2(1840.52mil,-864.842mil) on Top Layer And Track (1823.999mil,-892.797mil)(1855.494mil,-892.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C34-2(1840.52mil,-864.842mil) on Top Layer And Track (1867.69mil,-880.601mil)(1867.69mil,-849.104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C35-1(1823.11mil,-85mil) on Top Layer And Track (1807.194mil,-113.167mil)(1838.69mil,-113.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C35-1(1823.11mil,-85mil) on Top Layer And Track (1807.194mil,-57.277mil)(1838.69mil,-57.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C35-1(1823.11mil,-85mil) on Top Layer And Track (1850.888mil,-100.969mil)(1850.888mil,-69.474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C35-2(1768mil,-85mil) on Top Layer And Track (1740.83mil,-100.739mil)(1740.83mil,-69.242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C35-2(1768mil,-85mil) on Top Layer And Track (1753.026mil,-112.938mil)(1784.521mil,-112.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C35-2(1768mil,-85mil) on Top Layer And Track (1753.026mil,-57.046mil)(1784.521mil,-57.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C36-1(2243.3mil,-297.842mil) on Top Layer And Track (2227.384mil,-270.119mil)(2258.88mil,-270.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C36-1(2243.3mil,-297.842mil) on Top Layer And Track (2227.384mil,-326.009mil)(2258.88mil,-326.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C36-1(2243.3mil,-297.842mil) on Top Layer And Track (2271.078mil,-313.811mil)(2271.078mil,-282.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C36-2(2188.19mil,-297.842mil) on Top Layer And Track (2161.02mil,-313.581mil)(2161.02mil,-282.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C36-2(2188.19mil,-297.842mil) on Top Layer And Track (2173.216mil,-269.888mil)(2204.711mil,-269.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C36-2(2188.19mil,-297.842mil) on Top Layer And Track (2173.216mil,-325.78mil)(2204.711mil,-325.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C37-1(1623.056mil,-605.11mil) on Top Layer And Track (1594.889mil,-620.69mil)(1594.889mil,-589.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C37-1(1623.056mil,-605.11mil) on Top Layer And Track (1607.088mil,-632.888mil)(1638.582mil,-632.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C37-1(1623.056mil,-605.11mil) on Top Layer And Track (1650.78mil,-620.69mil)(1650.78mil,-589.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C37-2(1623.056mil,-550mil) on Top Layer And Track (1595.119mil,-566.521mil)(1595.119mil,-535.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C37-2(1623.056mil,-550mil) on Top Layer And Track (1607.318mil,-522.83mil)(1638.814mil,-522.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C37-2(1623.056mil,-550mil) on Top Layer And Track (1651.011mil,-566.521mil)(1651.011mil,-535.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C38-1(2148mil,-26.89mil) on Top Layer And Track (2120.277mil,-42.806mil)(2120.277mil,-11.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C38-1(2148mil,-26.89mil) on Top Layer And Track (2132.474mil,0.888mil)(2163.969mil,0.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C38-1(2148mil,-26.89mil) on Top Layer And Track (2176.167mil,-42.806mil)(2176.167mil,-11.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C38-2(2148mil,-82mil) on Top Layer And Track (2120.046mil,-96.974mil)(2120.046mil,-65.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C38-2(2148mil,-82mil) on Top Layer And Track (2132.242mil,-109.17mil)(2163.739mil,-109.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C38-2(2148mil,-82mil) on Top Layer And Track (2175.938mil,-96.974mil)(2175.938mil,-65.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C4-1(-1900.638mil,332mil) on Top Layer And Track (-1868.899mil,254.046mil)(-1868.899mil,308.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C4-1(-1900.638mil,332mil) on Top Layer And Track (-1868.899mil,355.914mil)(-1868.899mil,409.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C4-2(-2103mil,332mil) on Top Layer And Track (-2134.739mil,199.08mil)(-2134.739mil,308.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C4-2(-2103mil,332mil) on Top Layer And Track (-2134.739mil,355.914mil)(-2134.739mil,464.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C5-1(-493.721mil,375.592mil) on Top Layer And Track (-465.998mil,360.012mil)(-465.998mil,391.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C5-1(-493.721mil,375.592mil) on Top Layer And Track (-509.69mil,347.815mil)(-478.195mil,347.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C5-1(-493.721mil,375.592mil) on Top Layer And Track (-521.888mil,360.012mil)(-521.888mil,391.509mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C5-2(-493.721mil,430.702mil) on Top Layer And Track (-465.767mil,414.182mil)(-465.767mil,445.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C5-2(-493.721mil,430.702mil) on Top Layer And Track (-509.459mil,457.873mil)(-477.962mil,457.873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C5-2(-493.721mil,430.702mil) on Top Layer And Track (-521.659mil,414.182mil)(-521.659mil,445.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C6-1(-493.933mil,-364.908mil) on Top Layer And Track (-465.767mil,-380.824mil)(-465.767mil,-349.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C6-1(-493.933mil,-364.908mil) on Top Layer And Track (-509.459mil,-337.13mil)(-477.964mil,-337.13mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C6-1(-493.933mil,-364.908mil) on Top Layer And Track (-521.657mil,-380.824mil)(-521.657mil,-349.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C6-2(-493.933mil,-420.017mil) on Top Layer And Track (-465.995mil,-434.991mil)(-465.995mil,-403.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C6-2(-493.933mil,-420.017mil) on Top Layer And Track (-509.692mil,-447.188mil)(-478.195mil,-447.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C6-2(-493.933mil,-420.017mil) on Top Layer And Track (-521.888mil,-434.991mil)(-521.888mil,-403.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C7-1(227.536mil,733.92mil) on Top Layer And Track (259.274mil,655.966mil)(259.274mil,710.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C7-1(227.536mil,733.92mil) on Top Layer And Track (259.274mil,757.834mil)(259.274mil,811.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C7-2(25.174mil,733.92mil) on Top Layer And Track (-6.566mil,601mil)(-6.566mil,710.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.001mil < 10mil) Between Pad C7-2(25.174mil,733.92mil) on Top Layer And Track (-6.566mil,757.834mil)(-6.566mil,866.84mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.001mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C8-1(-109.158mil,1069.307mil) on Top Layer And Track (-124.684mil,1097.085mil)(-93.189mil,1097.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C8-1(-109.158mil,1069.307mil) on Top Layer And Track (-136.881mil,1053.391mil)(-136.881mil,1084.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C8-1(-109.158mil,1069.307mil) on Top Layer And Track (-80.991mil,1053.391mil)(-80.991mil,1084.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C8-2(-109.158mil,1014.197mil) on Top Layer And Track (-124.916mil,987.027mil)(-93.419mil,987.027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C8-2(-109.158mil,1014.197mil) on Top Layer And Track (-137.112mil,999.223mil)(-137.112mil,1030.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C8-2(-109.158mil,1014.197mil) on Top Layer And Track (-81.22mil,999.223mil)(-81.22mil,1030.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C9-1(-1017.732mil,-364.908mil) on Top Layer And Track (-1033.258mil,-337.13mil)(-1001.763mil,-337.13mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C9-1(-1017.732mil,-364.908mil) on Top Layer And Track (-1045.455mil,-380.824mil)(-1045.455mil,-349.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C9-1(-1017.732mil,-364.908mil) on Top Layer And Track (-989.565mil,-380.824mil)(-989.565mil,-349.327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C9-2(-1017.732mil,-420.017mil) on Top Layer And Track (-1033.49mil,-447.188mil)(-1001.993mil,-447.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C9-2(-1017.732mil,-420.017mil) on Top Layer And Track (-1045.686mil,-434.991mil)(-1045.686mil,-403.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C9-2(-1017.732mil,-420.017mil) on Top Layer And Track (-989.794mil,-434.991mil)(-989.794mil,-403.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.442mil < 10mil) Between Pad CN2-1(-513.935mil,1169mil) on Multi-Layer And Track (-469.997mil,1169mil)(-415.511mil,1169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.764mil < 10mil) Between Pad CN2-6(-1006.061mil,1169mil) on Multi-Layer And Track (-1104.487mil,1169mil)(-1049.997mil,1169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.442mil < 10mil) Between Pad CN4-1(-999.126mil,-1175mil) on Multi-Layer And Track (-1097.55mil,-1175mil)(-1043.064mil,-1175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.852mil < 10mil) Between Pad CN4-6(-507mil,-1175mil) on Multi-Layer And Track (-463.064mil,-1175mil)(-408.574mil,-1175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.442mil < 10mil) Between Pad CN5-1(-1841mil,-974mil) on Multi-Layer And Track (-1939.425mil,-974mil)(-1884.938mil,-974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.978mil < 10mil) Between Pad CN5-4(-1541mil,-974mil) on Multi-Layer And Track (-1496.938mil,-974mil)(-1442.448mil,-974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.978mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.734mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2195.432mil,-229.471mil)(2207.242mil,-241.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2207.242mil,-241.28mil)(2211.184mil,-241.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.693mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2211.184mil,-241.28mil)(2238.742mil,-241.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2211.666mil,-188.264mil)(2224.82mil,-175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2211.666mil,-188.264mil)(2238.44mil,-188.264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2225.266mil,-175.11mil)(2238.421mil,-188.264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2238.421mil,-188.264mil)(2238.44mil,-188.264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2238.742mil,-241.28mil)(2242.68mil,-241.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad D10-1(2225.267mil,-214.109mil) on Top Layer And Track (2242.68mil,-241.28mil)(2254.492mil,-229.471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Pad D10-2(2224.99mil,-151.157mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad D10-2(2224.99mil,-151.157mil) on Top Layer And Track (2195.347mil,-127.891mil)(2253.61mil,-127.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D10-2(2224.99mil,-151.157mil) on Top Layer And Track (2211.666mil,-188.264mil)(2224.82mil,-175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D10-2(2224.99mil,-151.157mil) on Top Layer And Track (2224.82mil,-175.11mil)(2225.266mil,-175.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D10-2(2224.99mil,-151.157mil) on Top Layer And Track (2225.266mil,-175.11mil)(2238.421mil,-188.264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D1-1(-1133mil,493.394mil) on Top Layer And Track (-1084.53mil,493.394mil)(-1077.883mil,493.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D1-1(-1133mil,493.394mil) on Top Layer And Track (-1188.117mil,493.394mil)(-1181.47mil,493.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D11-1(-1935mil,-824.552mil) on Top Layer And Track (-1886.53mil,-824.552mil)(-1879.883mil,-824.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D11-1(-1935mil,-824.552mil) on Top Layer And Track (-1990.117mil,-824.552mil)(-1983.47mil,-824.552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D11-2(-1935mil,-643.448mil) on Top Layer And Track (-1886.53mil,-643.447mil)(-1879.882mil,-643.447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D11-2(-1935mil,-643.448mil) on Top Layer And Track (-1990.118mil,-643.447mil)(-1983.47mil,-643.447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D1-2(-1133mil,312.291mil) on Top Layer And Track (-1084.53mil,312.29mil)(-1077.882mil,312.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D1-2(-1133mil,312.291mil) on Top Layer And Track (-1188.118mil,312.29mil)(-1181.47mil,312.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.734mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1447.442mil,873.116mil)(1459.252mil,861.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1459.252mil,861.308mil)(1463.194mil,861.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.693mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1463.194mil,861.308mil)(1490.752mil,861.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1463.675mil,914.323mil)(1476.83mil,927.478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1463.675mil,914.323mil)(1490.449mil,914.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1477.276mil,927.478mil)(1490.43mil,914.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1490.43mil,914.323mil)(1490.449mil,914.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1490.752mil,861.308mil)(1494.69mil,861.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad D12-1(1477.276mil,888.478mil) on Top Layer And Track (1494.69mil,861.308mil)(1506.502mil,873.116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Pad D12-2(1477mil,951.43mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad D12-2(1477mil,951.43mil) on Top Layer And Track (1447.356mil,974.696mil)(1505.62mil,974.696mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D12-2(1477mil,951.43mil) on Top Layer And Track (1463.675mil,914.323mil)(1476.83mil,927.478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D12-2(1477mil,951.43mil) on Top Layer And Track (1476.83mil,927.478mil)(1477.276mil,927.478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D12-2(1477mil,951.43mil) on Top Layer And Track (1477.276mil,927.478mil)(1490.43mil,914.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(-1562mil,-279mil) on Top Layer And Track (-1562mil,-230.53mil)(-1562mil,-223.883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(-1562mil,-279mil) on Top Layer And Track (-1562mil,-334.117mil)(-1562mil,-327.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-2(-1380.897mil,-279mil) on Top Layer And Track (-1380.896mil,-230.53mil)(-1380.896mil,-223.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-2(-1380.897mil,-279mil) on Top Layer And Track (-1380.896mil,-334.118mil)(-1380.896mil,-327.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D3-1(-376.5mil,312.291mil) on Top Layer And Track (-328.03mil,312.291mil)(-321.383mil,312.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D3-1(-376.5mil,312.291mil) on Top Layer And Track (-431.617mil,312.291mil)(-424.97mil,312.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D3-2(-376.5mil,493.394mil) on Top Layer And Track (-328.03mil,493.395mil)(-321.382mil,493.395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D3-2(-376.5mil,493.394mil) on Top Layer And Track (-431.618mil,493.395mil)(-424.97mil,493.395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D4-1(-376.5mil,-482.709mil) on Top Layer And Track (-328.03mil,-482.709mil)(-321.383mil,-482.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D4-1(-376.5mil,-482.709mil) on Top Layer And Track (-431.617mil,-482.709mil)(-424.97mil,-482.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D4-2(-376.5mil,-301.606mil) on Top Layer And Track (-328.03mil,-301.605mil)(-321.382mil,-301.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D4-2(-376.5mil,-301.606mil) on Top Layer And Track (-431.618mil,-301.605mil)(-424.97mil,-301.605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D5-1(-1133mil,-301.606mil) on Top Layer And Track (-1084.53mil,-301.606mil)(-1077.883mil,-301.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D5-1(-1133mil,-301.606mil) on Top Layer And Track (-1188.117mil,-301.606mil)(-1181.47mil,-301.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D5-2(-1133mil,-482.709mil) on Top Layer And Track (-1084.53mil,-482.71mil)(-1077.882mil,-482.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D5-2(-1133mil,-482.709mil) on Top Layer And Track (-1188.118mil,-482.71mil)(-1181.47mil,-482.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D6-1(-1999mil,1073mil) on Top Layer And Track (-1999mil,1017.883mil)(-1999mil,1024.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D6-1(-1999mil,1073mil) on Top Layer And Track (-1999mil,1121.47mil)(-1999mil,1128.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D6-2(-1817.897mil,1073mil) on Top Layer And Track (-1817.896mil,1017.882mil)(-1817.896mil,1024.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D6-2(-1817.897mil,1073mil) on Top Layer And Track (-1817.896mil,1121.47mil)(-1817.896mil,1128.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.452mil < 10mil) Between Pad D7-1(1575.056mil,784.969mil) on Top Layer And Track (1604.13mil,807.635mil)(1617.426mil,807.635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.661mil < 10mil) Between Pad D7-3(1456.946mil,784.969mil) on Top Layer And Track (1414.576mil,807.635mil)(1427.87mil,807.635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.454mil < 10mil) Between Pad D7-4(1456.946mil,627.449mil) on Top Layer And Track (1414.576mil,604.785mil)(1427.87mil,604.785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.454mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.452mil < 10mil) Between Pad D7-6(1575.056mil,627.449mil) on Top Layer And Track (1604.13mil,604.785mil)(1617.426mil,604.785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.925mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1445.974mil,-440.724mil)(1459.129mil,-427.57mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.597mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1445.974mil,-441.17mil)(1459.129mil,-454.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.92mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1459.129mil,-427.57mil)(1459.129mil,-427.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.92mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1459.129mil,-454.325mil)(1459.129mil,-427.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1500.336mil,-411.498mil)(1512.144mil,-423.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.734mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1500.336mil,-470.558mil)(1512.144mil,-458.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1512.144mil,-427.248mil)(1512.144mil,-423.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1512.144mil,-454.806mil)(1512.144mil,-427.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad D9-1(1484.974mil,-440.724mil) on Top Layer And Track (1512.144mil,-458.748mil)(1512.144mil,-454.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Pad D9-2(1422.022mil,-441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad D9-2(1422.022mil,-441mil) on Top Layer And Track (1398.756mil,-470.644mil)(1398.756mil,-412.38mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D9-2(1422.022mil,-441mil) on Top Layer And Track (1445.974mil,-440.724mil)(1459.129mil,-427.57mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D9-2(1422.022mil,-441mil) on Top Layer And Track (1445.974mil,-441.17mil)(1445.974mil,-440.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Pad D9-2(1422.022mil,-441mil) on Top Layer And Track (1445.974mil,-441.17mil)(1459.129mil,-454.325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.781mil < 10mil) Between Pad FPC1-1(183.49mil,-943.337mil) on Top Layer And Track (203.174mil,-1024.045mil)(203.174mil,-958.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.781mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.867mil < 10mil) Between Pad FPC1-10(307.51mil,-748.457mil) on Top Layer And Track (203.174mil,-724.831mil)(259.035mil,-724.831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad FPC1-10(307.51mil,-748.457mil) on Top Layer And Track (355.975mil,-724.831mil)(386.247mil,-724.831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad FPC1-8(183.49mil,-805.537mil) on Top Layer And Track (203.174mil,-790.534mil)(203.174mil,-724.831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad FPC1-9(307.5mil,-1000.417mil) on Top Layer And Track (203.174mil,-1024.045mil)(259.035mil,-1024.045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad FPC1-9(307.5mil,-1000.417mil) on Top Layer And Track (355.975mil,-1024.045mil)(386.247mil,-1024.045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad K1-1(1713.5mil,-1171.5mil) on Top Layer And Track (1532.4mil,-1206.9mil)(1713.6mil,-1206.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.4mil < 10mil) Between Pad K1-1(1713.5mil,-1171.5mil) on Top Layer And Track (1713.6mil,-1206.9mil)(1713.6mil,-1201.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.4mil < 10mil) Between Pad K1-2(1532.4mil,-1171.5mil) on Top Layer And Track (1532.4mil,-1206.9mil)(1532.4mil,-1201.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad K1-2(1532.4mil,-1171.5mil) on Top Layer And Track (1532.4mil,-1206.9mil)(1713.6mil,-1206.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Pad K1-3(1688.9mil,-1110.5mil) on Top Layer And Track (1588mil,-1116.4mil)(1658mil,-1116.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.4mil < 10mil) Between Pad K1-4(1557mil,-1110.5mil) on Top Layer And Track (1588mil,-1116.4mil)(1658mil,-1116.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad K2-1(1378.5mil,-1171.5mil) on Top Layer And Track (1197.4mil,-1206.9mil)(1378.6mil,-1206.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.4mil < 10mil) Between Pad K2-1(1378.5mil,-1171.5mil) on Top Layer And Track (1378.6mil,-1206.9mil)(1378.6mil,-1201.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.4mil < 10mil) Between Pad K2-2(1197.4mil,-1171.5mil) on Top Layer And Track (1197.4mil,-1206.9mil)(1197.4mil,-1201.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad K2-2(1197.4mil,-1171.5mil) on Top Layer And Track (1197.4mil,-1206.9mil)(1378.6mil,-1206.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Pad K2-3(1353.9mil,-1110.5mil) on Top Layer And Track (1253mil,-1116.4mil)(1323mil,-1116.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.4mil < 10mil) Between Pad K2-4(1222mil,-1110.5mil) on Top Layer And Track (1253mil,-1116.4mil)(1323mil,-1116.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad K3-1(2048.5mil,-1171.5mil) on Top Layer And Track (1867.4mil,-1206.9mil)(2048.6mil,-1206.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.4mil < 10mil) Between Pad K3-1(2048.5mil,-1171.5mil) on Top Layer And Track (2048.6mil,-1206.9mil)(2048.6mil,-1201.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.4mil < 10mil) Between Pad K3-2(1867.4mil,-1171.5mil) on Top Layer And Track (1867.4mil,-1206.9mil)(1867.4mil,-1201.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.8mil < 10mil) Between Pad K3-2(1867.4mil,-1171.5mil) on Top Layer And Track (1867.4mil,-1206.9mil)(2048.6mil,-1206.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.3mil < 10mil) Between Pad K3-3(2023.9mil,-1110.5mil) on Top Layer And Track (1923mil,-1116.4mil)(1993mil,-1116.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.4mil < 10mil) Between Pad K3-4(1892mil,-1110.5mil) on Top Layer And Track (1923mil,-1116.4mil)(1993mil,-1116.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad L1-1(-1130mil,123.134mil) on Top Layer And Track (-1057.554mil,129mil)(-1000mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad L1-1(-1130mil,123.134mil) on Top Layer And Track (-1260mil,129mil)(-1202.446mil,129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad L1-2(-1130mil,-125.134mil) on Top Layer And Track (-1057.554mil,-131mil)(-1000mil,-131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad L1-2(-1130mil,-125.134mil) on Top Layer And Track (-1260mil,-131mil)(-1202.446mil,-131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L2-1(-1626mil,633.5mil) on Top Layer And Track (-1527.6mil,615.6mil)(-1527.6mil,812.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad L2-1(-1626mil,633.5mil) on Top Layer And Track (-1532.3mil,615.6mil)(-1527.6mil,615.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad L2-1(-1626mil,633.5mil) on Top Layer And Track (-1724.4mil,615.6mil)(-1719.7mil,615.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L2-1(-1626mil,633.5mil) on Top Layer And Track (-1724.4mil,615.6mil)(-1724.4mil,812.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L2-2(-1626mil,794.5mil) on Top Layer And Track (-1527.6mil,615.6mil)(-1527.6mil,812.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad L2-2(-1626mil,794.5mil) on Top Layer And Track (-1532.3mil,812.4mil)(-1527.6mil,812.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad L2-2(-1626mil,794.5mil) on Top Layer And Track (-1724.4mil,615.6mil)(-1724.4mil,812.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 10mil) Between Pad L2-2(-1626mil,794.5mil) on Top Layer And Track (-1724.4mil,812.4mil)(-1719.7mil,812.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.44mil < 10mil) Between Pad P1-4(2240mil,-582mil) on Top Layer And Text "+" (2146.76mil,-604.207mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.44mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(-702.949mil,699.723mil) on Top Layer And Track (-745.667mil,655.394mil)(-480.706mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q1-2(-612.4mil,971.962mil) on Top Layer And Track (-480.706mil,655.394mil)(-480.706mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q1-2(-612.4mil,971.962mil) on Top Layer And Track (-745.667mil,1113.725mil)(-480.706mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(-523.423mil,699.723mil) on Top Layer And Track (-745.667mil,655.394mil)(-480.706mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(-1276.282mil,699.723mil) on Top Layer And Track (-1319mil,655.394mil)(-1054.039mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q2-2(-1185.733mil,971.962mil) on Top Layer And Track (-1054.039mil,655.394mil)(-1054.039mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q2-2(-1185.733mil,971.962mil) on Top Layer And Track (-1319mil,1113.725mil)(-1054.039mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-3(-1096.756mil,699.723mil) on Top Layer And Track (-1319mil,655.394mil)(-1054.039mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-1(-416.282mil,699.723mil) on Top Layer And Track (-459mil,655.394mil)(-194.039mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q3-2(-325.733mil,971.962mil) on Top Layer And Track (-194.039mil,655.394mil)(-194.039mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q3-2(-325.733mil,971.962mil) on Top Layer And Track (-459mil,1113.725mil)(-194.039mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-3(-236.756mil,699.723mil) on Top Layer And Track (-459mil,655.394mil)(-194.039mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-1(-989.615mil,699.723mil) on Top Layer And Track (-1032.333mil,655.394mil)(-767.372mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q4-2(-899.067mil,971.962mil) on Top Layer And Track (-1032.333mil,1113.725mil)(-767.372mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q4-2(-899.067mil,971.962mil) on Top Layer And Track (-767.372mil,655.394mil)(-767.372mil,1113.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-3(-810.09mil,699.723mil) on Top Layer And Track (-1032.333mil,655.394mil)(-767.372mil,655.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-1(-810.091mil,-694.038mil) on Top Layer And Track (-1032.333mil,-649.71mil)(-767.372mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q5-2(-900.639mil,-966.277mil) on Top Layer And Track (-1032.333mil,-1108.04mil)(-1032.333mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q5-2(-900.639mil,-966.277mil) on Top Layer And Track (-1032.333mil,-1108.04mil)(-767.372mil,-1108.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-3(-989.616mil,-694.038mil) on Top Layer And Track (-1032.333mil,-649.71mil)(-767.372mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q6-1(-236.757mil,-694.038mil) on Top Layer And Track (-459mil,-649.71mil)(-194.039mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q6-2(-327.306mil,-966.277mil) on Top Layer And Track (-459mil,-1108.04mil)(-194.039mil,-1108.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q6-2(-327.306mil,-966.277mil) on Top Layer And Track (-459mil,-1108.04mil)(-459mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q6-3(-416.283mil,-694.038mil) on Top Layer And Track (-459mil,-649.71mil)(-194.039mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q7-1(-1096.757mil,-694.038mil) on Top Layer And Track (-1319mil,-649.71mil)(-1054.039mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q7-2(-1187.306mil,-966.277mil) on Top Layer And Track (-1319mil,-1108.04mil)(-1054.039mil,-1108.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q7-2(-1187.306mil,-966.277mil) on Top Layer And Track (-1319mil,-1108.04mil)(-1319mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q7-3(-1276.283mil,-694.038mil) on Top Layer And Track (-1319mil,-649.71mil)(-1054.039mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q8-1(-523.424mil,-694.038mil) on Top Layer And Track (-745.667mil,-649.71mil)(-480.706mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.874mil < 10mil) Between Pad Q8-2(-613.973mil,-966.277mil) on Top Layer And Track (-745.667mil,-1108.04mil)(-480.706mil,-1108.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.584mil < 10mil) Between Pad Q8-2(-613.973mil,-966.277mil) on Top Layer And Track (-745.667mil,-1108.04mil)(-745.667mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.584mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q8-3(-702.95mil,-694.038mil) on Top Layer And Track (-745.667mil,-649.71mil)(-480.706mil,-649.71mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R10-1(-1569.268mil,123.52mil) on Top Layer And Track (-1584.848mil,151.687mil)(-1553.352mil,151.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R10-1(-1569.268mil,123.52mil) on Top Layer And Track (-1584.848mil,95.797mil)(-1553.352mil,95.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R10-1(-1569.268mil,123.52mil) on Top Layer And Track (-1597.046mil,107.994mil)(-1597.046mil,139.489mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R10-2(-1514.158mil,123.52mil) on Top Layer And Track (-1486.988mil,107.762mil)(-1486.988mil,139.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R10-2(-1514.158mil,123.52mil) on Top Layer And Track (-1530.679mil,151.458mil)(-1499.184mil,151.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R10-2(-1514.158mil,123.52mil) on Top Layer And Track (-1530.679mil,95.566mil)(-1499.184mil,95.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R11-1(-452mil,-94mil) on Top Layer And Track (-424.277mil,-109.58mil)(-424.277mil,-78.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R11-1(-452mil,-94mil) on Top Layer And Track (-467.969mil,-121.778mil)(-436.474mil,-121.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R11-1(-452mil,-94mil) on Top Layer And Track (-480.167mil,-109.58mil)(-480.167mil,-78.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R11-2(-452mil,-38.89mil) on Top Layer And Track (-424.046mil,-55.411mil)(-424.046mil,-23.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R11-2(-452mil,-38.89mil) on Top Layer And Track (-467.739mil,-11.72mil)(-436.242mil,-11.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R11-2(-452mil,-38.89mil) on Top Layer And Track (-479.938mil,-55.411mil)(-479.938mil,-23.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R12-1(-452mil,37mil) on Top Layer And Track (-424.277mil,21.42mil)(-424.277mil,52.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R12-1(-452mil,37mil) on Top Layer And Track (-467.969mil,9.222mil)(-436.474mil,9.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R12-1(-452mil,37mil) on Top Layer And Track (-480.167mil,21.42mil)(-480.167mil,52.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R12-2(-452mil,92.11mil) on Top Layer And Track (-424.046mil,75.589mil)(-424.046mil,107.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R12-2(-452mil,92.11mil) on Top Layer And Track (-467.739mil,119.28mil)(-436.242mil,119.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R12-2(-452mil,92.11mil) on Top Layer And Track (-479.938mil,75.589mil)(-479.938mil,107.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R13-1(-681.389mil,180.063mil) on Top Layer And Track (-653.611mil,164.094mil)(-653.611mil,195.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R13-1(-681.389mil,180.063mil) on Top Layer And Track (-697.305mil,151.896mil)(-665.809mil,151.896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R13-1(-681.389mil,180.063mil) on Top Layer And Track (-697.305mil,207.786mil)(-665.809mil,207.786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R13-2(-736.499mil,180.063mil) on Top Layer And Track (-751.473mil,152.125mil)(-719.978mil,152.125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R13-2(-736.499mil,180.063mil) on Top Layer And Track (-751.473mil,208.017mil)(-719.978mil,208.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R13-2(-736.499mil,180.063mil) on Top Layer And Track (-763.669mil,164.324mil)(-763.669mil,195.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R14-1(251mil,350.89mil) on Top Layer And Track (222.833mil,335.31mil)(222.833mil,366.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R14-1(251mil,350.89mil) on Top Layer And Track (235.031mil,323.112mil)(266.526mil,323.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R14-1(251mil,350.89mil) on Top Layer And Track (278.723mil,335.31mil)(278.723mil,366.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R14-2(251mil,406mil) on Top Layer And Track (223.062mil,389.479mil)(223.062mil,420.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R14-2(251mil,406mil) on Top Layer And Track (235.261mil,433.17mil)(266.758mil,433.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R14-2(251mil,406mil) on Top Layer And Track (278.954mil,389.479mil)(278.954mil,420.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R15-1(251mil,486.89mil) on Top Layer And Track (222.833mil,471.31mil)(222.833mil,502.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R15-1(251mil,486.89mil) on Top Layer And Track (235.031mil,459.112mil)(266.526mil,459.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R15-1(251mil,486.89mil) on Top Layer And Track (278.723mil,471.31mil)(278.723mil,502.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R15-2(251mil,542mil) on Top Layer And Track (223.062mil,525.479mil)(223.062mil,556.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R15-2(251mil,542mil) on Top Layer And Track (235.261mil,569.17mil)(266.758mil,569.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R15-2(251mil,542mil) on Top Layer And Track (278.954mil,525.479mil)(278.954mil,556.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R20-1(-851.11mil,-178mil) on Top Layer And Track (-866.69mil,-149.833mil)(-835.194mil,-149.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R20-1(-851.11mil,-178mil) on Top Layer And Track (-866.69mil,-205.723mil)(-835.194mil,-205.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R20-1(-851.11mil,-178mil) on Top Layer And Track (-878.888mil,-193.526mil)(-878.888mil,-162.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R20-2(-796mil,-178mil) on Top Layer And Track (-768.83mil,-193.758mil)(-768.83mil,-162.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R20-2(-796mil,-178mil) on Top Layer And Track (-812.521mil,-150.062mil)(-781.026mil,-150.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R20-2(-796mil,-178mil) on Top Layer And Track (-812.521mil,-205.954mil)(-781.026mil,-205.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R21-1(-1841mil,555mil) on Top Layer And Track (-1856.58mil,527.277mil)(-1825.084mil,527.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R21-1(-1841mil,555mil) on Top Layer And Track (-1856.58mil,583.167mil)(-1825.084mil,583.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R21-1(-1841mil,555mil) on Top Layer And Track (-1868.778mil,539.474mil)(-1868.778mil,570.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R21-2(-1785.89mil,555mil) on Top Layer And Track (-1758.72mil,539.242mil)(-1758.72mil,570.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R21-2(-1785.89mil,555mil) on Top Layer And Track (-1802.411mil,527.046mil)(-1770.916mil,527.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R21-2(-1785.89mil,555mil) on Top Layer And Track (-1802.411mil,582.938mil)(-1770.916mil,582.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R22-1(-1980.11mil,555mil) on Top Layer And Track (-1995.69mil,527.277mil)(-1964.194mil,527.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R22-1(-1980.11mil,555mil) on Top Layer And Track (-1995.69mil,583.167mil)(-1964.194mil,583.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R22-1(-1980.11mil,555mil) on Top Layer And Track (-2007.888mil,539.474mil)(-2007.888mil,570.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R22-2(-1925mil,555mil) on Top Layer And Track (-1897.83mil,539.242mil)(-1897.83mil,570.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R22-2(-1925mil,555mil) on Top Layer And Track (-1941.521mil,527.046mil)(-1910.026mil,527.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R22-2(-1925mil,555mil) on Top Layer And Track (-1941.521mil,582.938mil)(-1910.026mil,582.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R23-1(-2223mil,736.36mil) on Top Layer And Track (-2195.277mil,720.78mil)(-2195.277mil,752.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R23-1(-2223mil,736.36mil) on Top Layer And Track (-2238.969mil,708.582mil)(-2207.474mil,708.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R23-1(-2223mil,736.36mil) on Top Layer And Track (-2251.167mil,720.78mil)(-2251.167mil,752.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R23-2(-2223mil,791.47mil) on Top Layer And Track (-2195.046mil,774.949mil)(-2195.046mil,806.444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R23-2(-2223mil,791.47mil) on Top Layer And Track (-2238.739mil,818.64mil)(-2207.242mil,818.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R23-2(-2223mil,791.47mil) on Top Layer And Track (-2250.938mil,774.949mil)(-2250.938mil,806.444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R24-1(-2137mil,790.86mil) on Top Layer And Track (-2108.833mil,774.944mil)(-2108.833mil,806.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R24-1(-2137mil,790.86mil) on Top Layer And Track (-2152.526mil,818.638mil)(-2121.031mil,818.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R24-1(-2137mil,790.86mil) on Top Layer And Track (-2164.723mil,774.944mil)(-2164.723mil,806.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R24-2(-2137mil,735.75mil) on Top Layer And Track (-2109.062mil,720.776mil)(-2109.062mil,752.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R24-2(-2137mil,735.75mil) on Top Layer And Track (-2152.758mil,708.58mil)(-2121.261mil,708.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R24-2(-2137mil,735.75mil) on Top Layer And Track (-2164.954mil,720.776mil)(-2164.954mil,752.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R25-1(1896.48mil,310.952mil) on Top Layer And Track (1868.757mil,295.036mil)(1868.757mil,326.532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R25-1(1896.48mil,310.952mil) on Top Layer And Track (1880.954mil,338.73mil)(1912.449mil,338.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R25-1(1896.48mil,310.952mil) on Top Layer And Track (1924.647mil,295.036mil)(1924.647mil,326.532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R25-2(1896.48mil,255.842mil) on Top Layer And Track (1868.526mil,240.868mil)(1868.526mil,272.363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R25-2(1896.48mil,255.842mil) on Top Layer And Track (1880.722mil,228.672mil)(1912.219mil,228.672mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R25-2(1896.48mil,255.842mil) on Top Layer And Track (1924.418mil,240.868mil)(1924.418mil,272.363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R26-1(1993.48mil,239.843mil) on Top Layer And Track (1965.702mil,224.316mil)(1965.702mil,255.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R26-1(1993.48mil,239.843mil) on Top Layer And Track (1977.9mil,212.119mil)(2009.396mil,212.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R26-1(1993.48mil,239.843mil) on Top Layer And Track (1977.9mil,268.01mil)(2009.396mil,268.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R26-2(2048.59mil,239.843mil) on Top Layer And Track (2032.069mil,211.888mil)(2063.564mil,211.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R26-2(2048.59mil,239.843mil) on Top Layer And Track (2032.069mil,267.781mil)(2063.564mil,267.781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R26-2(2048.59mil,239.843mil) on Top Layer And Track (2075.76mil,224.084mil)(2075.76mil,255.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R27-1(1593.336mil,411.226mil) on Top Layer And Track (1565.169mil,395.646mil)(1565.169mil,427.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R27-1(1593.336mil,411.226mil) on Top Layer And Track (1577.367mil,383.448mil)(1608.862mil,383.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R27-1(1593.336mil,411.226mil) on Top Layer And Track (1621.059mil,395.646mil)(1621.059mil,427.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R27-2(1593.336mil,466.336mil) on Top Layer And Track (1565.398mil,449.815mil)(1565.398mil,481.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R27-2(1593.336mil,466.336mil) on Top Layer And Track (1577.597mil,493.506mil)(1609.094mil,493.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R27-2(1593.336mil,466.336mil) on Top Layer And Track (1621.29mil,449.815mil)(1621.29mil,481.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R28-1(1896.482mil,405.731mil) on Top Layer And Track (1868.315mil,390.151mil)(1868.315mil,421.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R28-1(1896.482mil,405.731mil) on Top Layer And Track (1880.513mil,377.953mil)(1912.008mil,377.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R28-1(1896.482mil,405.731mil) on Top Layer And Track (1924.205mil,390.151mil)(1924.205mil,421.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R28-2(1896.482mil,460.841mil) on Top Layer And Track (1868.544mil,444.32mil)(1868.544mil,475.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R28-2(1896.482mil,460.841mil) on Top Layer And Track (1880.743mil,488.011mil)(1912.24mil,488.011mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R28-2(1896.482mil,460.841mil) on Top Layer And Track (1924.436mil,444.32mil)(1924.436mil,475.815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R29-1(1515.589mil,411.226mil) on Top Layer And Track (1487.422mil,395.646mil)(1487.422mil,427.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R29-1(1515.589mil,411.226mil) on Top Layer And Track (1499.62mil,383.448mil)(1531.115mil,383.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R29-1(1515.589mil,411.226mil) on Top Layer And Track (1543.312mil,395.646mil)(1543.312mil,427.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R29-2(1515.589mil,466.336mil) on Top Layer And Track (1487.651mil,449.815mil)(1487.651mil,481.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R29-2(1515.589mil,466.336mil) on Top Layer And Track (1499.85mil,493.506mil)(1531.347mil,493.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R29-2(1515.589mil,466.336mil) on Top Layer And Track (1543.543mil,449.815mil)(1543.543mil,481.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R30-1(1256.556mil,-533mil) on Top Layer And Track (1240.64mil,-505.277mil)(1272.136mil,-505.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R30-1(1256.556mil,-533mil) on Top Layer And Track (1240.64mil,-561.167mil)(1272.136mil,-561.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R30-1(1256.556mil,-533mil) on Top Layer And Track (1284.334mil,-548.969mil)(1284.334mil,-517.474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R30-2(1201.446mil,-533mil) on Top Layer And Track (1174.276mil,-548.739mil)(1174.276mil,-517.242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R30-2(1201.446mil,-533mil) on Top Layer And Track (1186.472mil,-505.046mil)(1217.967mil,-505.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R30-2(1201.446mil,-533mil) on Top Layer And Track (1186.472mil,-560.938mil)(1217.967mil,-560.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R3-1(-1416.268mil,123.52mil) on Top Layer And Track (-1431.848mil,151.687mil)(-1400.352mil,151.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R3-1(-1416.268mil,123.52mil) on Top Layer And Track (-1431.848mil,95.797mil)(-1400.352mil,95.797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R3-1(-1416.268mil,123.52mil) on Top Layer And Track (-1444.046mil,107.994mil)(-1444.046mil,139.489mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R31-1(2045.59mil,461.842mil) on Top Layer And Track (2029.674mil,433.675mil)(2061.17mil,433.675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R31-1(2045.59mil,461.842mil) on Top Layer And Track (2029.674mil,489.565mil)(2061.17mil,489.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R31-1(2045.59mil,461.842mil) on Top Layer And Track (2073.368mil,445.873mil)(2073.368mil,477.368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R31-2(1990.48mil,461.842mil) on Top Layer And Track (1963.31mil,446.103mil)(1963.31mil,477.6mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R31-2(1990.48mil,461.842mil) on Top Layer And Track (1975.506mil,433.904mil)(2007.001mil,433.904mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R31-2(1990.48mil,461.842mil) on Top Layer And Track (1975.506mil,489.796mil)(2007.001mil,489.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R3-2(-1361.158mil,123.52mil) on Top Layer And Track (-1333.988mil,107.762mil)(-1333.988mil,139.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R3-2(-1361.158mil,123.52mil) on Top Layer And Track (-1377.679mil,151.458mil)(-1346.184mil,151.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R3-2(-1361.158mil,123.52mil) on Top Layer And Track (-1377.679mil,95.566mil)(-1346.184mil,95.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R32-1(1437.841mil,411.226mil) on Top Layer And Track (1409.674mil,395.646mil)(1409.674mil,427.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R32-1(1437.841mil,411.226mil) on Top Layer And Track (1421.872mil,383.448mil)(1453.367mil,383.448mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R32-1(1437.841mil,411.226mil) on Top Layer And Track (1465.564mil,395.646mil)(1465.564mil,427.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R32-2(1437.841mil,466.336mil) on Top Layer And Track (1409.903mil,449.815mil)(1409.903mil,481.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R32-2(1437.841mil,466.336mil) on Top Layer And Track (1422.102mil,493.506mil)(1453.599mil,493.506mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R32-2(1437.841mil,466.336mil) on Top Layer And Track (1465.795mil,449.815mil)(1465.795mil,481.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R33-1(1731mil,460.231mil) on Top Layer And Track (1703.277mil,444.315mil)(1703.277mil,475.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R33-1(1731mil,460.231mil) on Top Layer And Track (1715.474mil,488.009mil)(1746.969mil,488.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R33-1(1731mil,460.231mil) on Top Layer And Track (1759.167mil,444.315mil)(1759.167mil,475.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R33-2(1731mil,405.121mil) on Top Layer And Track (1703.046mil,390.147mil)(1703.046mil,421.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R33-2(1731mil,405.121mil) on Top Layer And Track (1715.242mil,377.951mil)(1746.739mil,377.951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R33-2(1731mil,405.121mil) on Top Layer And Track (1758.938mil,390.147mil)(1758.938mil,421.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R34-1(-133.24mil,82.063mil) on Bottom Layer And Track (-148.82mil,109.786mil)(-117.324mil,109.786mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R34-1(-133.24mil,82.063mil) on Bottom Layer And Track (-148.82mil,53.896mil)(-117.324mil,53.896mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R34-1(-133.24mil,82.063mil) on Bottom Layer And Track (-161.018mil,66.094mil)(-161.018mil,97.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R34-2(-78.13mil,82.063mil) on Bottom Layer And Track (-50.96mil,66.324mil)(-50.96mil,97.821mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R34-2(-78.13mil,82.063mil) on Bottom Layer And Track (-94.651mil,110.017mil)(-63.156mil,110.017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R34-2(-78.13mil,82.063mil) on Bottom Layer And Track (-94.651mil,54.125mil)(-63.156mil,54.125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R35-1(-133.24mil,-83.662mil) on Bottom Layer And Track (-148.82mil,-111.829mil)(-117.324mil,-111.829mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R35-1(-133.24mil,-83.662mil) on Bottom Layer And Track (-148.82mil,-55.939mil)(-117.324mil,-55.939mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R35-1(-133.24mil,-83.662mil) on Bottom Layer And Track (-161.018mil,-99.631mil)(-161.018mil,-68.136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R35-2(-78.13mil,-83.662mil) on Bottom Layer And Track (-50.96mil,-99.401mil)(-50.96mil,-67.904mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R35-2(-78.13mil,-83.662mil) on Bottom Layer And Track (-94.651mil,-111.6mil)(-63.156mil,-111.6mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R35-2(-78.13mil,-83.662mil) on Bottom Layer And Track (-94.651mil,-55.708mil)(-63.156mil,-55.708mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R36-1(-133.24mil,-0.8mil) on Bottom Layer And Track (-148.82mil,26.924mil)(-117.324mil,26.924mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R36-1(-133.24mil,-0.8mil) on Bottom Layer And Track (-148.82mil,-28.966mil)(-117.324mil,-28.966mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R36-1(-133.24mil,-0.8mil) on Bottom Layer And Track (-161.018mil,-16.768mil)(-161.018mil,14.726mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R36-2(-78.13mil,-0.8mil) on Bottom Layer And Track (-50.96mil,-16.538mil)(-50.96mil,14.959mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R36-2(-78.13mil,-0.8mil) on Bottom Layer And Track (-94.651mil,27.154mil)(-63.156mil,27.154mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R36-2(-78.13mil,-0.8mil) on Bottom Layer And Track (-94.651mil,-28.738mil)(-63.156mil,-28.738mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R37-1(1813.635mil,460.231mil) on Top Layer And Track (1785.912mil,444.315mil)(1785.912mil,475.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R37-1(1813.635mil,460.231mil) on Top Layer And Track (1798.109mil,488.009mil)(1829.604mil,488.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R37-1(1813.635mil,460.231mil) on Top Layer And Track (1841.802mil,444.315mil)(1841.802mil,475.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R37-2(1813.635mil,405.121mil) on Top Layer And Track (1785.681mil,390.147mil)(1785.681mil,421.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R37-2(1813.635mil,405.121mil) on Top Layer And Track (1797.877mil,377.951mil)(1829.374mil,377.951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R37-2(1813.635mil,405.121mil) on Top Layer And Track (1841.573mil,390.147mil)(1841.573mil,421.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R38-1(382mil,1069.307mil) on Top Layer And Track (354.277mil,1053.391mil)(354.277mil,1084.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R38-1(382mil,1069.307mil) on Top Layer And Track (366.474mil,1097.085mil)(397.969mil,1097.085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R38-1(382mil,1069.307mil) on Top Layer And Track (410.167mil,1053.391mil)(410.167mil,1084.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R38-2(382mil,1014.197mil) on Top Layer And Track (354.046mil,999.223mil)(354.046mil,1030.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R38-2(382mil,1014.197mil) on Top Layer And Track (366.242mil,987.027mil)(397.739mil,987.027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R38-2(382mil,1014.197mil) on Top Layer And Track (409.938mil,999.223mil)(409.938mil,1030.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R39-1(78.74mil,82.063mil) on Bottom Layer And Track (50.962mil,66.094mil)(50.962mil,97.589mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R39-1(78.74mil,82.063mil) on Bottom Layer And Track (63.16mil,109.786mil)(94.656mil,109.786mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R39-1(78.74mil,82.063mil) on Bottom Layer And Track (63.16mil,53.896mil)(94.656mil,53.896mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R39-2(133.85mil,82.063mil) on Bottom Layer And Track (117.329mil,110.017mil)(148.824mil,110.017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R39-2(133.85mil,82.063mil) on Bottom Layer And Track (117.329mil,54.125mil)(148.824mil,54.125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R39-2(133.85mil,82.063mil) on Bottom Layer And Track (161.02mil,66.324mil)(161.02mil,97.821mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R40-1(78.74mil,-83.662mil) on Bottom Layer And Track (50.962mil,-99.631mil)(50.962mil,-68.136mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R40-1(78.74mil,-83.662mil) on Bottom Layer And Track (63.16mil,-111.829mil)(94.656mil,-111.829mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R40-1(78.74mil,-83.662mil) on Bottom Layer And Track (63.16mil,-55.939mil)(94.656mil,-55.939mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R40-2(133.85mil,-83.662mil) on Bottom Layer And Track (117.329mil,-111.6mil)(148.824mil,-111.6mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R40-2(133.85mil,-83.662mil) on Bottom Layer And Track (117.329mil,-55.708mil)(148.824mil,-55.708mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R40-2(133.85mil,-83.662mil) on Bottom Layer And Track (161.02mil,-99.401mil)(161.02mil,-67.904mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R4-1(-912mil,-94mil) on Top Layer And Track (-884.277mil,-109.58mil)(-884.277mil,-78.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R4-1(-912mil,-94mil) on Top Layer And Track (-927.969mil,-121.778mil)(-896.474mil,-121.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R4-1(-912mil,-94mil) on Top Layer And Track (-940.167mil,-109.58mil)(-940.167mil,-78.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R41-1(976mil,425.75mil) on Top Layer And Track (1003.723mil,410.17mil)(1003.723mil,441.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R41-1(976mil,425.75mil) on Top Layer And Track (947.833mil,410.17mil)(947.833mil,441.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R41-1(976mil,425.75mil) on Top Layer And Track (960.031mil,397.972mil)(991.526mil,397.972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R41-2(976mil,480.86mil) on Top Layer And Track (1003.954mil,464.339mil)(1003.954mil,495.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R41-2(976mil,480.86mil) on Top Layer And Track (948.062mil,464.339mil)(948.062mil,495.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R41-2(976mil,480.86mil) on Top Layer And Track (960.261mil,508.03mil)(991.758mil,508.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R4-2(-912mil,-38.89mil) on Top Layer And Track (-884.046mil,-55.411mil)(-884.046mil,-23.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R4-2(-912mil,-38.89mil) on Top Layer And Track (-927.739mil,-11.72mil)(-896.242mil,-11.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R4-2(-912mil,-38.89mil) on Top Layer And Track (-939.938mil,-55.411mil)(-939.938mil,-23.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R42-1(1622.843mil,-401.89mil) on Top Layer And Track (1595.12mil,-417.806mil)(1595.12mil,-386.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R42-1(1622.843mil,-401.89mil) on Top Layer And Track (1607.318mil,-374.112mil)(1638.812mil,-374.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R42-1(1622.843mil,-401.89mil) on Top Layer And Track (1651.011mil,-417.806mil)(1651.011mil,-386.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R42-2(1622.843mil,-457mil) on Top Layer And Track (1594.889mil,-471.974mil)(1594.889mil,-440.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R42-2(1622.843mil,-457mil) on Top Layer And Track (1607.085mil,-484.17mil)(1638.582mil,-484.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R42-2(1622.843mil,-457mil) on Top Layer And Track (1650.782mil,-471.974mil)(1650.782mil,-440.479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R43-1(1482.7mil,-359mil) on Top Layer And Track (1466.784mil,-331.277mil)(1498.28mil,-331.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R43-1(1482.7mil,-359mil) on Top Layer And Track (1466.784mil,-387.167mil)(1498.28mil,-387.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R43-1(1482.7mil,-359mil) on Top Layer And Track (1510.478mil,-374.969mil)(1510.478mil,-343.474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R43-2(1427.59mil,-359mil) on Top Layer And Track (1400.42mil,-374.739mil)(1400.42mil,-343.242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R43-2(1427.59mil,-359mil) on Top Layer And Track (1412.616mil,-331.046mil)(1444.111mil,-331.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R43-2(1427.59mil,-359mil) on Top Layer And Track (1412.616mil,-386.938mil)(1444.111mil,-386.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R44-1(2224.811mil,-26.048mil) on Top Layer And Track (2197.088mil,-41.964mil)(2197.088mil,-10.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R44-1(2224.811mil,-26.048mil) on Top Layer And Track (2209.285mil,1.73mil)(2240.78mil,1.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R44-1(2224.811mil,-26.048mil) on Top Layer And Track (2252.978mil,-41.964mil)(2252.978mil,-10.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R44-2(2224.811mil,-81.158mil) on Top Layer And Track (2196.857mil,-96.132mil)(2196.857mil,-64.637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R44-2(2224.811mil,-81.158mil) on Top Layer And Track (2209.053mil,-108.328mil)(2240.55mil,-108.328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R44-2(2224.811mil,-81.158mil) on Top Layer And Track (2252.749mil,-96.132mil)(2252.749mil,-64.637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R45-1(1174.472mil,-118.204mil) on Top Layer And Track (1146.749mil,-134.12mil)(1146.749mil,-102.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R45-1(1174.472mil,-118.204mil) on Top Layer And Track (1158.946mil,-90.426mil)(1190.441mil,-90.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R45-1(1174.472mil,-118.204mil) on Top Layer And Track (1202.639mil,-134.12mil)(1202.639mil,-102.624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R45-2(1174.472mil,-173.314mil) on Top Layer And Track (1146.518mil,-188.288mil)(1146.518mil,-156.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R45-2(1174.472mil,-173.314mil) on Top Layer And Track (1158.714mil,-200.484mil)(1190.211mil,-200.484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R45-2(1174.472mil,-173.314mil) on Top Layer And Track (1202.41mil,-188.288mil)(1202.41mil,-156.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R46-1(89mil,-847.187mil) on Top Layer And Track (117.167mil,-863.103mil)(117.167mil,-831.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R46-1(89mil,-847.187mil) on Top Layer And Track (61.277mil,-863.103mil)(61.277mil,-831.607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R46-1(89mil,-847.187mil) on Top Layer And Track (73.474mil,-819.409mil)(104.969mil,-819.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R46-2(89mil,-902.297mil) on Top Layer And Track (116.938mil,-917.271mil)(116.938mil,-885.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R46-2(89mil,-902.297mil) on Top Layer And Track (61.046mil,-917.271mil)(61.046mil,-885.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R46-2(89mil,-902.297mil) on Top Layer And Track (73.242mil,-929.467mil)(104.739mil,-929.467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R47-1(1428.2mil,-601mil) on Top Layer And Track (1400.422mil,-616.526mil)(1400.422mil,-585.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R47-1(1428.2mil,-601mil) on Top Layer And Track (1412.62mil,-572.833mil)(1444.116mil,-572.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R47-1(1428.2mil,-601mil) on Top Layer And Track (1412.62mil,-628.723mil)(1444.116mil,-628.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R47-2(1483.31mil,-601mil) on Top Layer And Track (1466.789mil,-573.062mil)(1498.284mil,-573.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R47-2(1483.31mil,-601mil) on Top Layer And Track (1466.789mil,-628.954mil)(1498.284mil,-628.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R47-2(1483.31mil,-601mil) on Top Layer And Track (1510.48mil,-616.758mil)(1510.48mil,-585.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R48-1(1650.2mil,-881mil) on Top Layer And Track (1634.284mil,-853.277mil)(1665.78mil,-853.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R48-1(1650.2mil,-881mil) on Top Layer And Track (1634.284mil,-909.167mil)(1665.78mil,-909.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R48-1(1650.2mil,-881mil) on Top Layer And Track (1677.978mil,-896.969mil)(1677.978mil,-865.474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R48-2(1595.09mil,-881mil) on Top Layer And Track (1567.92mil,-896.739mil)(1567.92mil,-865.242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R48-2(1595.09mil,-881mil) on Top Layer And Track (1580.116mil,-853.046mil)(1611.611mil,-853.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R48-2(1595.09mil,-881mil) on Top Layer And Track (1580.116mil,-908.938mil)(1611.611mil,-908.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R49-1(2110mil,-709.11mil) on Top Layer And Track (2081.833mil,-724.69mil)(2081.833mil,-693.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R49-1(2110mil,-709.11mil) on Top Layer And Track (2094.031mil,-736.888mil)(2125.526mil,-736.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R49-1(2110mil,-709.11mil) on Top Layer And Track (2137.723mil,-724.69mil)(2137.723mil,-693.194mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R49-2(2110mil,-654mil) on Top Layer And Track (2082.062mil,-670.521mil)(2082.062mil,-639.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R49-2(2110mil,-654mil) on Top Layer And Track (2094.261mil,-626.83mil)(2125.758mil,-626.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R49-2(2110mil,-654mil) on Top Layer And Track (2137.954mil,-670.521mil)(2137.954mil,-639.026mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R50-1(1428.2mil,-523mil) on Top Layer And Track (1400.422mil,-538.526mil)(1400.422mil,-507.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R50-1(1428.2mil,-523mil) on Top Layer And Track (1412.62mil,-494.833mil)(1444.116mil,-494.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R50-1(1428.2mil,-523mil) on Top Layer And Track (1412.62mil,-550.723mil)(1444.116mil,-550.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R50-2(1483.31mil,-523mil) on Top Layer And Track (1466.789mil,-495.062mil)(1498.284mil,-495.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R50-2(1483.31mil,-523mil) on Top Layer And Track (1466.789mil,-550.954mil)(1498.284mil,-550.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R50-2(1483.31mil,-523mil) on Top Layer And Track (1510.48mil,-538.758mil)(1510.48mil,-507.261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R5-1(-912mil,37mil) on Top Layer And Track (-884.277mil,21.42mil)(-884.277mil,52.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R5-1(-912mil,37mil) on Top Layer And Track (-927.969mil,9.222mil)(-896.474mil,9.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R5-1(-912mil,37mil) on Top Layer And Track (-940.167mil,21.42mil)(-940.167mil,52.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R51-1(1650.2mil,-803.894mil) on Top Layer And Track (1634.284mil,-776.17mil)(1665.78mil,-776.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R51-1(1650.2mil,-803.894mil) on Top Layer And Track (1634.284mil,-832.061mil)(1665.78mil,-832.061mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R51-1(1650.2mil,-803.894mil) on Top Layer And Track (1677.978mil,-819.862mil)(1677.978mil,-788.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R51-2(1595.09mil,-803.894mil) on Top Layer And Track (1567.92mil,-819.633mil)(1567.92mil,-788.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R51-2(1595.09mil,-803.894mil) on Top Layer And Track (1580.116mil,-775.939mil)(1611.611mil,-775.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R51-2(1595.09mil,-803.894mil) on Top Layer And Track (1580.116mil,-831.832mil)(1611.611mil,-831.832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R5-2(-912mil,92.11mil) on Top Layer And Track (-884.046mil,75.589mil)(-884.046mil,107.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R5-2(-912mil,92.11mil) on Top Layer And Track (-927.739mil,119.28mil)(-896.242mil,119.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R5-2(-912mil,92.11mil) on Top Layer And Track (-939.938mil,75.589mil)(-939.938mil,107.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R52-1(2019.11mil,-85mil) on Top Layer And Track (2003.194mil,-113.167mil)(2034.69mil,-113.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R52-1(2019.11mil,-85mil) on Top Layer And Track (2003.194mil,-57.277mil)(2034.69mil,-57.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R52-1(2019.11mil,-85mil) on Top Layer And Track (2046.888mil,-100.969mil)(2046.888mil,-69.474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R52-2(1964mil,-85mil) on Top Layer And Track (1936.83mil,-100.739mil)(1936.83mil,-69.242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R52-2(1964mil,-85mil) on Top Layer And Track (1949.026mil,-112.938mil)(1980.521mil,-112.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R52-2(1964mil,-85mil) on Top Layer And Track (1949.026mil,-57.046mil)(1980.521mil,-57.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R53-1(778mil,264.5mil) on Top Layer And Track (749.833mil,248.92mil)(749.833mil,280.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R53-1(778mil,264.5mil) on Top Layer And Track (762.031mil,236.722mil)(793.526mil,236.722mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R53-1(778mil,264.5mil) on Top Layer And Track (805.723mil,248.92mil)(805.723mil,280.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R53-2(778mil,319.61mil) on Top Layer And Track (750.062mil,303.089mil)(750.062mil,334.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R53-2(778mil,319.61mil) on Top Layer And Track (762.261mil,346.78mil)(793.758mil,346.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R53-2(778mil,319.61mil) on Top Layer And Track (805.954mil,303.089mil)(805.954mil,334.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R54-1(1315.2mil,-881mil) on Top Layer And Track (1299.284mil,-853.277mil)(1330.78mil,-853.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R54-1(1315.2mil,-881mil) on Top Layer And Track (1299.284mil,-909.167mil)(1330.78mil,-909.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R54-1(1315.2mil,-881mil) on Top Layer And Track (1342.978mil,-896.969mil)(1342.978mil,-865.474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R54-2(1260.09mil,-881mil) on Top Layer And Track (1232.92mil,-896.739mil)(1232.92mil,-865.242mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R54-2(1260.09mil,-881mil) on Top Layer And Track (1245.116mil,-853.046mil)(1276.611mil,-853.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R54-2(1260.09mil,-881mil) on Top Layer And Track (1245.116mil,-908.938mil)(1276.611mil,-908.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R55-1(1223.226mil,156.535mil) on Top Layer And Track (1195.448mil,141.008mil)(1195.448mil,172.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R55-1(1223.226mil,156.535mil) on Top Layer And Track (1207.646mil,128.811mil)(1239.142mil,128.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R55-1(1223.226mil,156.535mil) on Top Layer And Track (1207.646mil,184.702mil)(1239.142mil,184.702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R55-2(1278.336mil,156.535mil) on Top Layer And Track (1261.815mil,128.581mil)(1293.31mil,128.581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R55-2(1278.336mil,156.535mil) on Top Layer And Track (1261.815mil,184.472mil)(1293.31mil,184.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R55-2(1278.336mil,156.535mil) on Top Layer And Track (1305.506mil,140.776mil)(1305.506mil,172.274mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R56-1(1315.2mil,-803.894mil) on Top Layer And Track (1299.284mil,-776.17mil)(1330.78mil,-776.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R56-1(1315.2mil,-803.894mil) on Top Layer And Track (1299.284mil,-832.061mil)(1330.78mil,-832.061mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R56-1(1315.2mil,-803.894mil) on Top Layer And Track (1342.978mil,-819.862mil)(1342.978mil,-788.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R56-2(1260.09mil,-803.894mil) on Top Layer And Track (1232.92mil,-819.633mil)(1232.92mil,-788.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R56-2(1260.09mil,-803.894mil) on Top Layer And Track (1245.116mil,-775.939mil)(1276.611mil,-775.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R56-2(1260.09mil,-803.894mil) on Top Layer And Track (1245.116mil,-831.832mil)(1276.611mil,-831.832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad R57-1(1856.41mil,-636.858mil) on Top Layer And Track (1828.632mil,-652.384mil)(1828.632mil,-620.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R57-1(1856.41mil,-636.858mil) on Top Layer And Track (1840.83mil,-608.691mil)(1872.326mil,-608.691mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R57-1(1856.41mil,-636.858mil) on Top Layer And Track (1840.83mil,-664.581mil)(1872.326mil,-664.581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R57-2(1911.52mil,-636.858mil) on Top Layer And Track (1894.999mil,-608.92mil)(1926.494mil,-608.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad R57-2(1911.52mil,-636.858mil) on Top Layer And Track (1894.999mil,-664.812mil)(1926.494mil,-664.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R57-2(1911.52mil,-636.858mil) on Top Layer And Track (1938.69mil,-652.616mil)(1938.69mil,-621.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R58-1(2243.3mil,-377.842mil) on Top Layer And Track (2227.384mil,-350.119mil)(2258.88mil,-350.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R58-1(2243.3mil,-377.842mil) on Top Layer And Track (2227.384mil,-406.009mil)(2258.88mil,-406.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R58-1(2243.3mil,-377.842mil) on Top Layer And Track (2271.078mil,-393.811mil)(2271.078mil,-362.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R58-2(2188.19mil,-377.842mil) on Top Layer And Track (2161.02mil,-393.581mil)(2161.02mil,-362.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R58-2(2188.19mil,-377.842mil) on Top Layer And Track (2173.216mil,-349.888mil)(2204.711mil,-349.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R58-2(2188.19mil,-377.842mil) on Top Layer And Track (2173.216mil,-405.78mil)(2204.711mil,-405.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R59-1(2243.3mil,-457.842mil) on Top Layer And Track (2227.384mil,-430.119mil)(2258.88mil,-430.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad R59-1(2243.3mil,-457.842mil) on Top Layer And Track (2227.384mil,-486.009mil)(2258.88mil,-486.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R59-1(2243.3mil,-457.842mil) on Top Layer And Track (2271.078mil,-473.811mil)(2271.078mil,-442.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad R59-2(2188.19mil,-457.842mil) on Top Layer And Track (2161.02mil,-473.581mil)(2161.02mil,-442.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R59-2(2188.19mil,-457.842mil) on Top Layer And Track (2173.216mil,-429.888mil)(2204.711mil,-429.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R59-2(2188.19mil,-457.842mil) on Top Layer And Track (2173.216mil,-485.78mil)(2204.711mil,-485.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R60-1(1555mil,890.752mil) on Top Layer And Track (1526.833mil,875.172mil)(1526.833mil,906.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R60-1(1555mil,890.752mil) on Top Layer And Track (1539.031mil,862.974mil)(1570.526mil,862.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R60-1(1555mil,890.752mil) on Top Layer And Track (1582.723mil,875.172mil)(1582.723mil,906.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R60-2(1555mil,945.862mil) on Top Layer And Track (1527.062mil,929.341mil)(1527.062mil,960.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R60-2(1555mil,945.862mil) on Top Layer And Track (1539.261mil,973.032mil)(1570.758mil,973.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R60-2(1555mil,945.862mil) on Top Layer And Track (1582.954mil,929.341mil)(1582.954mil,960.836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R6-1(-207.031mil,350.89mil) on Top Layer And Track (-179.308mil,335.31mil)(-179.308mil,366.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R6-1(-207.031mil,350.89mil) on Top Layer And Track (-223mil,323.112mil)(-191.505mil,323.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R6-1(-207.031mil,350.89mil) on Top Layer And Track (-235.198mil,335.31mil)(-235.198mil,366.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R6-2(-207.031mil,406mil) on Top Layer And Track (-179.077mil,389.479mil)(-179.077mil,420.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R6-2(-207.031mil,406mil) on Top Layer And Track (-222.77mil,433.17mil)(-191.273mil,433.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R6-2(-207.031mil,406mil) on Top Layer And Track (-234.969mil,389.479mil)(-234.969mil,420.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R7-1(-207.031mil,486.89mil) on Top Layer And Track (-179.308mil,471.31mil)(-179.308mil,502.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R7-1(-207.031mil,486.89mil) on Top Layer And Track (-223mil,459.112mil)(-191.505mil,459.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R7-1(-207.031mil,486.89mil) on Top Layer And Track (-235.198mil,471.31mil)(-235.198mil,502.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R7-2(-207.031mil,542mil) on Top Layer And Track (-179.077mil,525.479mil)(-179.077mil,556.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R7-2(-207.031mil,542mil) on Top Layer And Track (-222.77mil,569.17mil)(-191.273mil,569.17mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R7-2(-207.031mil,542mil) on Top Layer And Track (-234.969mil,525.479mil)(-234.969mil,556.974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.895mil < 10mil) Between Pad S1-0(-2120mil,112.811mil) on Multi-Layer And Track (-2135.795mil,112.811mil)(-1757.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-0(-2120mil,112.811mil) on Multi-Layer And Track (-2135.795mil,-399mil)(-2135.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.895mil < 10mil) Between Pad S1-0(-2120mil,-399mil) on Multi-Layer And Track (-2135.795mil,-399mil)(-1757.795mil,-399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.895mil < 10mil) Between Pad S1-0(-2120mil,-399mil) on Multi-Layer And Track (-2135.795mil,-399mil)(-2135.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(-1757.795mil,-328.134mil) on Multi-Layer And Track (-1757.795mil,-399mil)(-1757.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.805mil < 10mil) Between Pad S1-1(-1757.795mil,-328.134mil) on Multi-Layer And Track (-2135.795mil,-399mil)(-1757.795mil,-399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(-1757.795mil,-143.095mil) on Multi-Layer And Track (-1757.795mil,-399mil)(-1757.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-3(-1757.795mil,41.945mil) on Multi-Layer And Track (-1757.795mil,-399mil)(-1757.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.956mil < 10mil) Between Pad S1-3(-1757.795mil,41.945mil) on Multi-Layer And Track (-2135.795mil,112.811mil)(-1757.795mil,112.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.814mil < 10mil) Between Pad U10-1(2223.722mil,359.021mil) on Top Layer And Track (2247.347mil,272.41mil)(2247.347mil,343.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad U10-3(2148.923mil,359.025mil) on Top Layer And Track (2125.3mil,272.41mil)(2125.3mil,343.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.806mil < 10mil) Between Pad U10-4(2148.916mil,256.663mil) on Top Layer And Track (2125.3mil,272.41mil)(2125.3mil,343.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.848mil < 10mil) Between Pad U10-4(2148.916mil,256.663mil) on Top Layer And Track (2170.575mil,272.41mil)(2202.073mil,272.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.591mil < 10mil) Between Pad U10-5(2223.716mil,256.659mil) on Top Layer And Track (2170.575mil,272.41mil)(2202.073mil,272.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.82mil < 10mil) Between Pad U10-5(2223.716mil,256.659mil) on Top Layer And Track (2247.347mil,272.41mil)(2247.347mil,343.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.803mil < 10mil) Between Pad U1-1(-1341.984mil,-134.001mil) on Top Layer And Track (-1391.102mil,-158.457mil)(-1391.102mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-1(1794.728mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-10(1971.902mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-11(1991.577mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-12(2011.272mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U11-13(2070.322mil,-480.273mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.925mil < 10mil) Between Pad U11-14(2070.317mil,-460.583mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U11-15(2070.322mil,-440.903mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.925mil < 10mil) Between Pad U11-16(2070.317mil,-421.213mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U11-17(2070.322mil,-401.533mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.925mil < 10mil) Between Pad U11-18(2070.317mil,-381.843mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.931mil < 10mil) Between Pad U11-19(2070.323mil,-362.163mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-2(1814.423mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U11-20(2070.318mil,-342.473mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.931mil < 10mil) Between Pad U11-21(2070.323mil,-322.793mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U11-22(2070.318mil,-303.103mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.931mil < 10mil) Between Pad U11-23(2070.323mil,-283.423mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U11-24(2070.318mil,-263.733mil) on Top Layer And Track (2033mil,-502.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-25(2011.272mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-26(1991.577mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-27(1971.902mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-28(1952.207mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-29(1932.532mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-3(1834.098mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-30(1912.837mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-31(1893.163mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-32(1873.468mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-33(1853.793mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-34(1834.098mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.748mil < 10mil) Between Pad U11-35(1814.423mil,-204.683mil) on Top Layer And Track (1772mil,-240.5mil)(1802mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-35(1814.423mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-36(1794.728mil,-204.683mil) on Top Layer And Track (1772mil,-240.5mil)(1802mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U11-36(1794.728mil,-204.683mil) on Top Layer And Track (1789mil,-240.5mil)(2033mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad U11-37(1735.678mil,-263.727mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U11-38(1735.683mil,-283.417mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad U11-39(1735.678mil,-303.097mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-4(1853.793mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U11-40(1735.683mil,-322.787mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.173mil < 10mil) Between Pad U11-41(1735.678mil,-342.467mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U11-42(1735.683mil,-362.157mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.174mil < 10mil) Between Pad U11-43(1735.677mil,-381.837mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U11-44(1735.682mil,-401.527mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.174mil < 10mil) Between Pad U11-45(1735.677mil,-421.207mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U11-46(1735.682mil,-440.897mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.174mil < 10mil) Between Pad U11-47(1735.677mil,-460.577mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U11-48(1735.682mil,-480.267mil) on Top Layer And Track (1772mil,-502.5mil)(1772mil,-240.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-5(1873.468mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-6(1893.163mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-7(1912.837mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-8(1932.532mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U11-9(1952.207mil,-539.317mil) on Top Layer And Track (1772mil,-502.5mil)(2033mil,-502.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.803mil < 10mil) Between Pad U1-2(-1341.984mil,-84.001mil) on Top Layer And Track (-1391.102mil,-158.457mil)(-1391.102mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.803mil < 10mil) Between Pad U1-3(-1341.984mil,-34.001mil) on Top Layer And Track (-1391.102mil,-158.457mil)(-1391.102mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-1(1800.874mil,987mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-10(1800.874mil,455.504mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-11(1800.874mil,396.449mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-12(1800.874mil,337.394mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-13(1800.874mil,278.339mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-14(1749.693mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-15(1690.638mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-16(1631.583mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-17(1572.527mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-18(1513.472mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-19(1454.417mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-2(1800.874mil,927.945mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-20(1395.362mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-21(1336.307mil,211.409mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1798.906mil,211.409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-22(1293mil,278.339mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-23(1293mil,337.394mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-24(1293mil,396.449mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-25(1293mil,455.504mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-26(1293mil,514.559mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-27(1293mil,573.614mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-28(1293mil,632.669mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-29(1293mil,691.724mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-3(1800.874mil,868.89mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-30(1293mil,750.779mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-31(1293mil,809.835mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-32(1293mil,868.89mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-33(1293mil,927.945mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-34(1293mil,987mil) on Bottom Layer And Track (1294.968mil,211.409mil)(1294.968mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-4(1800.874mil,809.835mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-5(1800.874mil,750.779mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-6(1800.874mil,691.724mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-7(1800.874mil,632.669mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-8(1800.874mil,573.614mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-9(1800.874mil,514.559mil) on Bottom Layer And Track (1798.906mil,211.409mil)(1798.906mil,1258.653mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.803mil < 10mil) Between Pad U1-4(-1341.984mil,15.999mil) on Top Layer And Track (-1391.102mil,-158.457mil)(-1391.102mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U1-5(-1560.016mil,15.999mil) on Top Layer And Track (-1510.898mil,-158.457mil)(-1510.898mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U1-6(-1560.016mil,-34.001mil) on Top Layer And Track (-1510.898mil,-158.457mil)(-1510.898mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U1-7(-1560.016mil,-84.001mil) on Top Layer And Track (-1510.898mil,-158.457mil)(-1510.898mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad U1-8(-1560.016mil,-134.001mil) on Top Layer And Track (-1510.898mil,-158.457mil)(-1510.898mil,40.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U7-1(-1814mil,869.22mil) on Top Layer And Track (-1990.425mil,823.508mil)(-1787.575mil,823.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U7-2(-1864mil,869.22mil) on Top Layer And Track (-1990.425mil,823.508mil)(-1787.575mil,823.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U7-3(-1914mil,869.22mil) on Top Layer And Track (-1990.425mil,823.508mil)(-1787.575mil,823.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.634mil < 10mil) Between Pad U7-4(-1964mil,869.22mil) on Top Layer And Track (-1990.425mil,823.508mil)(-1787.575mil,823.508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U7-5(-1964mil,658mil) on Top Layer And Track (-1990.425mil,703.712mil)(-1787.575mil,703.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U7-6(-1914mil,658mil) on Top Layer And Track (-1990.425mil,703.712mil)(-1787.575mil,703.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U7-7(-1864mil,658mil) on Top Layer And Track (-1990.425mil,703.712mil)(-1787.575mil,703.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad U7-8(-1814mil,658mil) on Top Layer And Track (-1990.425mil,703.712mil)(-1787.575mil,703.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.649mil < 10mil) Between Pad U8-12(62.008mil,39.37mil) on Top Layer And Track (61.024mil,51.024mil)(61.024mil,61.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.422mil < 10mil) Between Pad U8-13(39.37mil,62.008mil) on Top Layer And Track (51.024mil,61.024mil)(61.024mil,61.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.321mil < 10mil) Between Pad U8-18(-39.37mil,62.008mil) on Top Layer And Track (-61.023mil,61.024mil)(-51.023mil,61.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.977mil < 10mil) Between Pad U8-19(-62.008mil,39.37mil) on Top Layer And Track (-61.023mil,51.024mil)(-61.023mil,61.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.422mil < 10mil) Between Pad U8-6(39.37mil,-62.008mil) on Top Layer And Track (51.024mil,-61.023mil)(61.024mil,-61.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.276mil < 10mil) Between Pad U8-7(62.008mil,-39.37mil) on Top Layer And Track (61.024mil,-61.023mil)(61.024mil,-51.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.118mil < 10mil) Between Pad Y1-1(1288.316mil,-108.376mil) on Top Layer And Track (1228.316mil,-210.782mil)(1228.316mil,-80.782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad Y1-1(1288.316mil,-108.376mil) on Top Layer And Track (1348.316mil,-210.782mil)(1348.316mil,-80.782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad Y1-2(1288.316mil,-183.188mil) on Top Layer And Track (1228.316mil,-210.782mil)(1228.316mil,-80.782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad Y1-2(1288.316mil,-183.188mil) on Top Layer And Track (1348.316mil,-210.782mil)(1348.316mil,-80.782mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad Y2-1(1921.066mil,-746.842mil) on Top Layer And Track (1818.66mil,-686.842mil)(1948.66mil,-686.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.118mil < 10mil) Between Pad Y2-1(1921.066mil,-746.842mil) on Top Layer And Track (1818.66mil,-806.842mil)(1948.66mil,-806.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad Y2-2(1846.254mil,-746.842mil) on Top Layer And Track (1818.66mil,-686.842mil)(1948.66mil,-686.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.85mil < 10mil) Between Pad Y2-2(1846.254mil,-746.842mil) on Top Layer And Track (1818.66mil,-806.842mil)(1948.66mil,-806.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.85mil]
Rule Violations :1164

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1261
Waived Violations : 0
Time Elapsed        : 00:00:03