<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="CPU_L" device="LCMXO2-4000HC-4MG132C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="cpu2system"/>
        <Source name="cpu2system.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="cpu2system"/>
        </Source>
        <Source name="sram64kx8_lcm.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="tb02cpu2.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="testbench.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="CPU_L.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="CPU_L1.sty"/>
</BaliProject>
