(pcb "/home/owen/Code/PlatformIO/FujiSim_Test1/KiCad7/FujiNet_Z80Bus_Modules/RIO-128K_ZXspectrum/RIO-128K_ZXspectrum_impl_narrow/RIO-128K_ZXspectrum_impl_narrow.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  156000 -161000  111000 -161000  111000 -66000  156000 -66000
            156000 -161000)
    )
    (keepout "" (polygon F.Cu 0  113000 -66000  111000 -66000  111000 -161000  113000 -161000
            113000 -66000))
    (keepout "" (polygon B.Cu 0  113000 -66000  111000 -66000  111000 -161000  113000 -161000
            113000 -66000))
    (keepout "" (polygon F.Cu 0  113000 -161000  154000 -161000  154000 -159000  113000 -159000
            113000 -161000))
    (keepout "" (polygon B.Cu 0  113000 -161000  154000 -161000  154000 -159000  113000 -159000
            113000 -161000))
    (keepout "" (polygon F.Cu 0  156000 -66000  154000 -66000  154000 -161000  156000 -161000
            156000 -66000))
    (keepout "" (polygon B.Cu 0  156000 -66000  154000 -66000  154000 -161000  156000 -161000
            156000 -66000))
    (keepout "" (polygon F.Cu 0  113000 -68000  154000 -68000  154000 -66000  113000 -66000
            113000 -68000))
    (keepout "" (polygon B.Cu 0  113000 -68000  154000 -68000  154000 -66000  113000 -66000
            113000 -68000))
    (via "Via[0-1]_1000:500_um")
    (rule
      (width 400)
      (clearance 600.1)
      (clearance 600.1 (type default_smd))
      (clearance 150 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place RIO_DECODER1 135000.000000 -76000.000000 front 0.000000 (PN 74HC245N))
      (place "Z80-RIO_DATA1" 122200.000000 -76000.000000 front 0.000000 (PN 74HC245N))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R3 145160.000000 -70000.000000 front 180.000000 (PN 10K))
      (place R2 130000.000000 -70000.000000 front 180.000000 (PN 10K))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place RIO1 125000.000000 -117000.000000 front 0.000000 (PN "AS6C1008-55PCN"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R1 144240.000000 -117000.000000 front -90.000000 (PN 10K))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x18_P2.54mm_Vertical
      (place J2 152000.000000 -70000.000000 front 0.000000 (PN Conn_01x18_Socket))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x24_P2.54mm_Vertical
      (place J1 115000.000000 -70000.000000 front 0.000000 (PN Conn_01x24_Socket))
    )
  )
  (library
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1040 0  1810 0))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x18_P2.54mm_Vertical
      (outline (path signal 100  1270 -44450  -1270 -44450))
      (outline (path signal 100  1270 635  1270 -44450))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 -44450  -1270 1270))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 50  1750 -44950  -1800 -44950))
      (outline (path signal 50  1750 1800  1750 -44950))
      (outline (path signal 50  -1800 -44950  -1800 1800))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  1330 -1270  1330 -44510))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  -1330 -44510  1330 -44510))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -44510))
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x24_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -59750))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -59750  1330 -59750))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -59750))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -60200  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -60200))
      (outline (path signal 50  1750 -60200  -1800 -60200))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -59690  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -59690))
      (outline (path signal 100  1270 -59690  -1270 -59690))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_1000:500_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net "/RIO-128K_ZXspectrum/Z80_D0"
      (pins "Z80-RIO_DATA1"-2 J1-1)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D1"
      (pins "Z80-RIO_DATA1"-3 J1-2)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D2"
      (pins "Z80-RIO_DATA1"-4 J1-3)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D3"
      (pins "Z80-RIO_DATA1"-5 J1-4)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D4"
      (pins "Z80-RIO_DATA1"-6 J1-5)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D5"
      (pins "Z80-RIO_DATA1"-7 J1-6)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D6"
      (pins "Z80-RIO_DATA1"-8 J1-7)
    )
    (net "/RIO-128K_ZXspectrum/Z80_D7"
      (pins "Z80-RIO_DATA1"-9 J1-8)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A0"
      (pins RIO1-12 J1-9)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A1"
      (pins RIO1-11 J1-10)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A2"
      (pins RIO1-10 J1-11)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A3"
      (pins RIO1-9 J1-12)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A4"
      (pins RIO1-8 J1-13)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A5"
      (pins RIO1-7 J1-14)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A6"
      (pins RIO1-6 J1-15)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A7"
      (pins RIO1-5 J1-16)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A8"
      (pins RIO1-27 J1-17)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A9"
      (pins RIO1-26 J1-18)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A10"
      (pins RIO1-23 J1-19)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A11"
      (pins RIO1-25 J1-20)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A12"
      (pins RIO1-4 J1-21)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A13"
      (pins RIO1-28 J1-22)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A14"
      (pins J1-23)
    )
    (net "/RIO-128K_ZXspectrum/Z80_A15"
      (pins J1-24)
    )
    (net +5V
      (pins RIO_DECODER1-20 R3-2 RIO1-32 "Z80-RIO_DATA1"-20 R1-1 R2-2 J2-1)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CE2"
      (pins RIO1-30 R1-2)
    )
    (net "Net-(RIO_DECODER1-A->B)"
      (pins RIO_DECODER1-1 R2-1)
    )
    (net "/RIO-128K_ZXspectrum/CACHE_DATASTATUS"
      (pins RIO_DECODER1-14 R3-1 J2-13)
    )
    (net "unconnected-(RIO1-NC-Pad1)"
      (pins RIO1-1)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.A16"
      (pins RIO1-2 J2-2)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.A14"
      (pins RIO1-3 J2-4)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D0"
      (pins RIO_DECODER1-2 RIO1-13 "Z80-RIO_DATA1"-18)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D1"
      (pins RIO_DECODER1-3 RIO1-14 "Z80-RIO_DATA1"-17)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D2"
      (pins RIO_DECODER1-4 RIO1-15 "Z80-RIO_DATA1"-16)
    )
    (net GND
      (pins RIO_DECODER1-10 RIO1-16 "Z80-RIO_DATA1"-10 J2-18)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D3"
      (pins RIO_DECODER1-5 RIO1-17 "Z80-RIO_DATA1"-15)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D4"
      (pins RIO_DECODER1-6 RIO1-18 "Z80-RIO_DATA1"-14)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D5"
      (pins RIO_DECODER1-7 RIO1-19 "Z80-RIO_DATA1"-13)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D6"
      (pins RIO_DECODER1-8 RIO1-20 "Z80-RIO_DATA1"-12)
    )
    (net "/RIO-128K_ZXspectrum/ROM_D7"
      (pins RIO_DECODER1-9 RIO1-21 "Z80-RIO_DATA1"-11)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.CE"
      (pins RIO1-22 J2-6)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.OE"
      (pins RIO1-24 "Z80-RIO_DATA1"-1 J2-7)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.WE"
      (pins RIO1-29 J2-5)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.A15"
      (pins RIO1-31 J2-3)
    )
    (net "/RIO-128K_ZXspectrum/Z80_HARDLOCK_SET"
      (pins RIO_DECODER1-11 J2-16)
    )
    (net "/RIO-128K_ZXspectrum/Z80_HARDLOCK_RESET"
      (pins RIO_DECODER1-12 J2-15)
    )
    (net "/RIO-128K_ZXspectrum/WAIT_IO"
      (pins RIO_DECODER1-13 J2-14)
    )
    (net "/RIO-128K_ZXspectrum/CACHE_SEL_3"
      (pins RIO_DECODER1-15 J2-12)
    )
    (net "/RIO-128K_ZXspectrum/CACHE_SEL_2"
      (pins RIO_DECODER1-16 J2-11)
    )
    (net "/RIO-128K_ZXspectrum/CACHE_SEL_1"
      (pins RIO_DECODER1-17 J2-10)
    )
    (net "/RIO-128K_ZXspectrum/CACHE_SEL_0"
      (pins RIO_DECODER1-18 J2-9)
    )
    (net "/RIO-128K_ZXspectrum/PERM_Z80_IORQ"
      (pins RIO_DECODER1-19 J2-17)
    )
    (net "/RIO-128K_ZXspectrum/RIO_CONTROL.ROM_RDY"
      (pins "Z80-RIO_DATA1"-19 J2-8)
    )
    (class kicad_default "" +5V "/RIO-128K_ZXspectrum/CACHE_DATASTATUS" "/RIO-128K_ZXspectrum/CACHE_SEL_0"
      "/RIO-128K_ZXspectrum/CACHE_SEL_1" "/RIO-128K_ZXspectrum/CACHE_SEL_2"
      "/RIO-128K_ZXspectrum/CACHE_SEL_3" "/RIO-128K_ZXspectrum/PERM_Z80_IORQ"
      "/RIO-128K_ZXspectrum/RIO_CE2" "/RIO-128K_ZXspectrum/RIO_CONTROL.A14"
      "/RIO-128K_ZXspectrum/RIO_CONTROL.A15" "/RIO-128K_ZXspectrum/RIO_CONTROL.A16"
      "/RIO-128K_ZXspectrum/RIO_CONTROL.CE" "/RIO-128K_ZXspectrum/RIO_CONTROL.OE"
      "/RIO-128K_ZXspectrum/RIO_CONTROL.ROM_RDY" "/RIO-128K_ZXspectrum/RIO_CONTROL.WE"
      "/RIO-128K_ZXspectrum/ROM_D0" "/RIO-128K_ZXspectrum/ROM_D1" "/RIO-128K_ZXspectrum/ROM_D2"
      "/RIO-128K_ZXspectrum/ROM_D3" "/RIO-128K_ZXspectrum/ROM_D4" "/RIO-128K_ZXspectrum/ROM_D5"
      "/RIO-128K_ZXspectrum/ROM_D6" "/RIO-128K_ZXspectrum/ROM_D7" "/RIO-128K_ZXspectrum/WAIT_IO"
      "/RIO-128K_ZXspectrum/Z80_A0" "/RIO-128K_ZXspectrum/Z80_A1" "/RIO-128K_ZXspectrum/Z80_A10"
      "/RIO-128K_ZXspectrum/Z80_A11" "/RIO-128K_ZXspectrum/Z80_A12" "/RIO-128K_ZXspectrum/Z80_A13"
      "/RIO-128K_ZXspectrum/Z80_A14" "/RIO-128K_ZXspectrum/Z80_A15" "/RIO-128K_ZXspectrum/Z80_A2"
      "/RIO-128K_ZXspectrum/Z80_A3" "/RIO-128K_ZXspectrum/Z80_A4" "/RIO-128K_ZXspectrum/Z80_A5"
      "/RIO-128K_ZXspectrum/Z80_A6" "/RIO-128K_ZXspectrum/Z80_A7" "/RIO-128K_ZXspectrum/Z80_A8"
      "/RIO-128K_ZXspectrum/Z80_A9" "/RIO-128K_ZXspectrum/Z80_D0" "/RIO-128K_ZXspectrum/Z80_D1"
      "/RIO-128K_ZXspectrum/Z80_D2" "/RIO-128K_ZXspectrum/Z80_D3" "/RIO-128K_ZXspectrum/Z80_D4"
      "/RIO-128K_ZXspectrum/Z80_D5" "/RIO-128K_ZXspectrum/Z80_D6" "/RIO-128K_ZXspectrum/Z80_D7"
      "/RIO-128K_ZXspectrum/Z80_HARDLOCK_RESET" "/RIO-128K_ZXspectrum/Z80_HARDLOCK_SET"
      GND "Net-(RIO_DECODER1-A->B)" "unconnected-(RIO1-NC-Pad1)"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class ESP_CONTROL
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class ESP_SPI_INTERNAL
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_ADDRESS
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_CONTROL
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_DATA
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_ADDRESS
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_CONTROL
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_DATA
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
  )
  (wiring
  )
)
