# SPDX-License-Identifier: MIT
# Copyright (C) 2026, Advanced Micro Devices, Inc. All rights reserved.

"""hstu_attention_bwd_dq - FlyDSL kernel (causal-only; computes dQ)

Companion to hstu_attention_bwd.py. That kernel is KV-owned and produces dV/dK
(both reduce over the query index). dQ instead reduces over the **key** index:

    dQ[q, hc] = alpha * sum_kv dS[q, kv] * K[kv, hc]
    dS[q, kv] = mask .* (1/N) * silu'(alpha*S) * (dO * V^T)[q, kv],  S = alpha*Q*K^T

so it wants the opposite orientation: each program **owns a query tile** (BLOCK_M q
rows) and **streams KV tiles** (BLOCK_N) -- exactly the forward's layout. dQ rows are
owned by a single program, so this is a lock-free single-writer accumulator.

Pipeline per streamed KV tile (mirrors the forward's K DMA + V register-prefetch):
  - K staged global->LDS (swizzled); V register-prefetched then published to LDS.
  - GEMM1 S^T[kv, q] = K * Q^T (A = K from LDS, B = Q resident) -- same as the forward.
  - retain the SiLU-derivative gate silu'(alpha*S) and the causal mask.
  - dA[kv, q] = V * dO^T (A = V from LDS, B = dO resident); dS = mask .* (1/N) * silu' .* dA.
  - dQ[q, hc] += dS[q, kv] * K[kv, hc] (dS frag reused as A-operand; K re-read from LDS as B),
    with alpha applied once in the epilogue.

Constraints match hstu_attention_bwd.py (causal only; {f16,bf16}; the divisibility /
arch contracts of the forward).
"""

import functools

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl.expr import arith, gpu, range_constexpr, rocdl
from flydsl.expr.typing import Vector as Vec

from aiter.ops.flydsl.kernels.hstu.hstu_attention_bwd import (
    validate_hstu_attention_bwd,
)
from aiter.ops.flydsl.kernels.hstu.hstu_attention_common import (
    _LOG2E,
    MFMA_ELEMS_PER_LANE,
    MFMA_K,
    MFMA_LANE_K,
    MFMA_M,
    MFMA_N,
    NUM_GRID_GROUPS,
    WARP_SIZE,
    _arch_dma_params,
    _dtype_to_elem_type,
    _mfma_params_for_dim,
    bind_mfma_accs,
    decode_lane,
    exp2_f32,
    grouped_loader,
    make_lds_dma,
    pack_mfma_frag,
    swz_col,
)

# Reuse the exact same validation contract as the dV/dK kernel.
validate_hstu_attention_bwd_dq = validate_hstu_attention_bwd


@functools.lru_cache(maxsize=16384)
def build_hstu_attention_bwd_dq(
    num_heads: int,
    head_dim: int,
    hidden_dim: int,
    causal: bool,
    max_attn_len: int,
    contextual_seq_len: int,
    has_targets: bool,
    alpha: float,
    dtype_str: str,
    max_seq_len: int,
    *,
    block_m: int = 64,
    block_n: int = 16,
    num_waves: int = 2,
    waves_per_eu: int = 0,
    has_perm: bool = False,
):
    validate_hstu_attention_bwd_dq(
        num_heads,
        head_dim,
        hidden_dim,
        causal,
        max_attn_len,
        contextual_seq_len,
        has_targets,
        alpha,
        dtype_str,
        max_seq_len,
        block_m=block_m,
        block_n=block_n,
        num_waves=num_waves,
        waves_per_eu=waves_per_eu,
    )

    # BLOCK_M = owned query tile (dQ output rows). BLOCK_N = streamed KV tile.
    BLOCK_M = block_m
    BLOCK_N = block_n
    NUM_WAVES = num_waves
    BLOCK_THREADS = NUM_WAVES * WARP_SIZE
    ROWS_PER_WAVE = BLOCK_M // NUM_WAVES
    Q_SUBTILES = ROWS_PER_WAVE // MFMA_M  # owned query sub-tiles per wave
    KV_SUBTILES = BLOCK_N // MFMA_N  # streamed KV sub-tiles
    WAVES_PER_EU = waves_per_eu
    MFMA_QK_K, MFMA_QK_LANE_K, _ = _mfma_params_for_dim(head_dim)
    MFMA_DA_K, MFMA_DA_LANE_K, _ = _mfma_params_for_dim(hidden_dim)

    DMA_BYTES, DMA_ELEMS, K_SWZ_ROWS, K_SWZ_SHIFT = _arch_dma_params()

    elem_dtype = _dtype_to_elem_type(dtype_str)
    is_bf16 = dtype_str == "bf16"
    has_window = max_attn_len > 0
    has_contextual = contextual_seq_len > 0

    K_STEPS = head_dim // MFMA_QK_K  # real contraction steps (Q side)
    HEAD_DIM_K = ((head_dim + 63) // 64) * 64
    K_STEPS_K = HEAD_DIM_K // MFMA_QK_K  # padded steps (K side)
    DK_STEPS = hidden_dim // MFMA_DA_K  # dA contraction steps (over hidden d)
    HC_CHUNKS = head_dim // MFMA_M  # dQ accumulator chunks (over head_dim)

    num_q_tiles = (max_seq_len + BLOCK_M - 1) // BLOCK_M
    # HZ_TOTAL = batch * num_heads and its group ceil are batch-dependent, so they
    # are passed as runtime scalars (hz_total, hz_per_group) rather than baked in;
    # this keeps `batch` out of the build cache key (one binary serves all batches).

    stride_qk_n = num_heads * head_dim

    K_STRIDE = HEAD_DIM_K
    # Columns in [head_dim, HEAD_DIM_K) have no backing element in this head, so the
    # K DMA source needs clamping (see async_load_k) -- the dV/dK kernel's Q_COL_GUARD
    # on its own padded operand. Only live when padded; a 64-aligned head_dim makes it
    # compile-time false and emits no compare/select.
    K_COL_GUARD = head_dim < HEAD_DIM_K
    V_STRIDE = hidden_dim

    k_tile_elems = BLOCK_N * K_STRIDE
    elems_per_dma_pass = BLOCK_THREADS * DMA_ELEMS
    assert k_tile_elems % elems_per_dma_pass == 0
    NUM_DMA_K = k_tile_elems // elems_per_dma_pass
    PAIRS_PER_ROW_K = K_STRIDE // DMA_ELEMS

    v_tile_elems = BLOCK_N * hidden_dim
    assert v_tile_elems % elems_per_dma_pass == 0

    VEC_V = (
        8
        if (hidden_dim % 8 == 0 and (BLOCK_N * hidden_dim) % (BLOCK_THREADS * 8) == 0)
        else DMA_ELEMS
    )
    THREADS_PER_ROW_V = hidden_dim // VEC_V
    assert BLOCK_THREADS % THREADS_PER_ROW_V == 0
    ROWS_PER_BATCH_V = BLOCK_THREADS // THREADS_PER_ROW_V
    assert BLOCK_N % ROWS_PER_BATCH_V == 0 or ROWS_PER_BATCH_V > BLOCK_N
    NUM_BATCHES_V = max(1, BLOCK_N // ROWS_PER_BATCH_V)
    V_NEEDS_GUARD = ROWS_PER_BATCH_V > BLOCK_N

    # LDS map: [K row-major tile][V row-major tile]. K is XOR-swizzled by column
    # (mirrors the forward's K tile); V stays natural [kv, d]. Each field is a
    # 16B-aligned fx.Array; SharedAllocator sizes the LDS global (no manual
    # finalize/get_base/offset math).
    @fx.struct
    class SharedStorage:
        k: fx.Array[elem_dtype, BLOCK_N * K_STRIDE, 16]
        v: fx.Array[elem_dtype, BLOCK_N * V_STRIDE, 16]

    @flyc.kernel(known_block_size=[BLOCK_THREADS, 1, 1])
    def hstu_attention_bwd_dq(
        q: fx.Tensor,
        k: fx.Tensor,
        v: fx.Tensor,
        do: fx.Tensor,
        seq_offsets: fx.Tensor,
        num_targets: fx.Tensor,
        perm: fx.Tensor,
        dq: fx.Tensor,
        hz_per_group: fx.Int32,
        hz_total: fx.Int32,
    ) -> None:
        elem_type = elem_dtype.ir_type
        c_zero_qk_pack = Vec.filled(MFMA_QK_LANE_K, 0.0, elem_dtype).ir_value()
        c_zero_da_pack = Vec.filled(MFMA_DA_LANE_K, 0.0, elem_dtype).ir_value()

        # QK and V*dO use the architecture-native dimension-axis MFMA. The dQ
        # sequence reduction stays 16-deep so dS can be reused without shuffles.
        # Equal shapes share one atom (the gfx942 path).
        qk_mfma_acc, da_mfma_acc, mfma_acc = bind_mfma_accs(
            elem_dtype,
            (MFMA_QK_K, MFMA_QK_LANE_K),
            (MFMA_DA_K, MFMA_DA_LANE_K),
            (MFMA_K, MFMA_LANE_K),
        )

        tid = fx.Int32(gpu.thread_idx.x)
        wave_id, _lane, lane_div_16, lane_mod_16 = decode_lane(
            tid, NUM_WAVES, WARP_SIZE, MFMA_N
        )

        # ---- Group-major grid decode -> (batch_idx, head_idx, q_tile_idx) ----
        block_id = fx.Int32(gpu.block_idx.x)
        grid_group = block_id % fx.Int32(NUM_GRID_GROUPS)
        pos_in_group = block_id // fx.Int32(NUM_GRID_GROUPS)
        local_hz_idx = pos_in_group // fx.Int32(num_q_tiles)
        q_tile_idx = pos_in_group % fx.Int32(num_q_tiles)
        hz_idx = grid_group * hz_per_group + local_hz_idx
        # Padded tail of the last group (see hstu_attention_bwd.py): clamp to hz_idx=0
        # for in-bounds reads, then seq_len=0 makes every query tile inactive.
        block_valid = hz_idx < hz_total
        hz_idx = block_valid.select(hz_idx, fx.Int32(0))
        batch_idx = hz_idx // fx.Int32(num_heads)
        head_idx = hz_idx % fx.Int32(num_heads)
        # Optional sort-by-length load balancing (see hstu_attention_bwd.py).
        if has_perm:
            batch_idx = fx.Int32(perm[batch_idx])

        seq_start = fx.Int32(seq_offsets[batch_idx])
        seq_len = fx.Int32(seq_offsets[batch_idx + fx.Int32(1)]) - seq_start
        seq_len = block_valid.select(seq_len, fx.Int32(0))

        # ---- Masked-id clamps (contextual shift then target-tail clamp; oracle order) ----
        num_target = fx.Int32(0)
        if has_targets:
            num_target = fx.Int32(num_targets[batch_idx])
        max_id = seq_len
        if has_contextual:
            max_id = seq_len - fx.Int32(contextual_seq_len) + fx.Int32(1)
        if has_targets:
            max_id = (num_target > fx.Int32(0)).select(max_id - num_target, max_id)

        def to_id(x):
            xid = x
            if has_contextual:
                xid = xid - fx.Int32(contextual_seq_len - 1)
                xid = (xid < fx.Int32(0)).select(fx.Int32(0), xid)
            if has_targets:
                xid = (xid > max_id).select(max_id, xid)
            return xid

        # grouped_loader is shared (layout-algebra based)
        q_load = grouped_loader(
            q, head_dim, MFMA_QK_LANE_K
        )  # resident Q (B-operand for S)
        do_load = grouped_loader(
            do, hidden_dim, MFMA_DA_LANE_K
        )  # resident dO (B-operand for dA)

        q_head_offset = head_idx * fx.Int32(head_dim)

        # ---- Streamed K DMA buffer resource ----
        k_base_byte_offset = (
            fx.Int64(seq_start) * fx.Int64(stride_qk_n) + fx.Int64(q_head_offset)
        ) * fx.Int64(2)

        # Shape-carried LDS views (no manual row*stride+col; the trailing group axis
        # carries the stride). K is grouped by MFMA_LANE_K for the swizzled GEMM1
        # pack read + the dQ scalar gather; V is grouped by MFMA_LANE_K for the dA
        # A-operand pack read. The V register-publish store writes VEC_V-wide, so it
        # takes a VEC_V-grouped view of the same buffer.
        lds = fx.SharedAllocator().allocate(SharedStorage).peek()
        k_view = lds.k.view(
            fx.make_layout(
                (BLOCK_N, K_STRIDE // MFMA_QK_LANE_K, MFMA_QK_LANE_K),
                (K_STRIDE, MFMA_QK_LANE_K, 1),
            )
        )
        v_view = lds.v.view(
            fx.make_layout(
                (BLOCK_N, V_STRIDE // MFMA_DA_LANE_K, MFMA_DA_LANE_K),
                (V_STRIDE, MFMA_DA_LANE_K, 1),
            )
        )
        v_store_view = lds.v.view(
            fx.make_layout((BLOCK_N, V_STRIDE // VEC_V, VEC_V), (V_STRIDE, VEC_V, 1))
        )
        k_lds_byte_base = fx.ptrtoint(fx.get_iter(k_view))

        # ── Copy-atom global->LDS DMA (buffer_load_lds via fx.copy) ──
        # Same idiom as the dV/dK kernel (shared make_lds_dma helper).
        _dma_atom, _lds_ptr_ty, _rebased_buffer_div = make_lds_dma(DMA_BYTES, elem_type)

        k_div = _rebased_buffer_div(
            fx.get_iter(k), k_base_byte_offset, max_seq_len * stride_qk_n
        )

        def k_swz_col(tile_row, col):
            return swz_col(tile_row, col, K_SWZ_ROWS, K_SWZ_SHIFT)

        q_wave_base = q_tile_idx * fx.Int32(BLOCK_M) + wave_id * fx.Int32(ROWS_PER_WAVE)

        # ---- Owned Q rows / bounds per query sub-tile ----
        q_rows = []
        q_in_bounds = []
        for qg in range_constexpr(Q_SUBTILES):
            local = q_wave_base + fx.Int32(qg * MFMA_M) + lane_mod_16
            q_rows.append(local)
            q_in_bounds.append(local < seq_len)

        # ---- Resident Q B-operand packs (GEMM1 S^T = K*Q^T) ----
        q_packs = []  # q_packs[ks][qg]
        for ks in range_constexpr(K_STEPS):
            q_col = fx.Int32(ks * MFMA_QK_K) + lane_div_16 * fx.Int32(MFMA_QK_LANE_K)
            per_qg = []
            for qg in range_constexpr(Q_SUBTILES):
                safe = q_in_bounds[qg].select(seq_start + q_rows[qg], seq_start)
                raw = q_load(
                    fx.Int64(safe), head_idx, q_col // fx.Int32(MFMA_QK_LANE_K)
                ).ir_value()
                per_qg.append(q_in_bounds[qg].select(raw, c_zero_qk_pack))
            q_packs.append(per_qg)

        # ---- Resident dO B-operand packs (dA = V*dO^T) ----
        # b_pack[i] = dO[q = lane_mod_16, d = ks*16 + lane_div_16*4 + i]; contraction over d.
        do_packs = []  # do_packs[ks][qg]
        for ks in range_constexpr(DK_STEPS):
            d_col = fx.Int32(ks * MFMA_DA_K) + lane_div_16 * fx.Int32(MFMA_DA_LANE_K)
            per_qg = []
            for qg in range_constexpr(Q_SUBTILES):
                safe = q_in_bounds[qg].select(seq_start + q_rows[qg], seq_start)
                raw = do_load(
                    fx.Int64(safe), head_idx, d_col // fx.Int32(MFMA_DA_LANE_K)
                ).ir_value()
                per_qg.append(q_in_bounds[qg].select(raw, c_zero_da_pack))
            do_packs.append(per_qg)

        c_alpha = fx.Float32(alpha)
        c_inv_n = fx.Float32(1.0 / max_seq_len)
        c_neg_log2e = fx.Float32(-_LOG2E)
        c_one_f = fx.Float32(1.0)
        c_neg_one_f = fx.Float32(-1.0)
        c_zero_f = fx.Float32(0.0)

        def silu_grad_batch(s_list):
            """silu'(alpha*s) = sigma*(1 + alpha*s*(1-sigma)); same fast sigmoid as forward.

            The fastmath context gives every add/mul the `fast` flag and turns the
            reciprocal into v_rcp_f32; only exp2 stays on the amdgcn intrinsic. See the
            dV/dK kernel for why the stable fx.math.exp2 is not used."""
            with arith.fastmath(arith.FastMathFlags.fast):
                sc = [s * c_alpha for s in s_list]
                tt = [s * c_neg_log2e for s in sc]
                emu = [exp2_f32(t) for t in tt]
                den = [c_one_f + e for e in emu]
                sig = [c_one_f / d for d in den]
                return [
                    sig[i] * (c_one_f + sc[i] * (c_one_f + c_neg_one_f * sig[i]))
                    for i in range(len(s_list))
                ]

        q_row_ids = [to_id(q_rows[qg]) for qg in range_constexpr(Q_SUBTILES)]

        # ---- Streamed KV range: causal upper bound + optional window lower / contextual opener ----
        q_start = q_tile_idx * fx.Int32(BLOCK_M)
        q_end = q_start + fx.Int32(BLOCK_M)
        active = q_start < seq_len
        clamped = (q_end < seq_len).select(q_end, seq_len)
        # The prefix block (holds logical row id 0) attends the whole contextual prefix above its
        # diagonal, so its KV range opens to seq_len.
        base_upper = clamped
        if has_contextual:
            ctx_block = q_start < fx.Int32(contextual_seq_len)
            base_upper = ctx_block.select(seq_len, clamped)
        kv_upper = active.select(base_upper, fx.Int32(0))
        n_tiles = (kv_upper + fx.Int32(BLOCK_N - 1)) // fx.Int32(BLOCK_N)

        # Sliding-window lower bound: skip fully-masked low KV tiles.
        kv_tile_start = fx.Int32(0)
        if has_window:
            eff_q_low = (q_start < max_id).select(q_start, max_id)
            kv_lower = eff_q_low - fx.Int32(max_attn_len)
            kv_lower = (kv_lower > fx.Int32(0)).select(kv_lower, fx.Int32(0))
            win_tile_start = kv_lower // fx.Int32(BLOCK_N)
            kv_tile_start = win_tile_start
            if has_contextual:
                ctx_prefix_block = q_start < fx.Int32(contextual_seq_len)
                kv_tile_start = ctx_prefix_block.select(fx.Int32(0), win_tile_start)

        N_ACC = HC_CHUNKS * Q_SUBTILES
        c_zero_v4f32 = Vec.filled(MFMA_ELEMS_PER_LANE, 0.0, fx.Float32).ir_value()

        # ---- Streamed K DMA: global -> LDS (dword, swizzled) ----
        c_dma_elems = fx.Int32(DMA_ELEMS)
        c_pairs_per_row_k = fx.Int32(PAIRS_PER_ROW_K)

        wave_lds_base_k = fx.Int32(k_lds_byte_base) + fx.Int32(wave_id) * fx.Int32(
            WARP_SIZE * DMA_BYTES
        )
        # Wave-uniform base pulled into an SGPR; see the dV/dK kernel on why this
        # unstable rocdl builder has no stable replacement.
        wave_lds_lane0_k = rocdl.readfirstlane(fx.Int32.ir_type, wave_lds_base_k)
        k_dma_rows = []
        k_dma_gcols = []
        k_dma_col_ok = []
        for d in range_constexpr(NUM_DMA_K):
            pair = tid + fx.Int32(d * BLOCK_THREADS)
            row = pair // c_pairs_per_row_k
            col_pair = pair % c_pairs_per_row_k
            col = col_pair * c_dma_elems
            row_gcol = k_swz_col(row, col)
            k_dma_rows.append(row)
            k_dma_gcols.append(row_gcol)
            if K_COL_GUARD:
                # The swizzle XORs within a 64-column block above the DMA granule, so
                # the fetched column stays DMA_ELEMS-aligned and head_dim % MFMA_K == 0
                # means an in-range start never straddles head_dim. Loop-invariant in
                # kv_start, so hoisted out of the KV sweep.
                k_dma_col_ok.append(row_gcol < fx.Int32(head_dim))

        c_stride_qk_n = fx.Int32(stride_qk_n)

        def async_load_k(kv_start):
            for d in range_constexpr(NUM_DMA_K):
                row = k_dma_rows[d]
                in_bounds = (kv_start + row) < seq_len
                local_tok = in_bounds.select(kv_start + row, fx.Int32(0))
                src_elem = local_tok * c_stride_qk_n + k_dma_gcols[d]
                if K_COL_GUARD:
                    # A pad column would index into the next head, and on the last
                    # token/head past the tensor entirely -- the rebased descriptor
                    # carries a 4 GiB bound, so the hardware does not clamp it. Fold
                    # those lanes onto element 0. GEMM1 pairs every pad contraction
                    # step with a zero Q operand, so the value never reaches an
                    # output; it only has to be finite, since 0 * NaN would poison S.
                    src_elem = k_dma_col_ok[d].select(src_elem, fx.Int32(0))
                lds_byte = fx.Int32(wave_lds_lane0_k) + fx.Int32(
                    d * BLOCK_THREADS * DMA_BYTES
                )
                dst = fx.make_view(
                    fx.inttoptr(_lds_ptr_ty, lds_byte), fx.make_layout(1, 1)
                )
                src = fx.slice(k_div, (None, fx.Int32(src_elem)))
                fx.copy(_dma_atom, src, dst)

        # ---- Streamed V register prefetch -> LDS ----
        v_load = grouped_loader(v, hidden_dim, VEC_V)
        v_load_row_in_batch = tid // fx.Int32(THREADS_PER_ROW_V)
        v_load_lane_in_row = tid % fx.Int32(THREADS_PER_ROW_V)
        v_load_col = v_load_lane_in_row * fx.Int32(VEC_V)

        def async_load_v_regs(kv_start):
            vecs = []
            for b in range_constexpr(NUM_BATCHES_V):
                row = v_load_row_in_batch + fx.Int32(b * ROWS_PER_BATCH_V)
                tok = kv_start + row
                in_bounds = tok < seq_len
                if V_NEEDS_GUARD:
                    in_bounds = in_bounds & (row < fx.Int32(BLOCK_N))
                safe_tok = in_bounds.select(seq_start + tok, seq_start)
                raw = v_load(
                    fx.Int64(safe_tok), head_idx, v_load_col // fx.Int32(VEC_V)
                ).ir_value()
                vecs.append(
                    in_bounds.select(raw, Vec.filled(VEC_V, 0.0, elem_dtype).ir_value())
                )
            return vecs

        def store_v_regs_to_lds(vecs):
            for b in range_constexpr(NUM_BATCHES_V):
                row = v_load_row_in_batch + fx.Int32(b * ROWS_PER_BATCH_V)
                v_store_view[row, v_load_col // fx.Int32(VEC_V), None].store(
                    Vec(vecs[b])
                )

        # ==== GEMM1: K(streamed)*Q^T(owned) -> S^T[kv, q]; retain silu' gate + mask ====
        def read_k_a_packs(ng):
            """LDS-read K A-operand packs for KV sub-tile ng (GEMM1)."""
            k_row = fx.Int32(ng * MFMA_M) + lane_mod_16
            packs = []
            for ks in range_constexpr(K_STEPS_K):
                k_col = fx.Int32(ks * MFMA_QK_K) + lane_div_16 * fx.Int32(
                    MFMA_QK_LANE_K
                )
                # swz_col is MFMA_LANE_K-aligned, so //MFMA_LANE_K selects the packed
                # group and the trailing group axis carries the row stride.
                packs.append(
                    k_view[
                        k_row,
                        k_swz_col(k_row, k_col) // fx.Int32(MFMA_QK_LANE_K),
                        None,
                    ].load()
                )
            return packs

        def compute_gate_tile(kv_start, k_packs_by_ng):
            """GEMM1 S^T[kv,q]; returns g_meta[ng][qg] = (grad_vals[4], keep[4]).

            C fragment C[m=kv, n=q]: value[i] -> (kv = ng*16 + lane_div_16*4 + i,
            q = qg*16 + lane_mod_16). Mask keeps (q >= kv) or diagonal.
            """
            g_meta = [
                [None for _ in range_constexpr(Q_SUBTILES)]
                for _ in range_constexpr(KV_SUBTILES)
            ]
            for ng in range_constexpr(KV_SUBTILES):
                k_packs = [
                    Vec(k_packs_by_ng[ng][ks]) for ks in range_constexpr(K_STEPS_K)
                ]
                kv_base = (
                    kv_start
                    + fx.Int32(ng * MFMA_M)
                    + lane_div_16 * fx.Int32(MFMA_LANE_K)
                )
                kv_raw = [
                    kv_base + fx.Int32(i) for i in range_constexpr(MFMA_ELEMS_PER_LANE)
                ]
                kv_in_seq = [
                    kv_raw[i] < seq_len for i in range_constexpr(MFMA_ELEMS_PER_LANE)
                ]
                kv_ids = [
                    to_id(kv_raw[i]) for i in range_constexpr(MFMA_ELEMS_PER_LANE)
                ]
                for qg in range_constexpr(Q_SUBTILES):
                    cur = Vec.filled(MFMA_ELEMS_PER_LANE, 0.0, fx.Float32).ir_value()
                    for ks in range_constexpr(K_STEPS_K):
                        q_op = q_packs[ks][qg] if ks < K_STEPS else c_zero_qk_pack
                        cur = qk_mfma_acc(k_packs[ks].ir_value(), q_op, cur)
                    s_vals = [Vec(cur)[i] for i in range_constexpr(MFMA_ELEMS_PER_LANE)]

                    def keep_col(
                        i, qg=qg, kv_ids=kv_ids, kv_raw=kv_raw, kv_in_seq=kv_in_seq
                    ):
                        """mask for (owned query q_rows[qg], streamed key kv_raw[i]); same
                        predicate as the forward: causal/diagonal, window, contextual opener.
                        """
                        dist = q_row_ids[qg] - kv_ids[i]
                        keep = (q_rows[qg] == kv_raw[i]) | (dist > fx.Int32(0))
                        if has_window:
                            keep = keep & (dist <= fx.Int32(max_attn_len))
                        if has_contextual:
                            ctx = (q_row_ids[qg] == fx.Int32(0)) & (kv_ids[i] < max_id)
                            keep = keep | ctx
                        keep = keep & kv_in_seq[i] & q_in_bounds[qg]
                        return keep

                    keep = [keep_col(i) for i in range_constexpr(MFMA_ELEMS_PER_LANE)]
                    grad_vals = silu_grad_batch(s_vals)
                    g_meta[ng][qg] = (grad_vals, keep)
            return g_meta

        # ==== dA = V*dO^T; dS = keep .* (1/N) .* silu' .* dA -> packed dS frag ====
        def read_v_a_packs(ng):
            """LDS-read V A-operand packs for KV sub-tile ng (dA GEMM).
            a_pack[i] = V[kv = ng*16 + lane_mod_16, d = ks*16 + lane_div_16*4 + i]."""
            v_row = fx.Int32(ng * MFMA_M) + lane_mod_16
            packs = []
            for ks in range_constexpr(DK_STEPS):
                d_col = fx.Int32(ks * MFMA_DA_K) + lane_div_16 * fx.Int32(
                    MFMA_DA_LANE_K
                )
                packs.append(
                    v_view[v_row, d_col // fx.Int32(MFMA_DA_LANE_K), None].load()
                )
            return packs

        def compute_ds_packs(g_meta):
            ds_packs = [
                [None for _ in range_constexpr(Q_SUBTILES)]
                for _ in range_constexpr(KV_SUBTILES)
            ]
            for ng in range_constexpr(KV_SUBTILES):
                v_a = read_v_a_packs(ng)
                for qg in range_constexpr(Q_SUBTILES):
                    cur = Vec.filled(MFMA_ELEMS_PER_LANE, 0.0, fx.Float32).ir_value()
                    for ks in range_constexpr(DK_STEPS):
                        cur = da_mfma_acc(v_a[ks].ir_value(), do_packs[ks][qg], cur)
                    da_vals = [
                        Vec(cur)[i] for i in range_constexpr(MFMA_ELEMS_PER_LANE)
                    ]
                    grad_vals, keep = g_meta[ng][qg]
                    ds_vals = []
                    with arith.fastmath(arith.FastMathFlags.fast):
                        for i in range_constexpr(MFMA_ELEMS_PER_LANE):
                            gated = c_inv_n * grad_vals[i] * da_vals[i]
                            ds_vals.append(keep[i].select(gated, c_zero_f))
                    ds_packs[ng][qg] = pack_mfma_frag(ds_vals, is_bf16, elem_dtype)
            return ds_packs

        # ==== GEMM (dQ): dS(reused frag) * K -> dQ (alpha applied at epilogue) ====
        def accum_dq_tile(dq_acc, ds_packs):
            """dQ[q, hc] += dS[q, kv] * K[kv, hc]. A = dS frag, B = K[kv, hc] from LDS."""
            for c in range_constexpr(HC_CHUNKS):
                kb_packs = []
                for ng in range_constexpr(KV_SUBTILES):
                    hc_col = fx.Int32(c * MFMA_M) + lane_mod_16
                    kv_lane = fx.Int32(ng * MFMA_M) + lane_div_16 * fx.Int32(
                        MFMA_LANE_K
                    )
                    elems = []
                    for i in range_constexpr(MFMA_LANE_K):
                        kv_row = kv_lane + fx.Int32(i)
                        col = k_swz_col(kv_row, hc_col)
                        elems.append(
                            k_view[
                                kv_row,
                                col // fx.Int32(MFMA_QK_LANE_K),
                                col % fx.Int32(MFMA_QK_LANE_K),
                            ]
                        )
                    kb_packs.append(Vec.from_elements(elems, elem_dtype).ir_value())
                for qg in range_constexpr(Q_SUBTILES):
                    acc_off = c * Q_SUBTILES + qg
                    cur = dq_acc[acc_off]
                    for ng in range_constexpr(KV_SUBTILES):
                        cur = mfma_acc(ds_packs[ng][qg], kb_packs[ng], cur)
                    dq_acc[acc_off] = cur
            return dq_acc

        v_reg_outstanding = NUM_BATCHES_V

        def run_kv_tile(dq_acc, kv_start):
            async_load_k(kv_start)
            v_vecs = async_load_v_regs(kv_start)
            rocdl.s_waitcnt(vmcnt=v_reg_outstanding)
            gpu.barrier()
            k_packs = [read_k_a_packs(ng) for ng in range_constexpr(KV_SUBTILES)]
            g_meta = compute_gate_tile(kv_start, k_packs)
            rocdl.s_waitcnt(vmcnt=0)
            store_v_regs_to_lds(v_vecs)
            rocdl.sched_dswr(NUM_BATCHES_V)
            gpu.barrier()  # V published; K still resident in LDS for dQ's B-operand
            ds_packs = compute_ds_packs(g_meta)
            dq_acc = accum_dq_tile(dq_acc, ds_packs)
            # accum_dq_tile reads the K/V LDS tiles at the end of the body, so without a
            # closing barrier a wave that finishes early wraps around and DMAs the next
            # tile over LDS another wave is still reading (WAR). Left open, dQ is wrong
            # and not bitwise reproducible once batch*num_heads is large enough for
            # waves to drift apart across tiles.
            gpu.barrier()
            return dq_acc

        if active:
            acc_init = [c_zero_v4f32 for _ in range(N_ACC)]
            loop_results = acc_init
            for kv_tile, it in range(
                fx.Int64(kv_tile_start), fx.Int64(n_tiles), fx.Int64(1), init=acc_init
            ):  # ty: ignore
                it_list = list(it) if isinstance(it, (list, tuple)) else [it]
                dq_acc = [it_list[i] for i in range(N_ACC)]
                kv_start = fx.Int32(kv_tile) * fx.Int32(BLOCK_N)
                dq_acc = run_kv_tile(dq_acc, kv_start)
                loop_results = yield dq_acc

            # ---- Epilogue: store dQ (alpha applied here) ----
            # dQ C[m=q, n=hc]: q row = q_wave_base + qg*16 + lane_div_16*4 + e; hc col = c*16 + lane_mod_16.
            results = (
                list(loop_results)
                if isinstance(loop_results, (list, tuple))
                else [loop_results]
            )
            with arith.fastmath(arith.FastMathFlags.fast):
                for qg in range_constexpr(Q_SUBTILES):
                    q_row_base = (
                        q_wave_base
                        + fx.Int32(qg * MFMA_M)
                        + lane_div_16 * fx.Int32(MFMA_LANE_K)
                    )
                    for e in range_constexpr(MFMA_ELEMS_PER_LANE):
                        q_row_e = q_row_base + fx.Int32(e)
                        if q_row_e < seq_len:
                            for c in range_constexpr(HC_CHUNKS):
                                ov = results[c * Q_SUBTILES + qg]
                                hc_col = fx.Int32(c * MFMA_M) + lane_mod_16
                                val = (Vec(ov)[e] * c_alpha).to(elem_dtype)
                                dq[fx.Int64(seq_start + q_row_e), head_idx, hc_col] = (
                                    val
                                )

    @flyc.jit
    def launch_hstu_attention_bwd_dq(
        batch: fx.Int32,
        q: fx.Tensor,
        k: fx.Tensor,
        v: fx.Tensor,
        do: fx.Tensor,
        seq_offsets: fx.Tensor,
        num_targets: fx.Tensor,
        perm: fx.Tensor,
        dq: fx.Tensor,
        stream: fx.Stream,
    ) -> None:
        c_ngg = fx.Int32(NUM_GRID_GROUPS)
        hz_total = batch * fx.Int32(num_heads)
        hz_per_group = (hz_total + fx.Int32(NUM_GRID_GROUPS - 1)) // c_ngg
        grid = fx.Int32(num_q_tiles) * hz_per_group * c_ngg
        hstu_attention_bwd_dq(
            q,
            k,
            v,
            do,
            seq_offsets,
            num_targets,
            perm,
            dq,
            hz_per_group,
            hz_total,
            value_attrs={
                "passthrough": [
                    ["denormal-fp-math-f32", "preserve-sign,preserve-sign"],
                    ["no-nans-fp-math", "true"],
                    ["unsafe-fp-math", "true"],
                ],
                "rocdl.waves_per_eu": WAVES_PER_EU,
                "rocdl.flat_work_group_size": f"{BLOCK_THREADS},{BLOCK_THREADS}",
            },
        ).launch(
            grid=grid,
            block=BLOCK_THREADS,
            smem=0,
            stream=stream,
        )

    return launch_hstu_attention_bwd_dq
