{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746134681501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746134681501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 17:24:41 2025 " "Processing started: Thu May 01 17:24:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746134681501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134681501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servant_1_3_0 -c servant_1_3_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off servant_1_3_0 -c servant_1_3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134681501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746134681860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746134681860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../serial_out/synthesis/submodules/uart_rx.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out_jtag_uart_0_sim_scfifo_w " "Found entity 1: serial_out_jtag_uart_0_sim_scfifo_w" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690801 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_out_jtag_uart_0_scfifo_w " "Found entity 2: serial_out_jtag_uart_0_scfifo_w" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690801 ""} { "Info" "ISGN_ENTITY_NAME" "3 serial_out_jtag_uart_0_sim_scfifo_r " "Found entity 3: serial_out_jtag_uart_0_sim_scfifo_r" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690801 ""} { "Info" "ISGN_ENTITY_NAME" "4 serial_out_jtag_uart_0_scfifo_r " "Found entity 4: serial_out_jtag_uart_0_scfifo_r" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690801 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_out_jtag_uart_0 " "Found entity 5: serial_out_jtag_uart_0" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/serial_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/serial_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out " "Found entity 1: serial_out" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_top " "Found entity 1: servant_spi_top" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "servant_spi_slave_if.v(73) " "Verilog HDL information at servant_spi_slave_if.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746134690807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_slave_if " "Found entity 1: servant_spi_slave_if" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_ram " "Found entity 1: servant_spi_ram" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_ram.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "temp_state TEMP_STATE servant_spi_master_if.v(17) " "Verilog HDL Declaration information at servant_spi_master_if.v(17): object \"temp_state\" differs only in case from object \"TEMP_STATE\" in the same scope" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746134690809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_master_if " "Found entity 1: servant_spi_master_if" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "src/serv_1.3.0/rtl/serv_bufreg.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "src/serv_1.3.0/rtl/serv_bufreg2.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "src/serv_1.3.0/rtl/serv_alu.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "src/serv_1.3.0/rtl/serv_csr.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "src/serv_1.3.0/rtl/serv_ctrl.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "src/serv_1.3.0/rtl/serv_decode.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "src/serv_1.3.0/rtl/serv_immdec.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "src/serv_1.3.0/rtl/serv_mem_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "src/serv_1.3.0/rtl/serv_rf_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "src/serv_1.3.0/rtl/serv_rf_ram_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "src/serv_1.3.0/rtl/serv_rf_ram.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "src/serv_1.3.0/rtl/serv_state.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_debug " "Found entity 1: serv_debug" {  } { { "src/serv_1.3.0/rtl/serv_debug.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "src/serv_1.3.0/rtl/serv_rf_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "src/serv_1.3.0/rtl/serv_aligner.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "src/serv_1.3.0/rtl/serv_compdec.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile_rf_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_rf_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile_rf_mem_if " "Found entity 1: servile_rf_mem_if" {  } { { "src/servile_1.3.0/servile/servile_rf_mem_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile_rf_mem_if.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile_mux " "Found entity 1: servile_mux" {  } { { "src/servile_1.3.0/servile/servile_mux.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile_mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile_arbiter " "Found entity 1: servile_arbiter" {  } { { "src/servile_1.3.0/servile/servile_arbiter.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile_arbiter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile " "Found entity 1: servile" {  } { { "src/servile_1.3.0/servile/servile.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_timer " "Found entity 1: servant_timer" {  } { { "src/servant_1.3.0/servant/servant_timer.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_gpio " "Found entity 1: servant_gpio" {  } { { "src/servant_1.3.0/servant/servant_gpio.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_gpio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_mux " "Found entity 1: servant_mux" {  } { { "src/servant_1.3.0/servant/servant_mux.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_ram_quartus.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_ram_quartus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 servant_ram " "Found entity 1: servant_ram" {  } { { "src/servant_1.3.0/servant/servant_ram_quartus.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_ram_quartus.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant " "Found entity 1: servant" {  } { { "src/servant_1.3.0/servant/servant.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servive_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servive_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 servive_clock_gen " "Found entity 1: servive_clock_gen" {  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servive.v" { { "Info" "ISGN_ENTITY_NAME" "1 servive " "Found entity 1: servive" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134690868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134690868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servive " "Elaborating entity \"servive\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746134690931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servive_clock_gen servive_clock_gen:clock_gen " "Elaborating entity \"servive_clock_gen\" for hierarchy \"servive_clock_gen:clock_gen\"" {  } { { "src/servant_1.3.0/servant/servive.v" "clock_gen" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134690931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll servive_clock_gen:clock_gen\|altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"servive_clock_gen:clock_gen\|altpll:pll\"" {  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "pll" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134690979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servive_clock_gen:clock_gen\|altpll:pll " "Elaborated megafunction instantiation \"servive_clock_gen:clock_gen\|altpll:pll\"" {  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134690998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servive_clock_gen:clock_gen\|altpll:pll " "Instantiated megafunction \"servive_clock_gen:clock_gen\|altpll:pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134690998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 250 " "Parameter \"clk0_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134690998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134690998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134690998 ""}  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134690998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_o6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_o6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_o6l " "Found entity 1: altpll_o6l" {  } { { "db/altpll_o6l.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altpll_o6l.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_o6l servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated " "Elaborating entity \"altpll_o6l\" for hierarchy \"servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_spi_top servant_spi_top:servant " "Elaborating entity \"servant_spi_top\" for hierarchy \"servant_spi_top:servant\"" {  } { { "src/servant_1.3.0/servant/servive.v" "servant" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691052 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 servant_spi_top.v(12) " "Output port \"led2\" at servant_spi_top.v(12) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691054 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 servant_spi_top.v(13) " "Output port \"led3\" at servant_spi_top.v(13) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691054 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led4 servant_spi_top.v(14) " "Output port \"led4\" at servant_spi_top.v(14) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691054 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led5 servant_spi_top.v(15) " "Output port \"led5\" at servant_spi_top.v(15) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691054 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led6 servant_spi_top.v(16) " "Output port \"led6\" at servant_spi_top.v(16) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691054 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led7 servant_spi_top.v(17) " "Output port \"led7\" at servant_spi_top.v(17) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691054 "|servive|servant_spi_top:servant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_mux servant_spi_top:servant\|servant_mux:servant_mux " "Elaborating entity \"servant_mux\" for hierarchy \"servant_spi_top:servant\|servant_mux:servant_mux\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "servant_mux" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_spi_master_if servant_spi_top:servant\|servant_spi_master_if:spi_master_if " "Elaborating entity \"servant_spi_master_if\" for hierarchy \"servant_spi_top:servant\|servant_spi_master_if:spi_master_if\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "spi_master_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_clk_posedge servant_spi_master_if.v(59) " "Verilog HDL or VHDL warning at servant_spi_master_if.v(59): object \"serial_clk_posedge\" assigned a value but never read" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746134691074 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(212) " "Verilog HDL Case Statement information at servant_spi_master_if.v(212): all case item expressions in this case statement are onehot" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746134691076 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(252) " "Verilog HDL Case Statement information at servant_spi_master_if.v(252): all case item expressions in this case statement are onehot" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 252 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746134691076 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(290) " "Verilog HDL Case Statement information at servant_spi_master_if.v(290): all case item expressions in this case statement are onehot" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 290 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746134691076 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "temp_count servant_spi_master_if.v(16) " "Output port \"temp_count\" at servant_spi_master_if.v(16) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691076 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_timer servant_spi_top:servant\|servant_timer:timer " "Elaborating entity \"servant_timer\" for hierarchy \"servant_spi_top:servant\|servant_timer:timer\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "timer" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_gpio servant_spi_top:servant\|servant_gpio:gpio " "Elaborating entity \"servant_gpio\" for hierarchy \"servant_spi_top:servant\|servant_gpio:gpio\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "gpio" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram servant_spi_top:servant\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"servant_spi_top:servant\|serv_rf_ram:rf_ram\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "rf_ram" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servile servant_spi_top:servant\|servile:cpu " "Elaborating entity \"servile\" for hierarchy \"servant_spi_top:servant\|servile:cpu\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "cpu" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691122 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "temp_count servile.v(28) " "Output port \"temp_count\" at servile.v(28) has no driver" {  } { { "src/servile_1.3.0/servile/servile.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691122 "|servive|servant_spi_top:servant|servile:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "temp_one servile.v(29) " "Output port \"temp_one\" at servile.v(29) has no driver" {  } { { "src/servile_1.3.0/servile/servile.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134691122 "|servive|servant_spi_top:servant|servile:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servile_mux servant_spi_top:servant\|servile:cpu\|servile_mux:mux " "Elaborating entity \"servile_mux\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|servile_mux:mux\"" {  } { { "src/servile_1.3.0/servile/servile.v" "mux" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servile_arbiter servant_spi_top:servant\|servile:cpu\|servile_arbiter:arbiter " "Elaborating entity \"servile_arbiter\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|servile_arbiter:arbiter\"" {  } { { "src/servile_1.3.0/servile/servile.v" "arbiter" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if servant_spi_top:servant\|servile:cpu\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_rf_ram_if:rf_ram_if\"" {  } { { "src/servile_1.3.0/servile/servile.v" "rf_ram_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serv_rf_ram_if.v(94) " "Verilog HDL assignment warning at serv_rf_ram_if.v(94): truncated value with size 32 to match size of target (5)" {  } { { "src/serv_1.3.0/rtl/serv_rf_ram_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746134691166 "|servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top servant_spi_top:servant\|servile:cpu\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\"" {  } { { "src/servile_1.3.0/servile/servile.v" "cpu" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_state:state\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "state" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_decode:decode\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "decode" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "immdec" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "bufreg" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "bufreg2" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serv_bufreg2.v(43) " "Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6)" {  } { { "src/serv_1.3.0/rtl/serv_bufreg2.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746134691234 "|servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "ctrl" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_alu:alu\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "alu" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "rf_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "mem_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_csr:gen_csr.csr " "Elaborating entity \"serv_csr\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_csr:gen_csr.csr\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "gen_csr.csr" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out serial_out:serial_out " "Elaborating entity \"serial_out\" for hierarchy \"serial_out:serial_out\"" {  } { { "src/servant_1.3.0/servant/servive.v" "serial_out" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_data serial_out.v(25) " "Verilog HDL or VHDL warning at serial_out.v(25): object \"temp_data\" assigned a value but never read" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746134691279 "|servive|serial_out:serial_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "av_read_n serial_out.v(66) " "Verilog HDL Always Construct warning at serial_out.v(66): inferring latch(es) for variable \"av_read_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746134691281 "|servive|serial_out:serial_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av_read_n serial_out.v(66) " "Inferred latch for \"av_read_n\" at serial_out.v(66)" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691281 "|servive|serial_out:serial_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx serial_out:serial_out\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"serial_out:serial_out\|uart_rx:uart_rx_inst\"" {  } { { "../serial_out/synthesis/serial_out.v" "uart_rx_inst" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out_jtag_uart_0 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish " "Elaborating entity \"serial_out_jtag_uart_0\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\"" {  } { { "../serial_out/synthesis/serial_out.v" "jtag_uart_0_kavish" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out_jtag_uart_0_scfifo_w serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w " "Elaborating entity \"serial_out_jtag_uart_0_scfifo_w\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "the_serial_out_jtag_uart_0_scfifo_w" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "wfifo" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134691518 ""}  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134691518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134691757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134691757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out_jtag_uart_0_scfifo_r serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r " "Elaborating entity \"serial_out_jtag_uart_0_scfifo_r\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "the_serial_out_jtag_uart_0_scfifo_r" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134691757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "serial_out_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134692090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134692120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134692120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134692120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134692120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134692120 ""}  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134692120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134692676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134692814 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746134693141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.01.17:24:56 Progress: Loading sld96f8cc7d/alt_sld_fab_wrapper_hw.tcl " "2025.05.01.17:24:56 Progress: Loading sld96f8cc7d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134696917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134699565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134699709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134703046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134703156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134703282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134703409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134703416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134703418 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746134704153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld96f8cc7d/alt_sld_fab.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134704376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134704456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134704456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134704528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704630 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134704630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134704705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134704705 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 40 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 70 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 100 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 130 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 160 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 190 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 220 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 250 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134705600 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1746134705600 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1746134705600 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "servant_spi_top:servant\|serv_rf_ram:rf_ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"servant_spi_top:servant\|serv_rf_ram:rf_ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 576 " "Parameter NUMWORDS_A set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 576 " "Parameter NUMWORDS_B set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134706280 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1746134706280 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746134706280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134706331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 576 " "Parameter \"NUMWORDS_A\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 576 " "Parameter \"NUMWORDS_B\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134706339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134706339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvg1 " "Found entity 1: altsyncram_qvg1" {  } { { "db/altsyncram_qvg1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_qvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134706379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134706379 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746134706599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 80 -1 0 } } { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 45 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 14 -1 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 352 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746134706672 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746134706672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134707080 "|servive|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134707080 "|servive|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134707080 "|servive|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134707080 "|servive|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134707080 "|servive|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134707080 "|servive|led7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746134707080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134707198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746134708016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/servant_1_3_0.map.smsg " "Generated suppressed messages file D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/servant_1_3_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134708239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746134708908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134708908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746134709051 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746134709051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1064 " "Implemented 1064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746134709051 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746134709051 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746134709051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746134709051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746134709080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 17:25:09 2025 " "Processing ended: Thu May 01 17:25:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746134709080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746134709080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746134709080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134709080 ""}
