Information: Timer using 8 threads
****************************************
Report : qor
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:57:49 2025
****************************************
Information: Corner hold_ff0p88v125c: no PVT mismatches. (PVT-032)
Information: Corner setup_ss0p72v125c: no PVT mismatches. (PVT-032)
INFO: updateGlobalOptions
INFO: use Native GDC
Information: The stitching and editing of coupling caps is turned ON for design 'ALU_votegui_init_design:ALU_votegui/route_auto.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 454 global routed, 13 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ALU_votegui'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)



Cell Count
----------------------------------------
Hierarchical Cell Count:              6
Hierarchical Port Count:            565
Leaf Cell Count:                    377
Buf/Inv Cell Count:                 121
Buf Cell Count:                     108
Inv Cell Count:                      13
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           339
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               38
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       38
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             161.172
Noncombinational Area:           49.550
Buf/Inv Area:                    50.350
Total Buffer Area:               45.466
Total Inverter Area:              4.884
Macro/Black Box Area:             0.000
Net Area:                             0
Net XLength:                   3905.036
Net YLength:                   3217.689
----------------------------------------
Cell Area (netlist):                           210.722
Cell Area (netlist and physical only):         318.215
Net Length:                    7122.725


Design Rules
----------------------------------------
Total Number of Nets:               469
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:57:49 2025
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

func::hold_ff0p88v125c (Hold)             --          0.000              0
Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           210.722
Cell Area (netlist and physical only):         318.215
Nets with DRC Violations:        0
1
