KEY LIBERO "11.8"
KEY CAPTURE "11.8.1.12"
KEY DEFAULT_IMPORT_LOC "E:\Hotline_Cases\IP_cases\2012\493642-863181735\Mir_429\component\Actel\DirectCore\CORE429\3.1.103\rtl\vhdl\core"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "RTG4"
KEY VendorTechnology_Die "PA4RT12000"
KEY VendorTechnology_Package "cg1657"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "MIL"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE "0"
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4RT12000"
KEY VendorTechnology_TEMPR "MIL"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "MIL"
KEY VendorTechnology_VCCI_1.5_VOLTR "MIL"
KEY VendorTechnology_VCCI_1.8_VOLTR "MIL"
KEY VendorTechnology_VCCI_2.5_VOLTR "MIL"
KEY VendorTechnology_VCCI_3.3_VOLTR "MIL"
KEY VendorTechnology_VOLTR "MIL"
KEY ProjectLocation "C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog"
KEY ProjectDescription "Code check"
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "PROC_SUBSYSTEM::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAXITOAHBL
COREJTAGDEBUG_LIB
CORETIMER_LIB
COREAHBLSRAM_LIB
CORERISCV_AXI4_LIB
COREGPIO_LIB
COREUARTAPB_LIB
CORERISCVRV32IMA_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.3.101\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL
ALIAS=COREAXITOAHBL
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCV_AXI4_LIB
ALIAS=CORERISCV_AXI4_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=COREUARTAPB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCVRV32IMA_LIB
ALIAS=CORERISCVRV32IMA_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREABC\3.6.100\COREABC.cxf,actgen_cxf"
STATE="utd"
TIME="1511544361"
SIZE="480"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1512147054"
SIZE="3798"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1504107824"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1504107824"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1504107824"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1504107824"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1504107824"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1504107825"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1504107825"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1504107825"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1504107825"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1504107825"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1504107825"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1512147054"
SIZE="2657"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1512147054"
SIZE="2736"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1490115666"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1490115666"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1490115666"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="752"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="1787"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="1605"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1511802380"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1511802380"
SIZE="15826"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1511802380"
SIZE="17526"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1511802380"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1511802380"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1511802380"
SIZE="10545"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="2315"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1490115668"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1490115668"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1490115668"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1490115668"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1490115668"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1490115668"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1490115668"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1490115668"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1490115668"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.6.102\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="779"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v,hdl"
STATE="utd"
TIME="1490714222"
SIZE="7550"
PARENT="<project>\component\Actel\SgCore\RTG4FCCC\1.1.217\RTG4FCCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FCCC\1.1.217\RTG4FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1512147056"
SIZE="490"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FDDRC\1.2.405\RTG4FDDRC.cxf,actgen_cxf"
STATE="utd"
TIME="1511544361"
SIZE="246"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AHB\2.0.100\MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="372"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\CoreABC.log,log"
STATE="utd"
TIME="1511544361"
SIZE="1297"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\coreparameters_tgi.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="1718"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf,actgen_cxf"
STATE="utd"
TIME="1511544361"
SIZE="3296"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="3370"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="57423"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="28059"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="139279"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="2143"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="12049"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="1985"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="1369"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="1246"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="1240"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="19723"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\support.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="56274"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
STATE="utd"
TIME="1511544361"
SIZE="4840"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1511544361"
SIZE="23680"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
MODULE_UNDER_TEST="TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
STATE="utd"
TIME="1511544361"
SIZE="29932"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1511544361"
SIZE="13113"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="29485"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf,actgen_cxf"
STATE="utd"
TIME="1511544361"
SIZE="951"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="33734"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_pre.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="21853"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="17118"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="3033"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1512147054"
SIZE="1874"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1512147054"
SIZE="21501"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="52615"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="3033"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1512147054"
SIZE="1874"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1512147054"
SIZE="21501"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="52615"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\bfmtovec_compile.do,do"
STATE="utd"
TIME="1512147054"
SIZE="1218"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="4039"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1512147054"
SIZE="3321"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="8112"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="11234"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="2488"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="48777"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="4662"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="9153"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="25154"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="36300"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="4725"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="122558"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1512147054"
SIZE="29303"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512147054"
SIZE="13864"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\wave_vlog.do,do"
STATE="utd"
TIME="1512147054"
SIZE="1452"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\bfmtovec_compile.do,do"
STATE="utd"
TIME="1512147055"
SIZE="1218"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="4039"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="3322"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="8114"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="11236"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="2489"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="48778"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="4663"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="9156"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="25155"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="36301"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="4726"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="122559"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="29304"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="13866"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\wave_vlog.do,do"
STATE="utd"
TIME="1512147055"
SIZE="1452"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="605"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1512147055"
SIZE="1011"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1512147055"
SIZE="2034"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="4145"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="8116"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="11267"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="2519"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="48866"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="4664"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="9159"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="25214"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="36331"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="4727"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="122540"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="13260"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="14314"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="13965"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8083"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="21169"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8867"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1512147055"
SIZE="8981"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1512147055"
SIZE="26944"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8199"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10629"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5314"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8521"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5584"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="12778"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="12392"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10714"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11716"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10028"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="12109"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3071"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="18897"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3149"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4192"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5060"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5485"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3437"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4713"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5359"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3469"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4809"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="9990"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="20668"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="23624"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="28745"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7224"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11179"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="231624"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="125884"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="29958"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4880"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="9583"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="131532"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="19395"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="6457"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5161"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="2709"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="2867"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="2953"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="29051"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3632"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10195"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="19445"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4703"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="6003"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7711"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3685"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="16881"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3203"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3235"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="2751"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="25123"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11797"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11614"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11696"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8570"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11868"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11754"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8875"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10889"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="5764"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="12755"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="12755"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="6712"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7711"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="6781"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="9716"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10805"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7780"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3723"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7437"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10619"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11799"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="8520"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4116"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10862"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="6719"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="6721"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3588"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="115273"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="50206"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3989"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="3200"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="29749"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="12680"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_test_harness.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="13156"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="20741"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="11961"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7180"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="166760"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="13071"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="13079"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="41257"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="29218"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="9450"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="9276"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4783"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="14774"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="16839"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="31026"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="19517"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="22938"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="291260"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="29722"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="10528"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="18535"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4828"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="44450"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7179"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="24424"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="24434"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7069"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="4721"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="19629"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="7529"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="24487"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="48815"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v,hdl"
STATE="utd"
TIME="1512147055"
SIZE="25161"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf,actgen_cxf"
STATE="utd"
TIME="1512147073"
SIZE="13638"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
STATE="utd"
TIME="1512147056"
SIZE="89051"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\RTG4FCCC_0\PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1512147056"
SIZE="739"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\RTG4FCCC_0\PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC.v,hdl"
STATE="utd"
TIME="1512147056"
SIZE="1779"
PARENT="<project>\component\work\PROC_SUBSYSTEM\RTG4FCCC_0\PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1511544361"
SIZE="2523"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1511544361"
SIZE="819"
ENDFILE
VALUE "<project>\constraint\RTG4_CoreRISCV_AXI4_BaseDesign_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1511544361"
SIZE="843"
ENDFILE
VALUE "<project>\constraint\RTG4_RV32_BaseDesign_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1511544361"
SIZE="813"
ENDFILE
VALUE "<project>\constraint\user.sdc,sdc"
STATE="utd"
TIME="1511544361"
SIZE="266"
ENDFILE
VALUE "<project>\designer\impl1\DDR_MEMORY_CTRL.ide_des,ide_des"
STATE="utd"
TIME="1511544361"
SIZE="219"
ENDFILE
VALUE "<project>\designer\impl1\PROC_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1511544361"
SIZE="722"
ENDFILE
VALUE "<project>\designer\impl1\RTG4_CoreRISCV_AXI4_BaseDesign.ide_des,ide_des"
STATE="utd"
TIME="1511544361"
SIZE="970"
ENDFILE
VALUE "<project>\designer\impl1\RTG4_RV32_BaseDesign.ide_des,ide_des"
STATE="utd"
TIME="1511544361"
SIZE="544"
ENDFILE
VALUE "<project>\hdl\reset_synchronizer.v,hdl"
STATE="utd"
TIME="1511544361"
SIZE="629"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1490115666"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="2823"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="23755"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="2906"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="13416"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1490115666"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1512147056"
SIZE="1740"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1511544361"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM.so,so"
STATE="utd"
TIME="1511544361"
SIZE="272"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM_syn.prj,prj"
STATE="utd"
TIME="1512146751"
SIZE="43516"
ENDFILE
VALUE "<project>\synthesis\RTG4_RV32_BaseDesign.edn,syn_edn"
STATE="ood"
TIME="1511544361"
SIZE="15990263"
ENDFILE
VALUE "<project>\synthesis\RTG4_RV32_BaseDesign.so,so"
STATE="utd"
TIME="1511544361"
SIZE="266"
ENDFILE
VALUE "<project>\synthesis\RTG4_RV32_BaseDesign_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1511544361"
SIZE="1777"
ENDFILE
VALUE "<project>\synthesis\RTG4_RV32_BaseDesign_syn.prj,prj"
STATE="utd"
TIME="1512146751"
SIZE="0"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work"
FILE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
FILE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST DDR_MEMORY_CTRL_COREABC_0_COREABC
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST PROC_SUBSYSTEM
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST DDR_MEMORY_CTRL_COREABC_0_COREABC
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_IN\wave_vlog.do,do"
ENDLIST
LIST PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\wave_vlog.do,do"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="synplify_L201609M-2_W"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\synplify_L201609M-2_W\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Modelsim\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.8\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;PROC_SUBSYSTEM;0
ACTIVEVIEW;PROC_SUBSYSTEM
ENDLIST
LIST ModuleSubBlockList
LIST "BUFD_DELAY::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCC::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCCAPB::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCCDYN::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL::work","component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v","TRUE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_ACMTABLE::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_ACMTABLE::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_DEBUGBLK::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTNVM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTRAM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAMBLOCKS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_DEBUGBLK::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTNVM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTRAM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_IRAM512X9::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_IRAM512X9::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM128X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM256X16::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM256X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAMBLOCKS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM128X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM256X16::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM256X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v","FALSE","FALSE"
SUBBLOCK "FDDR_W::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v","FALSE","FALSE"
ENDLIST
LIST "FDDR_W::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM::work","component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v","TRUE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL::work","component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v","TRUE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC::work","component\work\PROC_SUBSYSTEM\RTG4FCCC_0\PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC.v","FALSE","FALSE"
SUBBLOCK "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_128::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_128::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_ram128x8_pa4::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_ram128x8_pa4::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC::work","component\work\PROC_SUBSYSTEM\RTG4FCCC_0\PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC.v","FALSE","FALSE"
SUBBLOCK "CCC::work","component\Actel\SgCore\RTG4FCCC\1.1.217\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_APBModel::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_AHBL::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_AHBLAPB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_AHBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_APB2APB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_APBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_IN_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_AHBL::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_AHBLAPB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_AHBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_APB2APB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_APBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreGPIO_OUT_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBL::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBLAPB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_AHBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB2APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVE::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APBSLAVEEXT::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_MAIN::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_BFMA1l1OII::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "TESTBENCH::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_APBModel::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v","FALSE","TRUE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_IN_CoreGPIO::work","component\work\PROC_SUBSYSTEM\CoreGPIO_IN\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreGPIO_OUT_CoreGPIO::work","component\work\PROC_SUBSYSTEM\CoreGPIO_OUT\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_BFM_APB::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreAHBLite_0_CoreAHBLite::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreAHBLite_1_CoreAHBLite::COREAHBLITE_LIB","component\work\PROC_SUBSYSTEM\CoreAHBLite_1\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_TESTBENCH::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_testbench.v","FALSE","TRUE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
SUBBLOCK "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.4\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "JTAGVPI::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
LIST "MirroredMasterAHBInterface::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ARBITER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FILTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_AMOALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ARBITER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLB_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_BUF::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RVC_EXPANDER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_PTW::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RR_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_13::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_14::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_15::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_16::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_17::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_18::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_19::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_20::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_21::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_22::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_23::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_24::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_25::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_26::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_27::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_6::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_8::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_9::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ALU::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_BUF::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_PTW::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RR_ARBITER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RVC_EXPANDER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_INT_XING_XING::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TEST_HARNESS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_test_harness.v","FALSE","FALSE"
SUBBLOCK "JTAGVPI::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
SUBBLOCK "MirroredMasterAHBInterface::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_6::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_8::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_9::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_4::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_23::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_24::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_25::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_26::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_27::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_14::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_15::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_16::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_17::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_18::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_21::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_22::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FILTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_20::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_19::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLB::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLB_1::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_13::CORERISCVRV32IMA_LIB","component\work\PROC_SUBSYSTEM\MIV_RV32IMA_L1_AHB_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint\RTG4_RV32_BaseDesign_derived_constraints.sdc"
VALUE "constraint\RTG4_CoreRISCV_AXI4_BaseDesign_derived_constraints.sdc"
VALUE "constraint\PROC_SUBSYSTEM_derived_constraints.sdc"
VALUE "constraint\user.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
