// Seed: 674778320
module module_0 (
    output wor  id_0,
    output wire id_1
);
  assign id_1 = 1;
  assign id_0 = 1;
  wire id_3, id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
  uwire id_9 = -1;
  wire  id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_25 = -1'b0;
  supply1 id_26, id_27, id_28;
  wor id_29 = 1;
  parameter id_30 = 1;
  wire id_31, id_32, id_33;
  assign id_8 = id_21;
  wire id_34;
  assign id_4 = id_25;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always
    if ('b0 === -1) begin : LABEL_0
      id_8 <= 1;
    end
  module_2 modCall_1 (
      id_20,
      id_11,
      id_14,
      id_14,
      id_15,
      id_1,
      id_15,
      id_15,
      id_23,
      id_6,
      id_20,
      id_9,
      id_23,
      id_2,
      id_10,
      id_9,
      id_15,
      id_4,
      id_19,
      id_5,
      id_15,
      id_19,
      id_16,
      id_1
  );
  parameter id_25 = 1;
endmodule
