{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683249665855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683249665862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 20:21:05 2023 " "Processing started: Thu May 04 20:21:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683249665862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249665862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_NIOS_II -c lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_NIOS_II -c lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249665862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683249666941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683249666942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile007/tile007_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile007/tile007_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile007_rom " "Found entity 1: tile007_rom" {  } { { "tile007/tile007_rom.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tile007/tile007_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile007/tile007_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile007/tile007_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile007_palette " "Found entity 1: tile007_palette" {  } { { "tile007/tile007_palette.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tile007/tile007_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile007/tile007_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile007/tile007_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile007_example " "Found entity 1: tile007_example" {  } { { "tile007/tile007_example.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tile007/tile007_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile001/tile001_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile001/tile001_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile001_rom " "Found entity 1: tile001_rom" {  } { { "tile001/tile001_rom.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tile001/tile001_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile001/tile001_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile001/tile001_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile001_palette " "Found entity 1: tile001_palette" {  } { { "tile001/tile001_palette.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tile001/tile001_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile001/tile001_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile001/tile001_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile001_example " "Found entity 1: tile001_example" {  } { { "tile001/tile001_example.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tile001/tile001_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background/background_rom.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/background/background_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_palette " "Found entity 1: background_palette" {  } { { "background/background_palette.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/background/background_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background/background_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file background/background_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_example " "Found entity 1: background_example" {  } { { "background/background_example.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/background/background_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/VGA_controller.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "src/lab62.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676637 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "src/HexDriver.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683249676640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "src/HexDriver.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676642 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always_ff\";  expecting \"end\" Color_Mapper.sv(112) " "Verilog HDL syntax error at Color_Mapper.sv(112) near text: \"always_ff\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 112 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"tile001_rom\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Color_Mapper.sv(168) " "Verilog HDL syntax error at Color_Mapper.sv(168) near text: \"tile001_rom\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 168 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"tile001_palette\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Color_Mapper.sv(172) " "Verilog HDL syntax error at Color_Mapper.sv(172) near text: \"tile001_palette\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 172 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"tile007_rom\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Color_Mapper.sv(178) " "Verilog HDL syntax error at Color_Mapper.sv(178) near text: \"tile007_rom\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"tile007_palette\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Color_Mapper.sv(182) " "Verilog HDL syntax error at Color_Mapper.sv(182) near text: \"tile007_palette\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 182 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"background_rom\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Color_Mapper.sv(188) " "Verilog HDL syntax error at Color_Mapper.sv(188) near text: \"background_rom\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 188 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676645 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"background_palette\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Color_Mapper.sv(194) " "Verilog HDL syntax error at Color_Mapper.sv(194) near text: \"background_palette\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676646 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" Color_Mapper.sv(200) " "Verilog HDL syntax error at Color_Mapper.sv(200) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/Color_Mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/Color_Mapper.sv" 200 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683249676646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/color_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/color_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "src/ball.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc " "Found entity 1: lab62soc" {  } { { "src/lab61_soc/synthesis/lab62soc.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "src/lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "src/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "src/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "src/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "src/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676749 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676749 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676749 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676749 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "src/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "src/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "src/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676774 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_007 " "Found entity 2: lab62soc_mm_interconnect_0_router_007" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676778 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683249676781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676783 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "src/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "src/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_gpx " "Found entity 1: lab62soc_usb_gpx" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_usb_gpx.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer_0 " "Found entity 1: lab62soc_timer_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_timer_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi_0 " "Found entity 1: lab62soc_spi_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v 4 4 " "Found 4 design units, including 4 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_plll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_plll_dffpipe_l2c" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676832 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_plll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_plll_stdsync_sv6" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676832 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_plll_altpll_vg92 " "Found entity 3: lab62soc_sdram_plll_altpll_vg92" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676832 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_plll " "Found entity 4: lab62soc_sdram_plll" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sdram_plll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676838 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_onchip_memory2_0 " "Found entity 1: lab62soc_onchip_memory2_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_key.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676922 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62soc_jtag_uart_0_scfifo_w" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676922 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676922 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62soc_jtag_uart_0_scfifo_r" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676922 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart_0 " "Found entity 5: lab62soc_jtag_uart_0" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lab61_soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lab61_soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "src/lab61_soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/src/lab61_soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/tank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.sv" "" { Text "C:/Users/jzhu2/Desktop/FINAL_PROJECT/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683249676937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jzhu2/Desktop/FINAL_PROJECT/output_files/lab61.map.smsg " "Generated suppressed messages file C:/Users/jzhu2/Desktop/FINAL_PROJECT/output_files/lab61.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249676994 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683249678487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 20:21:18 2023 " "Processing ended: Thu May 04 20:21:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683249678487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683249678487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683249678487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249678487 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683249679148 ""}
