						
#	Register Address 	Default Value	R/W Property	Register Name	Register Description	
						
	# addr = 0x0			dfee_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_d_bot_e_lane[5:0]	F0 Control For Even Bot Data Samplers. No Sign
						
	# addr = 0x4			dfee_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_d_mid_e_lane[5:0]	F0 Control For Even Mid Data Samplers. No Sign
						
	# addr = 0x8			dfee_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_d_top_e_lane[5:0]	F0 Control For Even Top Data Samplers. No Sign
						
	# addr = 0xc			dfee_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_s_bot_e_lane[5:0]	F0 Control For Even Bot Slicer Samplers. No Sign
						
	# addr = 0x10			dfee_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_s_mid_e_lane[5:0]	F0 Control For Even Mid Slicer Samplers. No Sign
						
	# addr = 0x14			dfee_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_s_top_e_lane[5:0]	F0 Control For Even Top Slicer Samplers. No Sign
						
	# addr = 0x18			dfee_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_d_bot_e_lane[5:0]	F1 Control For Even Bot Data Samplers. No Sign, Always Positive
						
	# addr = 0x1c			dfee_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_d_mid_e_lane[5:0]	F1 Control For Even Mid Data Samplers. No Sign, Always Positive
						
	# addr = 0x20			dfee_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_d_top_e_lane[5:0]	F1 Control For Even Top Data Samplers. No Sign, Always Positive
						
	# addr = 0x24			dfee_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_s_bot_e_lane[5:0]	F1 Control For Even Bot Slicer Samplers. No Sign, Always Positive
						
	# addr = 0x28			dfee_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_s_mid_e_lane[5:0]	F1 Control For Even Mid Slicer Samplers. No Sign, Always Positive
						
	# addr = 0x2c			dfee_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_s_top_e_lane[5:0]	F1 Control For Even Top Slicer Samplers. No Sign, Always Positive
						
	# addr = 0x30			dfee_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1p5_e_lane[5:0]	F1P5 Control For Even Edge Samplers. [5] Is Sign
						
	# addr = 0x34			dfee_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_d_bot_e_lane[5:0]	F2 Control For Even Bot Data Samplers. [5] Is Sign
						
	# addr = 0x38			dfee_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_d_mid_e_lane[5:0]	F2 Control For Even Mid Data Samplers. [5] Is Sign
						
	# addr = 0x3c			dfee_reg15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_d_top_e_lane[5:0]	F2 Control For Even Top Data Samplers. [5] Is Sign
						
	# addr = 0x40			dfee_reg16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_s_bot_e_lane[5:0]	F2 Control For Even Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x44			dfee_reg17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_s_mid_e_lane[5:0]	F2 Control For Even Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x48			dfee_reg18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_s_top_e_lane[5:0]	F2 Control For Even Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x4c			dfee_reg19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_bot_e_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers 	
						
	# addr = 0x50			dfee_reg20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f3_sign_e_lane	Sign For Tap 3. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f3_mid_e_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers 	
						
	# addr = 0x54			dfee_reg21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_top_e_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers 	
						
	# addr = 0x58			dfee_reg22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_bot_e_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Bot Samplers 	
						
	# addr = 0x5c			dfee_reg23		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f4_sign_e_lane	Sign For Tap 4. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f4_mid_e_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Mid Samplers 	
						
	# addr = 0x60			dfee_reg24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_top_e_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Even Top Samplers 	
						
	# addr = 0x64			dfee_reg25		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f5_lsb_e_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x68			dfee_reg26		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f5_sign_e_lane	Sign For Tap 5. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f5_msb_e_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x6c			dfee_reg27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f6_lsb_e_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x70			dfee_reg28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f6_sign_e_lane	Sign For Tap 6. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f6_msb_e_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x74			dfee_reg29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f7_lsb_e_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x78			dfee_reg30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f7_sign_e_lane	Sign For Tap 7. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f7_msb_e_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x7c			dfee_reg31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f8_lsb_e_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x80			dfee_reg32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	dfe_f8_sign_e_lane	Sign For Tap 8. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f8_msb_e_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x84			dfee_reg33		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f9_lsb_e_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x88			dfee_reg34		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f9_sign_e_lane	Sign For Tap 9. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f9_msb_e_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x8c			dfee_reg35		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_f10_lsb_e_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x90			dfee_reg36		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f10_sign_e_lane	Sign For Tap 10. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f10_msb_e_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x94			dfee_reg37		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f11_sign_e_lane	Sign For Tap 11. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f11_e_lane[3:0]	Tap 11 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x98			dfee_reg38		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f12_sign_e_lane	Sign For Tap 12. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f12_e_lane[3:0]	Tap 12 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x9c			dfee_reg39		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f13_sign_e_lane	Sign For Tap 13. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f13_e_lane[3:0]	Tap 13 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0xa0			dfee_reg40		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f14_sign_e_lane	Sign For Tap 14. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f14_e_lane[3:0]	Tap 14 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0xa4			dfee_reg41		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f15_sign_e_lane	Sign For Tap 15. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f15_e_lane[3:0]	Tap 15 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0xa8			dfee_reg42		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff1_sign_e_lane	Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff1_e_lane[4:0]	Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0xac			dfee_reg43		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff2_sign_e_lane	Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff2_e_lane[4:0]	Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0xb0			dfee_reg44		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff3_sign_e_lane	Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff3_e_lane[4:0]	Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0xb4			dfee_reg45		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff4_sign_e_lane	Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff4_e_lane[4:0]	Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0xb8			dfee_reg46		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff5_sign_e_lane	Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff5_e_lane[4:0]	Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0xbc			dfee_reg47		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff6_sign_e_lane	Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff6_e_lane[4:0]	Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0xc0			dfee_reg48		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xc4			dfee_reg49		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xc8			dfee_reg50		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_e_lane[4:0]	N Side Vref Control For Bot Even Sampler
						
	# addr = 0xcc			dfee_reg51		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_bot_e_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_e_lane[4:0]	P Side Vref Control For Bot Even Sampler
						
	# addr = 0xd0			dfee_reg52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_e_lane[4:0]	N Side Vref Control For Mid Even Sampler
						
	# addr = 0xd4			dfee_reg53		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_mid_e_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_e_lane[4:0]	P Side Vref Control For Mid Even Sampler
						
	# addr = 0xd8			dfee_reg54		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_top_e_lane[4:0]	N Side Vref Control For Top Even Sampler
						
	# addr = 0xdc			dfee_reg55		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_top_e_lane	Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_top_e_lane[4:0]	P Side Vref Control For Top Even Sampler
						
	# addr = 0xe0			dfee_reg56		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_bot_e_lane[5:0]	Offset Control For Even Bot Data Samplers. [5] Is Sign
						
	# addr = 0xe4			dfee_reg57		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_mid_e_lane[5:0]	Offset Control For Even Mid Data Samplers. [5] Is Sign
						
	# addr = 0xe8			dfee_reg58		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_top_e_lane[5:0]	Offset Control For Even Top Data Samplers. [5] Is Sign
						
	# addr = 0xec			dfee_reg59		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_bot_e_lane[5:0]	Offset Control For Even Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0xf0			dfee_reg60		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_mid_e_lane[5:0]	Offset Control For Even Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0xf4			dfee_reg61		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_top_e_lane[5:0]	Offset Control For Even Top Slicer Samplers. [5] Is Sign
						
	# addr = 0xf8			dfee_reg62		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	ofst_edge_neg_e_lane[4:0]	N Side Offset Control For Edge Sampler	
						
	# addr = 0xfc			dfee_reg63		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ofst_edge_sign_e_lane	Offset Sign Control For Edge Sampler
	[4:0]	5'h00	r/w	ofst_edge_pos_e_lane[4:0]	P Side Offset Control For Edge Sampler	
						
	# addr = 0x100			dfee_reg64		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h00	r/w	ctle_rl2_tune_g_lane[2:0]	CTLE Second Stage Load Resistor Control in Gray Code For Adaptation	
						
	# addr = 0x400			dfeo_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_d_bot_o_lane[5:0]	F0 Control For Odd Bot Data Samplers. No Sign
						
	# addr = 0x404			dfeo_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_d_mid_o_lane[5:0]	F0 Control For Odd Mid Data Samplers. No Sign
						
	# addr = 0x408			dfeo_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_d_top_o_lane[5:0]	F0 Control For Odd Top Data Samplers. No Sign
						
	# addr = 0x40c			dfeo_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_s_bot_o_lane[5:0]	F0 Control For Odd Bot Slicer Samplers. No Sign
						
	# addr = 0x410			dfeo_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_s_mid_o_lane[5:0]	F0 Control For Odd Mid Slicer Samplers. No Sign
						
	# addr = 0x414			dfeo_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f0_s_top_o_lane[5:0]	F0 Control For Odd Top Slicer Samplers. No Sign
						
	# addr = 0x418			dfeo_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_d_bot_o_lane[5:0]	F1 Control For Odd Bot Data Samplers. No Sign, Always Positive
						
	# addr = 0x41c			dfeo_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_d_mid_o_lane[5:0]	F1 Control For Odd Mid Data Samplers. No Sign, Always Positive
						
	# addr = 0x420			dfeo_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_d_top_o_lane[5:0]	F1 Control For Odd Top Data Samplers. No Sign, Always Positive
						
	# addr = 0x424			dfeo_reg9		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_s_bot_o_lane[5:0]	F1 Control For Odd Bot Slicer Samplers. No Sign, Always Positive
						
	# addr = 0x428			dfeo_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_s_mid_o_lane[5:0]	F1 Control For Odd Mid Slicer Samplers. No Sign, Always Positive
						
	# addr = 0x42c			dfeo_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1_s_top_o_lane[5:0]	F1 Control For Odd Top Slicer Samplers. No Sign, Always Positive
						
	# addr = 0x430			dfeo_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_f1p5_o_lane[5:0]	F1P5 Control For Odd Edge Samplers. [5] Is Sign
						
	# addr = 0x434			dfeo_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_d_bot_o_lane[5:0]	F2 Control For Odd Bot Data Samplers. [5] Is Sign
						
	# addr = 0x438			dfeo_reg14		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_d_mid_o_lane[5:0]	F2 Control For Odd Mid Data Samplers. [5] Is Sign
						
	# addr = 0x43c			dfeo_reg15		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_d_top_o_lane[5:0]	F2 Control For Odd Top Data Samplers. [5] Is Sign
						
	# addr = 0x440			dfeo_reg16		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_s_bot_o_lane[5:0]	F2 Control For Odd Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x444			dfeo_reg17		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_s_mid_o_lane[5:0]	F2 Control For Odd Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x448			dfeo_reg18		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f2_s_top_o_lane[5:0]	F2 Control For Odd Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x44c			dfeo_reg19		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_bot_o_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers 	
						
	# addr = 0x450			dfeo_reg20		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f3_sign_o_lane	Sign For Tap 3. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f3_mid_o_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers 	
						
	# addr = 0x454			dfeo_reg21		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f3_top_o_lane[5:0]	Tap 3 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers 	
						
	# addr = 0x458			dfeo_reg22		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_bot_o_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Bot Samplers 	
						
	# addr = 0x45c			dfeo_reg23		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	dfe_f4_sign_o_lane	Sign For Tap 4. 0: Positive. 1: Negative	
	[5:0]	6'h00	r/w	dfe_f4_mid_o_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Mid Samplers 	
						
	# addr = 0x460			dfeo_reg24		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	dfe_f4_top_o_lane[5:0]	Tap 4 Magnitude Control. This Tap Is Controlled By The Output Of Odd Top Samplers 	
						
	# addr = 0x464			dfeo_reg25		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f5_lsb_o_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x468			dfeo_reg26		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f5_sign_o_lane	Sign For Tap 5. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f5_msb_o_lane[4:0]	Tap 5 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x46c			dfeo_reg27		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f6_lsb_o_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x470			dfeo_reg28		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f6_sign_o_lane	Sign For Tap 6. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f6_msb_o_lane[4:0]	Tap 6 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x474			dfeo_reg29		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f7_lsb_o_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x478			dfeo_reg30		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f7_sign_o_lane	Sign For Tap 7. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f7_msb_o_lane[4:0]	Tap 7 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x47c			dfeo_reg31		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f8_lsb_o_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x480			dfeo_reg32		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	dfe_f8_sign_o_lane	Sign For Tap 8. 0: Positive. 1: Negative	
	[4:0]	5'h00	r/w	dfe_f8_msb_o_lane[4:0]	Tap 8 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x484			dfeo_reg33		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_f9_lsb_o_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x488			dfeo_reg34		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f9_sign_o_lane	Sign For Tap 9. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f9_msb_o_lane[4:0]	Tap 9 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x48c			dfeo_reg35		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_f10_lsb_o_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Lsb Of The Sampler Output	
						
	# addr = 0x490			dfeo_reg36		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_f10_sign_o_lane	Sign For Tap 10. 0: Positive. 1: Negative	
	[4:0]	5'h0	r/w	dfe_f10_msb_o_lane[4:0]	Tap 10 Magnitude Control. This Tap Is Controlled By The Msb Of The Sampler Output	
						
	# addr = 0x494			dfeo_reg37		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f11_sign_o_lane	Sign For Tap 11. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f11_o_lane[3:0]	Tap 11 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x498			dfeo_reg38		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f12_sign_o_lane	Sign For Tap 12. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f12_o_lane[3:0]	Tap 12 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x49c			dfeo_reg39		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f13_sign_o_lane	Sign For Tap 13. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f13_o_lane[3:0]	Tap 13 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x4a0			dfeo_reg40		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f14_sign_o_lane	Sign For Tap 14. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f14_o_lane[3:0]	Tap 14 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x4a4			dfeo_reg41		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	dfe_f15_sign_o_lane	Sign For Tap 15. 0: Positive. 1: Negative	
	[3:0]	4'h0	r/w	dfe_f15_o_lane[3:0]	Tap 15 Magnitude Control For Both Msb And Lsb	
						
	# addr = 0x4a8			dfeo_reg42		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff1_sign_o_lane	Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff1_o_lane[4:0]	Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0x4ac			dfeo_reg43		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff2_sign_o_lane	Sign For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff2_o_lane[4:0]	Magnitude For Floating Tap 2 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 1 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0x4b0			dfeo_reg44		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff3_sign_o_lane	Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff3_o_lane[4:0]	Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0x4b4			dfeo_reg45		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff4_sign_o_lane	Sign For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff4_o_lane[4:0]	Magnitude For Floating Tap 4 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 3 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0x4b8			dfeo_reg46		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff5_sign_o_lane	Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff5_o_lane[4:0]	Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0x4bc			dfeo_reg47		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_ff6_sign_o_lane	Sign For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Sign For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 	
	[4:0]	5'h00	r/w	dfe_ff6_o_lane[4:0]	Magnitude For Floating Tap 6 When Dfe_Floating_Sel[3:0] = Odd Number. Magnitude For Floating Tap 5 When Dfe_Floating_Sel[3:0] = Even Number 	
						
	# addr = 0x4c0			dfeo_reg48		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4c4			dfeo_reg49		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4c8			dfeo_reg50		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_bot_o_lane[4:0]	N Side Vref Control For Bot Odd Sampler
						
	# addr = 0x4cc			dfeo_reg51		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_bot_o_lane	Sign Control Of Vref For Bottom Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_bot_o_lane[4:0]	P Side Vref Control For Bot Odd Sampler
						
	# addr = 0x4d0			dfeo_reg52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_mid_o_lane[4:0]	N Side Vref Control For Mid Odd Sampler
						
	# addr = 0x4d4			dfeo_reg53		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_mid_o_lane	Sign Control Of Vref For Middle Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_mid_o_lane[4:0]	P Side Vref Control For Mid Odd Sampler
						
	# addr = 0x4d8			dfeo_reg54		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	dfe_vref_neg_top_o_lane[4:0]	N Side Vref Control For Top Odd Sampler
						
	# addr = 0x4dc			dfeo_reg55		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	dfe_vref_sign_top_o_lane	Sign Control Of Vref For Top Sampler. 0: Negative Vref. 1: Positive Vref	
	[4:0]	5'h00	r/w	dfe_vref_pos_top_o_lane[4:0]	P Side Vref Control For Top Odd Sampler
						
	# addr = 0x4e0			dfeo_reg56		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_bot_o_lane[5:0]	Offset Control For Odd Bot Data Samplers. [5] Is Sign
						
	# addr = 0x4e4			dfeo_reg57		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_mid_o_lane[5:0]	Offset Control For Odd Mid Data Samplers. [5] Is Sign
						
	# addr = 0x4e8			dfeo_reg58		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_d_top_o_lane[5:0]	Offset Control For Odd Top Data Samplers. [5] Is Sign
						
	# addr = 0x4ec			dfeo_reg59		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_bot_o_lane[5:0]	Offset Control For Odd Bot Slicer Samplers. [5] Is Sign
						
	# addr = 0x4f0			dfeo_reg60		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_mid_o_lane[5:0]	Offset Control For Odd Mid Slicer Samplers. [5] Is Sign
						
	# addr = 0x4f4			dfeo_reg61		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h00	r/w	ofst_s_top_o_lane[5:0]	Offset Control For Odd Top Slicer Samplers. [5] Is Sign
						
	# addr = 0x4f8			dfeo_reg62		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h00	r/w	ofst_edge_neg_o_lane[4:0]	N Side Offset Control For Edge Sampler	
						
	# addr = 0x4fc			dfeo_reg63		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ofst_edge_sign_o_lane	Offset Sign Control For Edge Sampler
	[4:0]	5'h00	r/w	ofst_edge_pos_o_lane[4:0]	P Side Offset Control For Edge Sampler	
						
	# addr = 0x1000			ana_trx_misc0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	accap_disable_left_lane	Disable Clock Pulse For The Left Switch	
	6	0	r/w	accap_disable_right_lane	Disable Clock Pulse For The Right Switch	
	[5:3]	3'h4	r/w	accap_rftime_sel_lane[2:0]	Set The Rise Fall Time Of The Clock Pulse	
					Bigger Code Means Slower Rise Fall Time	
	2	0	r/w	clkfw_lane	Clock Generated Using Firmware For Ac Switch Cap	
	[1:0]	2'h0	r/w	accap_clk_sel_lane[1:0]	Select Clock Source For Ac Switch Cap	
					00: Select Demux1 Output Clock For Switchcap Clock Source	
					01: Select Refclk Clock For Switchcap Clock Source	
					10: Select Firmware Clock For Switchcap Clock Source	
					11: Select Demux1 Output Clock For Switchcap Clock Source	
						
	# addr = 0x1004			ana_trx_misc1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h1	r/w	accap_clkdiv_sel_lane[2:0]	Select AC Cap Clock Divider	
					000: Divide by 1	
					111: Divide by 128	
						
	# addr = 0x1008			ana_align90_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	align90_ref_filt_bw_lane	Control The Filter Bandwidth Of Gate Voltage	
						
	# addr = 0x100c			ana_rsvd_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd0_lane[7:0]	Reserved Registers	
						
	# addr = 0x1010			ana_rsvd_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd1_lane[7:0]	Reserved Registers	
					[2:0]: CTLE_CAP1_SEL_EXTRA	
					Extra Cs control  for CTLE first stage	
					[3]: VCMIN_PULL_DOWN_ENB	
					0: Turn on 80KOhm connection from RX termination to ground	
					1: Turn off 80KOhm connection from RX termination to ground	
						
	# addr = 0x1014			ana_rsvd_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd2_lane[7:0]	Reserved Registers	
						
	# addr = 0x1018			ana_rsvd_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	ana_rsvd3_lane[7:0]	Reserved Registers	
						
	# addr = 0x101c			ana_cdrpattern_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h1	r/w	cdr_pattern_index_lane[1:0]	Choose Type Of Pattern Protection For CDR	
					00: Transition + 2 PRE Taps	
					01: 1 POST Tap + Transition + 1 PRE Tap	
					10: 2 POST Taps + Transition	
					11: Invalid	
	[3:0]	4'h3	r/w	cdr_pattern_lane[3:0]	Set The Data Pattern For CDR Pattern Protection	
					Bit [0] is first	
						
	# addr = 0x1020			ana_dll_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	1	r/w	clatch_en_lane	Enable DLL Clock Latch In Delay Cell	
	[1:0]	2'h2	r/w	clatch_st_lane[1:0]	Controls Strength of DLL Clock Latch In Delay Cell	
						
	# addr = 0x1024			ana_clk_ctrl_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	1	r/w	clk_det_en_lane	Enable RX Data And EOM Clock Monitoring Circuit.	
						
	# addr = 0x1028			ana_ctle_reg9		
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	ctle_comp_ana_en_lane	Enable Analog Controlled IPTAT Compensation For CTLE	
	6	0	r/w	ctle_comp_dig_en_lane	Enable Digital Controlled IPTAT Compensation For CTLE	
	[5:4]	2'h1	r/w	ctle_iptat_1st_lane[1:0]	Select IPTAT Current For CTLE First Stage	
	[3:2]	2'h1	r/w	ctle_iptat_2nde_lane[1:0]	Select IPTAT Current For CTLE Second Even Stage	
	[1:0]	2'h1	r/w	ctle_iptat_2ndo_lane[1:0]	Select IPTAT Current For CTLE Second Odd Stage	
						
	# addr = 0x102c			ana_ctle_reg10		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ctle_ipp_1st_lane[4:0]	Select IPP Current For CTLE First Stage	
						
	# addr = 0x1030			ana_ctle_reg11		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ctle_ipp_2nde_lane[4:0]	Select IPP Current For Even CTLE Second Stage	
						
	# addr = 0x1034			ana_ctle_reg12		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	ctle_ipp_2ndo_lane[4:0]	Select IPP Current For Odd CTLE Second Stage	
						
	# addr = 0x1038			ana_ctle_reg13		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:2]	2'h0	r/w	ctle_hpf_rsel_lane[1:0]	Select HPF Bandwidth Inside CTLE	
	[1:0]	2'h0	r/w	ctle_rl1_extra_lane[1:0]	Select Backup Load Resistor For First Stage C.T.L.E.	
						
	# addr = 0x103c			ana_rsvd_reg9		
	[31:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	RESERVED		
	[5:4]	0	r/w	RESERVED		
	[3:2]	0	r/w	ctle_cl2_sel_lane[1:0]	Select 2nd Stage CTLE Loading Cap	
	[1:0]	0	r/w	ctle_cl1_sel_lane[1:0]	Select 1st Stage CTLE Loading Cap	
						
	# addr = 0x1040			ana_clk_ctrl_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	ctle_rs1_mid_lane[1:0]	Select CTLE 1st Stage Middle Frequency Boosting Res	
	[5:4]	0	r/w	ctle_cs1_mid_lane[1:0]	Select CTLE 1st Stage Middle Frequency Boosting Cap	
	[3:2]	2'h1	r/w	ctle_vicm1_lane[1:0]	Select CTLE First Stage Input Common Mode	
	[1:0]	2'h1	r/w	ctle_vicm2_lane[1:0]	Select CTLE Second Stage Input Common Mode	
						
	# addr = 0x1044			ana_ctle_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	ctle_bypass1_en_lane	Enable Bypass Of Ctle First Stage Tcoil	
	4	0	r/w	ctle_bypass2_en_lane	Enable Bypass Of Ctle Second Stage Tcoil	
	[3:2]	0	r/w	RESERVED		
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1048			ana_ctle_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_cap1_sel_lane[3:0]	Select CTLE First Stage Degeneration Capacitor	
						
	# addr = 0x104c			ana_ctle_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_cap2_sel_lane[3:0]	Select CTLE Second Stage Degeneration Capacitor	
						
	# addr = 0x1050			ana_ctle_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_current1_sel_lane[3:0]	Select CTLE First Stage Current	
						
	# addr = 0x1054			ana_ctle_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_current2_sel_lane[3:0]	Select CTLE Second Stage Current	
						
	# addr = 0x1058			ana_ctle_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h3	r/w	ctle_res1_sel_lane[3:0]	Select CTLE First Stage Degeneration Resistor	
						
	# addr = 0x105c			ana_ctle_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	ctle_res2_sel_lane[3:0]	Select CTLE Second Stage Degeneration Resistor	
						
	# addr = 0x1060			ana_ctle_reg7		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl1_sel_lane[3:0]	Select CTLE First Stage Load Resistor	
						
	# addr = 0x1064			ana_ctle_reg8		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	ctle_rl2_sel_lane[3:0]	Select CTLE Second Stage Load Resistor	
						
	# addr = 0x1068			ana_dfe_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	dfe_f0_res_double_lane	Double F0 Resolution And Range For PAM2	
	2	0	r/w	demux2_sync_en_lane	Enables Synchronization Of Dividers In DEMUX2	
					When DEMUX2_SYNC_EN Is 0, Synchronization Only Happens If EOM Is NOT Enabled. Synchronization = !EOM_EN | (EOM_EN & SYNC_EN).	
	[1:0]	2'h0	r/w	dfe_clk_dly_lane[1:0]	Select DFE Clock Delay For More Sampler Hold Time	
						
	# addr = 0x106c			ana_dfe_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	dfe_res_double_lane[1:0]	Increase F3 To Ff6 Resolution By 0, 50, 75 Or 100%	
	[5:4]	2'h0	r/w	dfe_res_f0_lane[1:0]	Select F0 Resolution	
	[3:2]	2'h0	r/w	dfe_res_f1_lane[1:0]	Select F1 Resolution	
	[1:0]	2'h0	r/w	dfe_res_f1p5_lane[1:0]	Select F1P5 Resolution	
						
	# addr = 0x1070			ana_dfe_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:5]	2'h0	r/w	dfe_res_f2_lane[1:0]	Select F2 Resolution	
	4	0	r/w	dfe_res_f34_lane	Select F3 And F4 Resolution	
	3	0	r/w	dfe_res_f567_lane	Select F5 To F7 Resolution	
	2	0	r/w	dfe_res_f8to10_lane	Select F8 To F10 Resolution	
	1	0	r/w	dfe_res_f11to15_lane	Select F10 To F15 Resolution	
	0	0	r/w	dfe_res_floating_lane	Select Floating Tap Resolution	
						
	# addr = 0x1074			ana_dfe_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	dfe_res_vref_lane[1:0]	Select Sampler Vref Resolution	2'h3
					00: 1mV	
					01: 1.67mV	
					01: 2mV	
					11: 2.67mV	
						
	# addr = 0x1078			ana_dll_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	dll_hi_bw_lane	Enable High DLL Bandwidth 	
	0	0	r/w	dll_ref_filt_bw_lane	Controls the DLL Delay Cell Voltage Filter Bandwidth	
						
	# addr = 0x107c			ana_dll_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1080			ana_dll_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h1	r/w	dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into Phase Interpolator	
						
	# addr = 0x1084			ana_dtl_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:3]	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	dtl_clk_speedup_lane[2:0]	Controls Up-conversion Or Down-conversion Of DTL UP/DN Signals 	
					100b: 1/2 Down-conversion; 000b: No Down-conversion Or Down-convesion; 001b, 010b, And 011b: Up-conversion By 2X, 4X, And 8X, Respectively. For 28G Data Rate, The Default Is To Down-convert By 2X (100b) So That DTL Runs At 3.5G.	
						
	# addr = 0x1088			ana_dtl_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	en_ctle_mid_freq_lane	Enable CTLE Mid Frequency Equalization	
	3	1	r/w	en_dfe_f0_lane	Enable Dfe F0	
	2	1	r/w	en_dfe_f11to15_lane	Enable Dfe F11 To F15	
	1	1	r/w	en_dfe_f1p5_lane	Enable Dfe F1P5	
	0	1	r/w	en_dfe_f1to2_lane	Enable Dfe F1 And F2	
						
	# addr = 0x108c			ana_dfe_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	en_dfe_f3to7_lane	Enable DFE F3 To F7	
	4	1	r/w	en_dfe_f8to10_lane	Enable DFE F8 To F10	
	3	1	r/w	en_dfe_floating_lane	Enable DFE Floating Taps	
	2	1	r/w	en_dfe_vref_lane	Enable Sampler VREF	
	1	1	r/w	en_f0_d_lane	Turn On Or Off F0 Branch In Data Samplers When Use As Error Sampler (DFE_F0_POL_EN_D = 1)	
	0	1	r/w	en_f0_s_lane	Turn On Or Off F0 Branch In Slicer Samplers When Use As Error Sampler (DFE_F0_POL_EN_S = 1)	
						
	# addr = 0x1090			ana_eom_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	eom_clatch_st_lane[1:0]	Controls Strength of EOM DLL Clock Latch In Delay Cell	
	5	1	r/w	eom_dccen_lane	Enable RX DCC DAC For EOM CLK	
	4	0	r/w	eom_clk_en_lane	Enable EOM Clock	
	[3:2]	2'h1	r/w	eom_dpherck_dly_sel_lane[1:0]	Select DPHER Clock Delay Into EOM Phase Interpolator	
	1	0	r/w	eom_reset_intp_ext_lane	Reset The EOM Interpolator's Digital Phase Select Circuitry Into A Valid State.	
	0	0	r/w	eom_dll_ref_filt_bw_lane	Controls the EOM DLL Delay Cell Voltage Filter Bandwidth	
						
	# addr = 0x1094			ana_eom_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	eom_dll_hi_bw_lane	Enable High EOM DLL Bandwidth 	
	2	1	r/w	eom_clatch_en_lane	Enable EOM DLL Clock Latch In Delay Cell	
	1	0	r/w	eom_dpherck_lane	Clock For Latching EOM External EOM PI DPHER Code	
	0	1	r/w	eom_dpherck_sel_lane	Select EOM DPHER Clock Source	
					0: Select EOM_DPHERCK From Register Bank	
					1: Select Clock From EOM Calibration	
						
	# addr = 0x1098			ana_eom_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	eom_en_d_lane	Enable EOM Clock For Data Sampler	
	2	0	r/w	eom_en_e_lane	Enable EOM Clock For Edge Sampler	
	1	0	r/w	eom_en_s_lane	Enable EOM Clock For Slicer Sampler	
	0	0	r/w	eom_intp_bias_short_en_lane	Short EOM PI NBIAS_HIGH and NBIAS_LOW	
						
	# addr = 0x109c			ana_eom_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	1	r/w	rxpll_hi_speed_lane	Controls the Amount of RX PLL CLK Routing Slave Branches	
						
	# addr = 0x10a0			ana_eom_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	1	r/w	txpll_hi_speed_lane	Controls the Amount of TX PLL CLK Routing Slave Branches	
						
	# addr = 0x10a4			ana_eom_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	hpf_bw_lane[1:0]	Select RX Input HPF Bandwidth	
					00: Smallest Bandwidth	
					11: Largest Bandwidth	
						
	# addr = 0x10a8			ana_impcal_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	path_disable_edge_lane	Disables Edge Samplers Clock Mux To Save Power. Use In Low Data Rate	
	[1:0]	2'h0	r/w	intpr_lane[1:0]	Select Phase Interpolator Resistor	
						
	# addr = 0x10ac			ana_impcal_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h10	r/w	impcal_rx_lane[4:0]	RX Impedance Calibration Code	
						
	# addr = 0x10b0			ana_intpi_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hb	r/w	rxintpi_low_lane[3:0]	Select Phase Interpolator LSB Bias Current	
	[3:0]	4'hb	r/w	rxintpi_lane[3:0]	Select Phase Interpolator Bias Current	
						
	# addr = 0x10b4			ana_intpr_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	ofst_res_lane	Select Sampler Offset Resolution	
					Edge Sampler Resolution Is Always 1mV	
	[6:3]	4'hc	r/w	lb_res_sel_lane[3:0]	Select The Resistor Divider For Loopback Eye Size In CTLE	
	2	0	r/w	intp_bias_short_en_lane	Short PI NBIAS_HIGH and NBIAS_LOW	
	[1:0]	2'h0	r/w	RESERVED		
						
	# addr = 0x10b8			ana_misc_reg1		
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	pu_eom_align90_dcc_cmp_lane	Power Control For EOM ALIGN, DLL And DCC Calibration Comparator	
	6	0	r/w	pam2_f5ff6_fullrange_lane	Enable DFE Full Range Mode for F5 To FF6 At Cost Of Power In PAM2 Mode	
	5	0	r/w	RESERVED		
	4	1	r/w	pi_dccen_lane	Enable RX Phase Interpolator DCC Dac	
	3	0	r/w	pu_lb_lane	Enable RX For Internal Loopback	1
	2	1	r/w	pu_align90_dcc_cmp_lane	Power Control For DLL, Align90 And DCC Calibration Comparator	
	1	1	r/w	pu_os_lane	Power Up Sampler Offset Bias Circuits	
	0	1	r/w	pu_vcm_lane	Power Up Sampler Input Common Mode Buffer	
						
	# addr = 0x10bc			ana_misc_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	reg_floop_en_lane	Enables DTL Frequency Loop	
	4	1	r/w	reg_sq_det_lane	For Test Purpose, If It Is 1, It Is Used To OR With Sq_out	
	3	1	r/w	reg_sq_ploop_off_lane	Enable The Squelch Signal To Only Freeze The Frequency Loop But Not Phase Loop 	
					This Bit Is Added For Testing The RX Sensitivity. It Is Taken As Asynchronous Signal.	
	2	0	r/w	reset_intp_ext_lane	Reset The Phase Interpolator's Digital Phase Select Circuitry Into A Valid State.	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x10c0			ana_smplr_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	pu_smplr_d_e_lane[2:0]	Power Control For Top, Mid And Bot Even Data Samplers	
	[2:0]	3'h7	r/w	pu_smplr_d_o_lane[2:0]	Power Control For Top, Mid And Bot Odd Data Samplers	
						
	# addr = 0x10c4			ana_smplr_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	reg_selmupf_lane[2:0]	Phase Loop Final Coefficient	
					000: 0	
					001: 2	
					010: 1	
					011: 1/2	
					100: 1/4	
					101: 1/8	
					110: 1/16	
					111: 1/32	
						
	# addr = 0x10c8			ana_smplr_reg2		
	[31:8]	0	r/w	RESERVED		
	7	1	r/w	pu_ctle_even_lane	Power Control For Even CTLE Second Stage	
	6	1	r/w	pu_ctle_odd_lane	Power Control For Odd CTLE Second Stage	
	[5:3]	3'h7	r/w	pu_smplr_s_e_lane[2:0]	Power Control For Top, Mid And Bot Even Slicer Samplers	
	[2:0]	3'h7	r/w	pu_smplr_s_o_lane[2:0]	Power Control For Top, Mid And Bot Odd Slicer Samplers	
						
	# addr = 0x10cc			ana_smplr_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h3	r/w	reg_selmupi_lane[2:0]	Phase Loop Initial Coefficient	
					000: 0	
					001: 2	
					010: 1	
					011: 1/2	
					100: 1/4	
					101: 1/8	
					110: 1/16	
					111: 1/32	
						
	# addr = 0x10d0			ana_rxdcc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	rxclk_4x_en_lane	Enable RX Clock 4X Path	
	4	0	r/w	rximpcal_en_lane	Enable RX Impedance Calibration	
	3	1	r/w	rxdcc_en_dllclk_lane	Enable RX DCC DAC For DLL CLK	
	2	0	r/w	rxdcc_hg_dataclk_lane	Enable High Gain Setting For DATA CLK DCC	
	1	0	r/w	rxdcc_hg_dllclk_lane	Enable High Gain Setting For DLL CLK DCC	
	0	0	r/w	rxdcc_hg_eomclk_lane	Enable High Gain Setting For EOM CLK DCC	
						
	# addr = 0x10d4			ana_rxdcc_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	rxclk_25m_div_lane[7:0]	Select 25MHz N-Divider (N=32~255)	
						
	# addr = 0x10d8			ana_rxdcc_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	rxclk_25m_en_lane	Enable 25MHz Clock Path	
	[6:5]	2'h0	r/w	rxclk_nt_ctrl_lane[1:0]	Select Divider For NT Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 1.5. 0 = Divide By 1	
	[4:3]	2'b0	r/w	rxclk_25m_ctrl_lane[1:0]	Select Divider For 25MHz Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 2 or 1.5 Depending On RXCLK_25M_DIV1P5_EN. 0 = Divide By 1	
	2	1'h0	r/w	rxclk_25m_div_reset_lane	Reset N-Divider For 25MHz Clock Path	
	1	1'b0	r/w	rxclk_25m_div1p5_en_lane	Enable Divide By 1.5 For 25MHz Clock Path	
					0: Divide By 2	
					1: Divide By 1.5	
	0	1'b0	r/w	rxclk_25m_fix_div_en_lane	Select Divider Operation for 25MHz N-Divider (N=32~255)	
					0: Divide By N+0.5	
					1: Divide By N	
						
	# addr = 0x10dc			ana_rxdcc_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	rxclk_nt_en_lane	Enable NT Clock Path	
	6	1'b0	r/w	rxclk_nt_fix_div_en_lane	Select Divider Operation for NT Clock N-Divider (N=4~31)	
					0: Divide By N+0.5	
					1: Divide By N	
	5	1'b0	r/w	rxclk_nt_div_reset_lane	Reset N-Divider For NT Clock Path	
	[4:0]	5'h1e	r/w	rxclk_nt_div_lane[4:0]	Select N-Divider For NT Clock Path (N=4~31)	
						
	# addr = 0x10e0			ana_rxreg_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	rxreg_speedtrk_clk_half_lane	Reduce Slave Regulator Size When Clock Speed Is Halved	
	[2:0]	3'h7	r/w	rxreg_speedtrk_clk_lane[2:0]	Select Slave Regulator Size For RX Clock Path	
						
	# addr = 0x10e4			ana_rxreg_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:4]	3'h4	r/w	rxspeed_div_lane[2:0]	Control RX Speed Divider 	
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	rxreg_speedtrk_data_lane[2:0]	Select Slave Regulator Size For RX Data Path	
						
	# addr = 0x10e8			ana_rxreg_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:4]	0	r/w	RESERVED		
	3	0	r/w	smplr_cal_en_lane	Enable Sampler Calibration	
	2	0	r/w	sel_edge_eq_lane	Enable Edge Equalization. 	
	[1:0]	2'h1	r/w	sel_edge_dly_lane[1:0]	Changes The Timing For Edge Path Inside DEMUX1. This Depends On Phase Difference Between Edge Clock (leads) And Data Clock	
						
	# addr = 0x10ec			ana_smplr_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	rxtsen_sel_lane	Select RX Temperature Sensor	
					0: Temperature Sensor Inside RX is disabled.	
					1: Select Temperature Sensor Inside RX	
	[2:1]	0	r/w	rxterm_extra_lane[1:0]	Enable Extra RX Termination To Reduce Input Amplitude At The Cost Of Reflection	
	0	0	r/w	rxtest_lane[8]	Enable RX Test Point	
						
	# addr = 0x10f0			ana_smplr_reg5		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rxtest_lane[7:0]	Select Different Test Points	
						
	# addr = 0x10f4			ana_sq_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	sq_linear_disable_lane	Squelch Linearity Boost  1: Diable Boost   0 : Enable Boost	
	2	0	r/w	sq_cal_en_lane	Power Up SQ Calibration	
	[1:0]	2'h0	r/w	sq_ampbw_lane[1:0]	Select SQ Amplifier Bandwidth	
						
	# addr = 0x10fc			ana_sq_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	sq_offset_lane[4:0]	SQ Offset Calibration Results	
						
	# addr = 0x1100			ana_sq_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	sq_offset_cal_en_lane	Enable SQ Offset Calibration	
	2	0	r/w	sq_thresh_cal_en_lane	Enable SQ Threshold Calibration	
	[1:0]	2'h2	r/w	sq_thriptat_lane[1:0]	Select The IPTAT Current For SQ Threshold Temperature Compensation	
						
	# addr = 0x1104			ana_sq_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h3	r/w	sq_offsetcal_sel_lane[1:0]	Select Different Peak Detector Branches For Offset Calibration	
	[3:2]	2'h3	r/w	sq_pkdetcap_lane[1:0]	Squelch Peak Detector Capacitor Setting	
	[1:0]	2'h0	r/w	sq_pkdeti_lane[1:0]	Squelch Peak Detector Current Setting	
						
	# addr = 0x1108			ana_sq_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h6	r/w	sq_refthr_lane[4:0]	Squelch Detector Threshold Setting Single Ended Vpp	
						
	# addr = 0x110c			ana_smplr_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h4	r/w	vcm_smplr_gen_ctrl_lane[2:0]	Select Input Common Mode Of Sampler Generated From IPP And Diode	
					Bigger Code Means Higher Common Mode	
						
	# addr = 0x1110			ana_dfe_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h0	r/w	vref_shift_lane[1:0]	Select Sampler VREF DC Shift	2'h2
	[3:2]	2'h1	r/w	vicm_dfe_f11to15_ctrl_lane[1:0]	Select Cascode Bias Of DFE F11 To F15	
	[1:0]	2'h1	r/w	vicm_dfe_f3_ctrl_lane[1:0]	Select Cascode Bias Of DFE F3	
						
	# addr = 0x1114			ana_dfe_reg6		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	vicm_dfe_f4_ctrl_lane[1:0]	Select Cascode Bias Of DFE F4	
	[5:4]	2'h1	r/w	vicm_dfe_f5to7_ctrl_lane[1:0]	Select Cascode Bias Of DFE F5 To F7	
	[3:2]	2'h1	r/w	vicm_dfe_f8to10_ctrl_lane[1:0]	Select Cascode Bias Of DFE F8 To F10	
	[1:0]	2'h1	r/w	vicm_dfe_float_ctrl_lane[1:0]	Select Cascode Bias Of DFE Floating	
						
	# addr = 0x1118			ana_vdd_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	vdda_rxsampler_half_en_lane	Enable Half VDDA_RXSMPLR Generation For VDDA Calibration	
	3	0	r/w	vcm_smplr_sel_lane	Select Constant Or Process And Temperature Tracking Input Common Mode	
	2	0	r/w	vdda_rxdataclk_half_en_lane	Enable Half VDDA_RXCLK Generation For VDDA Calibration	
	1	0	r/w	vdda_rxdll_half_en_lane	Enable Half VDDA_RXDLL Generation For VDDA Calibration	
	0	0	r/w	vdda_rxeomclk_half_en_lane	Enable Half VDDA_RXEOMCLK Generation For VDDA Calibration	
						
	# addr = 0x111c			ana_txspeed_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h0	r/w	txclk_div_dig_lane[2:0]	Tx decimation ratio	
	[2:0]	3'h0	r/w	txspeed_div_lane[2:0]	Control TX Speed Divider 	
					000: PLL CLK/1	
					001: PLL CLK/2	
					010: PLL CLK/4	
					011: PLL CLK/8	
					1XX: PLL CLK/16	
						
	# addr = 0x1120			ana_txreg_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hF	r/w	txreg_speedtrk_clk_lane[3:0]	Select Slave Regulator Size For TX Clock Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0x1124			ana_txreg_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hF	r/w	txreg_speedtrk_data_lane[3:0]	Select Slave Regulator Size For TX Data Path	
					Bigger Code Means More Slave Branches	
						
	# addr = 0x1128			ana_txdrv_reg		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h3	r/w	txdrv_reg_gm_lane[1:0]	Select TX Driver Regulator Branch Size	
	3	0	r/w	txdrv_comp_en_lane	Turn On Current Compensation Function	
	[2:0]	0	r/w	txdrv_comp_current_lane[2:0]	Set Different Compensation Current	
					000: 1.7mA	
					001: 2.3mA	
					010: 2.6mA	
					011: 3.2mA	
					100: 3.5mA	
					101: 4mA	
					110: 4.3mA	
					111: 4.9mA	
						
	# addr = 0x112c			ana_tx_nt_reg		
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1e	r/w	txclk_nt_div_lane[4:0]	Select N-Divider For NT Clock Path (N=4~31)	
	2	1'b0	r/w	txclk_nt_fix_div_en_lane	Select Divider Operation for NT Clock N-Divider (N=4~31)	
					0: Divide By N+0.5	
					1: Divide By N	
	[1:0]	2'b00	r/w	txclk_nt_ctrl_lane[1:0]	Select Divider For NT Clock Path	
					[1]: 1 = Divide By 2. 0 = Divide By 1	
					[0]: 1 = Divide By 1.5. 0 = Divide By 1	
						
	# addr = 0x1130			ana_data_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	txclk_nt_div_reset_lane	Reset N-Divider For NT Clock Path	
	6	0	r/w	txclk_nt_en_lane	Enable NT TX Clock Path	
	5	0	r/w	txclk_4x_en_lane	Enable 4X TX Clock Path	
	4	0	r/w	idcon_vddadata_lane	Enable VDDA_DATA Bleeding Current	
	3	0	r/w	local_ana_tx2rx_lpbk_en_lane	Enable Internal TX To RX Analog Loopback. 	1
					Also Need To Set PU_LB_LANE=1 For Internal Loopback	
	[2:1]	0	r/w	idcon_cur_lane[1:0]	Select VDDA_DATA Bleeding Current	
	0	0	r/w	RESERVED		
						
	# addr = 0x1134			ana_txdcc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	txcal_en_lane	Enable TX Comparator For DCC AND TX ALIGN90	
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	1	r/w	txdcc_en_lane	Enable TX DCC DAC For TX CLK	
	1	0	r/w	txdcc_hg_lane	Enable High Gain Setting For TX CLK DCC	
	0	0	r/w	txdcc_pdiv_en_lane	Enable TX Post Divider Duty Cycle Correction	
						
	# addr = 0x1138			ana_txdetrx_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:4]	2'h0	r/w	txhiz_hold_cur_lane[1:0]	TX Common Mode Voltage Holding Current During TX HiZ Idle.	
	[3:2]	2'h0	r/w	txdetrx_vth_lane[1:0]	TXDETRX Threshold Voltage Select	
	[1:0]	2'h0	r/w	txdetrx_imp_lane[1:0]	Set TX Impedance When TXDETRX_START Is Enabled.	
						
	# addr = 0x113c			ana_tximp_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	rcal_2nd_en_lane	Swap The Current Mirror For TXIMP Calibration	
	3	0	r/w	RESERVED		
	2	0	r/w	tximpcal_bot_lane	Select TX Impedance Calibration	
					0: Calibrate The Impedance Of PMOS (Top) Branches	
					1: Calibrate The Impedance Of NMOS (Bottom) Branches 	
	1	0	r/w	tximpcal_en_lane	Enable TX Impedance Calibration	
	0	0	r/w	tximpcal_side_lane	Switch The Side During Impedance Calibration, Either For PMOS (top) Or NMOS (bottom) 	
					Each Time, Only Half Of The PMOS Branches (or NMOS Branches) are Used During Calibration.	
						
	# addr = 0x1140			ana_tximp_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:2]	0	r/w	RESERVED		
	1	0	r/w	tximp_tempc_iccn_en_lane	Enable Tx impedance temperature current NMOS side	
	0	0	r/w	tximp_tempc_iccp_en_lane	Enable Tx impedance temperature current PMOS side	
						
	# addr = 0x1144			ana_tx_fir_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	1	r/w	txfir_clk_off_lane	Register To Turn Off TX FIR clocks	
	2	1	r/w	txreset_fir_lane	Register To Reset TX FIR	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1148			ana_clkctrl_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	txfir_bypass_din_latch_lane	Register to bypass input interface latching registers	
	0	0	r/w	txfir_bypass_dout_latch_lane	Register to bypass output interface latching registers	
						
	# addr = 0x114c			ana_txintp_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1150			ana_txintp_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x1154			ana_ck500div_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	txclk500m_div_lane[1:0]	500M clk setting.	
						
	# addr = 0x1158			ana_misc_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	txalign90_ref_filt_bw_lane	Bandwidth Setting For Align90 Dac RC Filter	
					0: Low Bandwidth	
					1: High Bandwidth	
	3	0	r/w	txtsen_sel_lane	TX Temperature Sensor Selection.	
					0:Sensor Inside TX is disabled.	
					1: Select Sensor Inside TX	
	2	0	r/w	txclk_align_en_lane	Enable TXCLK Alignment Between Different Lanes	
	[1:0]	2'h0	r/w	txtest_lane[9:8]	Select TX Test Point	
					MSB Is Enable Signal	
						
	# addr = 0x115c			ana_test_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txtest_lane[7:0]	Select TX Test Point	
						
	# addr = 0x1160			ana_txmux_scanreg		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	txmux_scan_en_lane	Enable tx mux scan.	
	[6:0]	7'h0	r/w	RESERVED		
						
	# addr = 0x1164			ana_txmux_scan0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan0_lane[7:0]	tx mux 0 scan output	
						
	# addr = 0x1168			ana_txmux_scan1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan1_lane[7:0]	tx mux 1 scan output	
						
	# addr = 0x116c			ana_txmux_scan2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan2_lane[7:0]	tx mux 2 scan output	
						
	# addr = 0x1170			ana_txmux_scan3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	txmux_scan3_lane[7:0]	tx mux 3 scan output	
						
	# addr = 0x1174			tx_rsvd_reg0		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd0_lane[7:0]	Reserved Registers	
						
	# addr = 0x1178			tx_rsvd_reg1		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd1_lane[7:0]	Reserved Registers	
						
	# addr = 0x117c			tx_rsvd_reg2		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd2_lane[7:0]	Reserved Registers	
						
	# addr = 0x1180			tx_rsvd_reg3		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd3_lane[7:0]	Reserved Registers	
						
	# addr = 0x1184			tx_rsvd_reg4		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd4_lane[7:0]	Reserved Registers	
						
	# addr = 0x1188			tx_rsvd_reg5		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd5_lane[7:0]	Reserved Registers	
						
	# addr = 0x118c			tx_rsvd_reg6		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd6_lane[7:0]	Reserved Registers	
						
	# addr = 0x1190			tx_rsvd_reg7		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd7_lane[7:0]	Reserved Registers	
						
	# addr = 0x1194			tx_rsvd_reg8		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd8_lane[7:0]	Reserved Registers	
						
	# addr = 0x1198			tx_rsvd_reg9		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	txrsvd9_lane[7:0]	Reserved Registers	
						
	# addr = 0x119c			ana_txclk_dly0		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	txckpom_dly_lane[2:0]	Delay For Post Mux Retime Clocks	
	[4:2]	3'h0	r/w	txckret_dly_lane[2:0]	Delay For Pre Driver Retime Clocks	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x11a0			ana_txclk_dly1		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	txckdrv_dly_lane[2:0]	delay for driver mux clocks	
	4	0	r/w	tximp_tempc_pmos_cal_en_lane	Enable TX Impedance Temperature Compensation Calibration for PMOS Side	
	3	0	r/w	tximp_tempc_nmos_cal_en_lane	Enable TX Impedance Temperature Compensation Calibration for NMOS Side	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x11a4			dfe_cmn_reg0		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	f1_tune_bot_d_o_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Odd Bot Data Sampler. 000: Smallest Scale. 111: Biggest Scale	
	[2:0]	3'h7	r/w	f1_tune_bot_d_e_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Even Bot Data Sampler. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11a8			dfe_cmn_reg1		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	f1_tune_bot_s_o_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Odd Bot Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale	
	[2:0]	3'h7	r/w	f1_tune_bot_s_e_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Even Bot Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11ac			dfe_cmn_reg2		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	f1_tune_mid_d_o_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Odd Mid Data Sampler. 000: Smallest Scale. 111: Biggest Scale	
	[2:0]	3'h7	r/w	f1_tune_mid_d_e_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Even Mid Data Sampler. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11b0			dfe_cmn_reg3		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	f1_tune_mid_s_o_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Odd Mid Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale	
	[2:0]	3'h7	r/w	f1_tune_mid_s_e_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Even Mid Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11b4			dfe_cmn_reg4		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	f1_tune_top_d_o_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Odd Top Data Sampler. 000: Smallest Scale. 111: Biggest Scale	
	[2:0]	3'h7	r/w	f1_tune_top_d_e_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Even Top Data Sampler. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11b8			dfe_cmn_reg5		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:3]	3'h7	r/w	f1_tune_top_s_o_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Odd Top Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale	
	[2:0]	3'h7	r/w	f1_tune_top_s_e_lane[2:0]	Scale The Mid Feedback Weighting Of F1 In Even Top Slicer Sampler. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11bc			dfe_cmn_reg6		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	[2:0]	3'h7	r/w	f1_tune_com_lane[2:0]	Scale The Top and Bot Feedback Weighting Of F1 In All Samplers. 000: Smallest Scale. 111: Biggest Scale	
						
	# addr = 0x11c0			trx_cal_reg0	Digital TRX Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	trx_dig_cal_clk_en_top_lane	TRX Calibration Reference Clock Enable	
	6	1'h0	r/w	trx_dig_cal_clk_rst_top_lane	TRX Calibration Reference Clock Reset	
	5	1'h1	r/w	trx_dig_cal_clk_en_bot_lane	TRX Calibration Reference Clock Enable	
	4	1'h0	r/w	trx_dig_cal_clk_rst_bot_lane	TRX Calibration Reference Clock Reset	
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x11c4			trx_cal_reg1	Digital TRX Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	trx_dig_cal2m_div_top_lane[7:0]	TRX Calibration Reference Clock Divide Ratio	
						
	# addr = 0x11c8			trx_cal_reg2	Digital TRX Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	trx_dig_cal2m_div_bot_lane[7:0]	TRX Calibration Reference Clock Divide Ratio	
						
	# addr = 0x11cc			trx_cal_reg3	Digital TRX Calibration Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	trx_dig_testbus_sel_top_lane[3:0]	TRX Calibration Testbus Selection	
	[3:0]	4'h0	r/w	trx_dig_testbus_sel_bot_lane[3:0]	TRX Calibration Testbus Selection	
						
	# addr = 0x11d0			trx_cal_reg4	Digital TRX Calibration Register 4	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trx_dig_scan_ff_top_lane[7:0]	TRX_TOP Dig Input Scan Mux Value For Test_mode	
						
	# addr = 0x11d4			trx_cal_reg5	Digital TRX Calibration Register 5	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	trx_dig_scan_ff_bot_lane[7:0]	TRX_BOT Dig Input Scan Mux Value For Test_mode	
						
	# addr = 0x1800			tx_align90_dcc_imp_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tx_align90_dcc_imp_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	tx_align90_dcc_imp_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	tx_align90_dcc_imp_auto_zero_clk_ext_lane	TBD	
	2	1'h0	r	tx_align90_dcc_imp_updn_rd_lane	TBD	
	1	1'h0	r/w	tx_align90_dcc_imp_top_start_lane	TBD	
	0	1'h0	r/w	tx_align90_dcc_imp_top_cont_start_lane	TBD	
						
	# addr = 0x1804			tx_align90_dcc_imp_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_align90_dcc_imp_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	tx_align90_dcc_imp_top_done_lane	TBD	
	3	1'h0	r	tx_align90_dcc_imp_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1808			tx_align90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_align90_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_align90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_align90_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	tx_align90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_align90_cal_dir_inv_lane	TBD	
						
	# addr = 0x180c			tx_align90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	tx_align90_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_align90_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_align90_cal_result_avg_en_lane	TBD	
						
	# addr = 0x1810			tx_align90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_align90_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_align90_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_align90_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x1814			tx_align90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_align90_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1818			tx_align90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_align90_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	tx_align90_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_align90_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x181c			tx_align90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	tx_align90_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_align90_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r/w	tx_align90_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	tx_align90_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1820			tx_align90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	tx_align90_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	tx_align90_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1824			tx_align90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_align90_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	tx_align90_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1828			tx_align90_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	tx_align90_cal_result_msb_ext_lane[2:0]	TBD	
	4	1'h0	r	tx_align90_cal_overflow_rd_lane	TBD	
	3	1'h0	r	tx_align90_cal_underflow_rd_lane	TBD	
	2	1'h0	r	tx_align90_cal_dummy_clk_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x182c			tx_align90_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	tx_align90_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1830			tx_align90_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	tx_align90_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x1834			tx_align90_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_align90_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1838			tx_dcc1_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc1_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_dcc1_cal_bypass_en_lane	TBD	
	[5:3]	3'h0	r/w	tx_dcc1_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h1	r/w	tx_dcc1_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_dcc1_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_dcc1_cal_result_avg_en_lane	TBD	
						
	# addr = 0x183c			tx_dcc1_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_dcc1_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_dcc1_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_dcc1_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x1840			tx_dcc1_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	tx_dcc1_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_dcc1_cal_timeout_chk_dis_lane	TBD	
	3	1'h0	r/w	tx_dcc1_cal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	tx_dcc1_cal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_dcc1_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_dcc1_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1844			tx_dcc1_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	tx_dcc1_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r	tx_dcc1_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1848			tx_dcc1_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	tx_dcc1_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	tx_dcc1_cal_underflow_rd_lane	TBD	
						
	# addr = 0x184c			tx_dcc1_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_dcc1_cal_result_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1850			tx_dcc1_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_dcc1_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1854			tx_dcc2_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc2_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc2_cal_bypass_en_lane	TBD	
	[5:3]	3'h0	r/w	tx_dcc2_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_dcc2_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_dcc2_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc2_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1858			tx_dcc2_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc2_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	tx_dcc2_cal_indv_ext_en_lane	TBD	
	3	1'h0	r/w	tx_dcc2_cal_cal_en_ext_lane	TBD	
	2	1'h0	r	tx_dcc2_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	tx_dcc2_cal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_dcc2_cal_overflow_rd_lane	TBD	
						
	# addr = 0x185c			tx_dcc2_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc2_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc2_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1860			tx_dcc2_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc2_cal_val_min_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1864			tx_dcc2_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h20	r/w	tx_dcc2_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1868			tx_dcc2_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc2_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x186c			tx_dcc3_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc3_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc3_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_dcc3_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_dcc3_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_dcc3_cal_dir_inv_lane	TBD	
						
	# addr = 0x1870			tx_dcc3_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_dcc3_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_dcc3_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc3_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc3_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1874			tx_dcc3_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc3_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc3_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc3_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	tx_dcc3_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1878			tx_dcc3_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	tx_dcc3_cal_timeout_steps_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	tx_dcc3_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h1	r/w	tx_dcc3_cal_dummy_clk_ext_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x187c			tx_dcc3_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	tx_dcc3_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_dcc3_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	tx_dcc3_cal_timeout_rd_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1880			tx_dcc3_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc3_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc3_cal_underflow_rd_lane	TBD	
	0	1'h0	r	tx_dcc3_cal_dummy_clk_rd_lane	TBD	
						
	# addr = 0x1884			tx_dcc3_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc3_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1888			tx_dcc3_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc3_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x188c			tx_dcc3_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	tx_dcc3_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x1890			tx_dcc3_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc3_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1894			tx_dcc4_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_dcc4_cal_single_en_lane	TBD	
	6	1'h1	r/w	tx_dcc4_cal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_dcc4_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_dcc4_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_dcc4_cal_dir_inv_lane	TBD	
						
	# addr = 0x1898			tx_dcc4_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc4_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	tx_dcc4_cal_cont_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc4_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	tx_dcc4_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x189c			tx_dcc4_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_dcc4_cal_toggle_times_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	tx_dcc4_cal_val_max_msb_lane[2:0]	TBD	
	1	1'h0	r/w	tx_dcc4_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	tx_dcc4_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x18a0			tx_dcc4_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	tx_dcc4_cal_val_min_msb_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_dcc4_cal_result_msb_ext_lane[2:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_dcc4_cal_timeout_rd_lane	TBD	
						
	# addr = 0x18a4			tx_dcc4_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	tx_dcc4_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_overflow_rd_lane	TBD	
	0	1'h0	r	tx_dcc4_cal_underflow_rd_lane	TBD	
						
	# addr = 0x18a8			tx_dcc4_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc4_cal_val_min_lsb_lane[5:0]	TBD	
	1	1'h0	r	tx_dcc4_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x18ac			tx_dcc4_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	tx_dcc4_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x18b0			tx_dcc4_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	tx_dcc4_cal_result_msb_rd_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x18b4			tx_dcc4_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	tx_dcc4_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x18b8			tx_imp_n_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_n_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_n_cal_bypass_en_lane	TBD	
	[5:3]	3'h4	r/w	tx_imp_n_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_imp_n_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_n_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_n_cal_result_avg_en_lane	TBD	
						
	# addr = 0x18bc			tx_imp_n_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_n_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_n_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_n_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x18c0			tx_imp_n_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	tx_imp_n_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x18c4			tx_imp_n_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_n_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h2	r/w	tx_imp_n_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_n_cal_timeout_chk_dis_lane	TBD	
	0	1'h0	r/w	tx_imp_n_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x18c8			tx_imp_n_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	tx_imp_n_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	tx_imp_n_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x18cc			tx_imp_n_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_imp_n_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_n_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x18d0			tx_imp_n_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h20	r/w	tx_imp_n_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_n_cal_timeout_rd_lane	TBD	
						
	# addr = 0x18d4			tx_imp_n_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	tx_imp_n_cal_overflow_rd_lane	TBD	
	6	1'h0	r	tx_imp_n_cal_underflow_rd_lane	TBD	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x18d8			tx_imp_n_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_imp_n_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x18dc			tx_imp_p_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_p_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_p_cal_bypass_en_lane	TBD	
	[5:3]	3'h4	r/w	tx_imp_p_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_imp_p_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_p_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_p_cal_result_avg_en_lane	TBD	
						
	# addr = 0x18e0			tx_imp_p_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_p_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_p_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_p_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x18e4			tx_imp_p_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_imp_p_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_imp_p_cal_timeout_chk_dis_lane	TBD	
	3	1'h0	r/w	tx_imp_p_cal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	tx_imp_p_cal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_p_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_p_cal_timeout_rd_lane	TBD	
						
	# addr = 0x18e8			tx_imp_p_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	tx_imp_p_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_p_cal_overflow_rd_lane	TBD	
						
	# addr = 0x18ec			tx_imp_p_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	tx_imp_p_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	tx_imp_p_cal_underflow_rd_lane	TBD	
						
	# addr = 0x18f0			tx_imp_p_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h20	r/w	tx_imp_p_cal_result_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x18f4			tx_imp_p_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	tx_imp_p_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x18f8			tx_imp_iccp_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_iccp_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_iccp_cal_bypass_en_lane	TBD	
	[5:3]	3'h5	r/w	tx_imp_iccp_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h0	r/w	tx_imp_iccp_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_iccp_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_iccp_cal_result_avg_en_lane	TBD	
						
	# addr = 0x18fc			tx_imp_iccp_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_iccp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_iccp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_iccp_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x1900			tx_imp_iccp_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_imp_iccp_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_imp_iccp_cal_timeout_chk_dis_lane	TBD	
	3	1'h0	r/w	tx_imp_iccp_cal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	tx_imp_iccp_cal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_iccp_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_iccp_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1904			tx_imp_iccp_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	tx_imp_iccp_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r	tx_imp_iccp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	tx_imp_iccp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1908			tx_imp_iccp_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	tx_imp_iccp_cal_val_min_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x190c			tx_imp_iccp_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	tx_imp_iccp_cal_result_ext_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1910			tx_imp_iccp_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	tx_imp_iccp_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1914			tx_imp_iccn_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_iccn_cal_single_en_lane	TBD	
	6	1'h0	r/w	tx_imp_iccn_cal_bypass_en_lane	TBD	
	[5:3]	3'h6	r/w	tx_imp_iccn_cal_cmp_ctrl_lane[2:0]	TBD	
	2	1'h1	r/w	tx_imp_iccn_cal_dir_inv_lane	TBD	
	1	1'h0	r/w	tx_imp_iccn_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_iccn_cal_result_avg_en_lane	TBD	
						
	# addr = 0x1918			tx_imp_iccn_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tx_imp_iccn_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_iccn_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_iccn_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x191c			tx_imp_iccn_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_imp_iccn_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_imp_iccn_cal_timeout_chk_dis_lane	TBD	
	3	1'h0	r/w	tx_imp_iccn_cal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	tx_imp_iccn_cal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_iccn_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_iccn_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1920			tx_imp_iccn_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	tx_imp_iccn_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r	tx_imp_iccn_cal_overflow_rd_lane	TBD	
	1	1'h0	r	tx_imp_iccn_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1924			tx_imp_iccn_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	tx_imp_iccn_cal_val_min_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1928			tx_imp_iccn_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	tx_imp_iccn_cal_result_ext_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x192c			tx_imp_iccn_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	tx_imp_iccn_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1930			tx_imp_tempc_pcal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_tempc_pcal_single_en_lane	TBD	
	6	1'h1	r/w	tx_imp_tempc_pcal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_imp_tempc_pcal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_imp_tempc_pcal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	tx_imp_tempc_pcal_dir_inv_lane	TBD	
						
	# addr = 0x1934			tx_imp_tempc_pcal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	tx_imp_tempc_pcal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_imp_tempc_pcal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_tempc_pcal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_tempc_pcal_result_avg_en_lane	TBD	
						
	# addr = 0x1938			tx_imp_tempc_pcal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_tempc_pcal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_tempc_pcal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_tempc_pcal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x193c			tx_imp_tempc_pcal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_imp_tempc_pcal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_imp_tempc_pcal_timeout_chk_dis_lane	TBD	
	[3:0]	4'hf	r/w	tx_imp_tempc_pcal_val_max_lane[3:0]	TBD	
						
	# addr = 0x1940			tx_imp_tempc_pcal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	tx_imp_tempc_pcal_val_min_lane[3:0]	TBD	
	3	1'h0	r/w	tx_imp_tempc_pcal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	tx_imp_tempc_pcal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_tempc_pcal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_tempc_pcal_timeout_rd_lane	TBD	
						
	# addr = 0x1944			tx_imp_tempc_pcal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	tx_imp_tempc_pcal_result_ext_lane[3:0]	TBD	
	3	1'h0	r	tx_imp_tempc_pcal_overflow_rd_lane	TBD	
	2	1'h0	r	tx_imp_tempc_pcal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1948			tx_imp_tempc_pcal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r	tx_imp_tempc_pcal_result_rd_lane[3:0]	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x194c			tx_imp_tempc_ncal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	tx_imp_tempc_ncal_single_en_lane	TBD	
	6	1'h1	r/w	tx_imp_tempc_ncal_cont_en_lane	TBD	
	5	1'h0	r/w	tx_imp_tempc_ncal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	tx_imp_tempc_ncal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	tx_imp_tempc_ncal_dir_inv_lane	TBD	
						
	# addr = 0x1950			tx_imp_tempc_ncal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	tx_imp_tempc_ncal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	tx_imp_tempc_ncal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	tx_imp_tempc_ncal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	tx_imp_tempc_ncal_result_avg_en_lane	TBD	
						
	# addr = 0x1954			tx_imp_tempc_ncal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	tx_imp_tempc_ncal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	tx_imp_tempc_ncal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h1	r/w	tx_imp_tempc_ncal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x1958			tx_imp_tempc_ncal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	tx_imp_tempc_ncal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r/w	tx_imp_tempc_ncal_timeout_chk_dis_lane	TBD	
	[3:0]	4'hf	r/w	tx_imp_tempc_ncal_val_max_lane[3:0]	TBD	
						
	# addr = 0x195c			tx_imp_tempc_ncal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	tx_imp_tempc_ncal_val_min_lane[3:0]	TBD	
	3	1'h0	r/w	tx_imp_tempc_ncal_indv_ext_en_lane	TBD	
	2	1'h0	r/w	tx_imp_tempc_ncal_cal_en_ext_lane	TBD	
	1	1'h0	r	tx_imp_tempc_ncal_cal_done_rd_lane	TBD	
	0	1'h0	r	tx_imp_tempc_ncal_timeout_rd_lane	TBD	
						
	# addr = 0x1960			tx_imp_tempc_ncal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	tx_imp_tempc_ncal_result_ext_lane[3:0]	TBD	
	3	1'h0	r	tx_imp_tempc_ncal_overflow_rd_lane	TBD	
	2	1'h0	r	tx_imp_tempc_ncal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1964			tx_imp_tempc_ncal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r	tx_imp_tempc_ncal_result_rd_lane[3:0]	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x1968			smplr_odd_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	smplr_odd_overflow_all_rd_lane	TBD	
	6	1'h0	r	smplr_odd_underflow_all_rd_lane	TBD	
	5	1'h0	r	smplr_odd_updn_rd_lane	TBD	
	4	1'h0	r/w	smplr_odd_top_start_lane	TBD	
	[3:1]	3'h0	r/w	smplr_odd_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	smplr_odd_top_done_lane	TBD	
						
	# addr = 0x196c			smplr_d_top_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_d_top_o_cal_single_en_lane	TBD	
	6	1'h0	r/w	smplr_d_top_o_cal_bypass_en_lane	TBD	
	5	1'h1	r/w	smplr_d_top_o_cal_dir_inv_lane	TBD	
	[4:2]	3'h0	r/w	smplr_d_top_o_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h1	r/w	smplr_d_top_o_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	smplr_d_top_o_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1970			smplr_d_top_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	smplr_d_top_o_cal_toggle_times_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	smplr_d_top_o_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	smplr_d_top_o_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	smplr_d_top_o_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x1974			smplr_d_top_o_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	smplr_d_top_o_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1978			smplr_d_top_o_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	smplr_d_top_o_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	smplr_d_top_o_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	smplr_d_top_o_cal_timeout_rd_lane	TBD	
						
	# addr = 0x197c			smplr_d_top_o_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	smplr_d_top_o_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	smplr_d_top_o_cal_overflow_rd_lane	TBD	
	0	1'h0	r	smplr_d_top_o_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1980			smplr_d_top_o_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_top_o_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1984			smplr_d_mid_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_mid_o_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_mid_o_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_mid_o_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_mid_o_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_mid_o_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_mid_o_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_mid_o_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1988			smplr_d_mid_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_mid_o_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x198c			smplr_d_bot_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_bot_o_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_bot_o_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_bot_o_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_bot_o_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_bot_o_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_bot_o_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_bot_o_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1990			smplr_d_bot_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_bot_o_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1994			smplr_s_top_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_top_o_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_top_o_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_top_o_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_top_o_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_top_o_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_top_o_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_top_o_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1998			smplr_s_top_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_top_o_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x199c			smplr_s_mid_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_mid_o_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_mid_o_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_mid_o_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_mid_o_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_mid_o_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_mid_o_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_mid_o_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x19a0			smplr_s_mid_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_mid_o_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19a4			smplr_s_bot_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_bot_o_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_bot_o_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_bot_o_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_bot_o_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_bot_o_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_bot_o_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_bot_o_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x19a8			smplr_s_bot_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_bot_o_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19ac			smplr_edge_o_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_edge_o_cal_single_en_lane	TBD	
	6	1'h0	r/w	smplr_edge_o_cal_bypass_en_lane	TBD	
	5	1'h1	r/w	smplr_edge_o_cal_dir_inv_lane	TBD	
	4	1'h0	r/w	smplr_edge_o_cal_val_max_pn_sign_lane	TBD	
	3	1'h1	r/w	smplr_edge_o_cal_val_min_pn_sign_lane	TBD	
	2	1'h0	r/w	smplr_edge_o_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	smplr_edge_o_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	smplr_edge_o_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x19b0			smplr_edge_o_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	smplr_edge_o_cal_val_max_pn_lane[4:0]	TBD	
	2	1'h0	r	smplr_edge_o_cal_timeout_rd_lane	TBD	
	1	1'h0	r	smplr_edge_o_cal_overflow_rd_lane	TBD	
	0	1'h0	r	smplr_edge_o_cal_underflow_rd_lane	TBD	
						
	# addr = 0x19b4			smplr_edge_o_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	smplr_edge_o_cal_val_min_pn_lane[4:0]	TBD	
	2	1'h0	r	smplr_edge_o_cal_result_pn_sign_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19b8			smplr_edge_o_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_o_cal_result_p_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x19bc			smplr_edge_o_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_o_cal_result_n_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x19c0			smplr_even_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	smplr_even_overflow_all_rd_lane	TBD	
	6	1'h0	r	smplr_even_underflow_all_rd_lane	TBD	
	5	1'h0	r	smplr_even_updn_rd_lane	TBD	
	4	1'h0	r/w	smplr_even_top_start_lane	TBD	
	[3:1]	3'h0	r/w	smplr_even_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	smplr_even_top_done_lane	TBD	
						
	# addr = 0x19c4			smplr_d_top_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_d_top_e_cal_single_en_lane	TBD	
	6	1'h0	r/w	smplr_d_top_e_cal_bypass_en_lane	TBD	
	5	1'h1	r/w	smplr_d_top_e_cal_dir_inv_lane	TBD	
	[4:2]	3'h0	r/w	smplr_d_top_e_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h1	r/w	smplr_d_top_e_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	smplr_d_top_e_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x19c8			smplr_d_top_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	smplr_d_top_e_cal_toggle_times_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	smplr_d_top_e_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	smplr_d_top_e_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	smplr_d_top_e_cal_cal_en_ext_lane	TBD	
						
	# addr = 0x19cc			smplr_d_top_e_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	smplr_d_top_e_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x19d0			smplr_d_top_e_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	smplr_d_top_e_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	smplr_d_top_e_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	smplr_d_top_e_cal_timeout_rd_lane	TBD	
						
	# addr = 0x19d4			smplr_d_top_e_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	smplr_d_top_e_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	smplr_d_top_e_cal_overflow_rd_lane	TBD	
	0	1'h0	r	smplr_d_top_e_cal_underflow_rd_lane	TBD	
						
	# addr = 0x19d8			smplr_d_top_e_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_top_e_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19dc			smplr_d_mid_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_mid_e_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_mid_e_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_mid_e_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_mid_e_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_mid_e_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_mid_e_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_mid_e_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x19e0			smplr_d_mid_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_mid_e_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19e4			smplr_d_bot_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_d_bot_e_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_d_bot_e_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_d_bot_e_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_d_bot_e_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_d_bot_e_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_d_bot_e_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_d_bot_e_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x19e8			smplr_d_bot_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_d_bot_e_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19ec			smplr_s_top_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_top_e_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_top_e_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_top_e_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_top_e_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_top_e_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_top_e_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_top_e_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x19f0			smplr_s_top_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_top_e_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19f4			smplr_s_mid_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_mid_e_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_mid_e_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_mid_e_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_mid_e_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_mid_e_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_mid_e_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_mid_e_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x19f8			smplr_s_mid_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_mid_e_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x19fc			smplr_s_bot_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	smplr_s_bot_e_cal_bypass_en_lane	TBD	
	6	1'h0	r/w	smplr_s_bot_e_cal_indv_ext_en_lane	TBD	
	5	1'h0	r/w	smplr_s_bot_e_cal_cal_en_ext_lane	TBD	
	4	1'h0	r	smplr_s_bot_e_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	smplr_s_bot_e_cal_timeout_rd_lane	TBD	
	2	1'h0	r	smplr_s_bot_e_cal_overflow_rd_lane	TBD	
	1	1'h0	r	smplr_s_bot_e_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1a00			smplr_s_bot_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	smplr_s_bot_e_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1a04			smplr_edge_e_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	smplr_edge_e_cal_single_en_lane	TBD	
	6	1'h0	r/w	smplr_edge_e_cal_bypass_en_lane	TBD	
	5	1'h1	r/w	smplr_edge_e_cal_dir_inv_lane	TBD	
	4	1'h0	r/w	smplr_edge_e_cal_val_max_pn_sign_lane	TBD	
	3	1'h1	r/w	smplr_edge_e_cal_val_min_pn_sign_lane	TBD	
	2	1'h0	r/w	smplr_edge_e_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	smplr_edge_e_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	smplr_edge_e_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1a08			smplr_edge_e_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	smplr_edge_e_cal_val_max_pn_lane[4:0]	TBD	
	2	1'h0	r	smplr_edge_e_cal_timeout_rd_lane	TBD	
	1	1'h0	r	smplr_edge_e_cal_overflow_rd_lane	TBD	
	0	1'h0	r	smplr_edge_e_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1a0c			smplr_edge_e_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h1f	r/w	smplr_edge_e_cal_val_min_pn_lane[4:0]	TBD	
	2	1'h0	r	smplr_edge_e_cal_result_pn_sign_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1a10			smplr_edge_e_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_e_cal_result_p_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1a14			smplr_edge_e_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r	smplr_edge_e_cal_result_n_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1a18			rx_clk_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_clk_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	rx_clk_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	rx_clk_auto_zero_clk_ext_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1a1c			rx_clk_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_clk_setting_ext_lane[7:0]	TBD	
						
	# addr = 0x1a20			rx_clk_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_clk_setting_ext_lane[12:8]	TBD	
	2	1'h0	r	rx_clk_updn_rd_lane	TBD	
	1	1'h0	r/w	rx_clk_top_start_lane	TBD	
	0	1'h0	r/w	rx_clk_top_cont_start_lane	TBD	
						
	# addr = 0x1a24			rx_clk_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_clk_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	rx_clk_top_done_lane	TBD	
	3	1'h0	r	rx_clk_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1a28			rx_e2c_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_e2c_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_e2c_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_e2c_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_e2c_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_e2c_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1a2c			rx_e2c_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_e2c_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_e2c_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	rx_e2c_dcc_cal_bin_search_enable_lane	TBD	
	0	1'h1	r/w	rx_e2c_dcc_cal_result_avg_en_lane	TBD	
						
	# addr = 0x1a30			rx_e2c_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_e2c_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:3]	2'h0	r/w	rx_e2c_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[2:0]	3'h2	r/w	rx_e2c_dcc_cal_toggle_times_lane[2:0]	TBD	
						
	# addr = 0x1a34			rx_e2c_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_e2c_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1a38			rx_e2c_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_e2c_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	rx_e2c_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	rx_e2c_dcc_cal_timeout_chk_dis_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1a3c			rx_e2c_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_e2c_dcc_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1a40			rx_e2c_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_e2c_dcc_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_e2c_dcc_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_e2c_dcc_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	rx_e2c_dcc_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1a44			rx_e2c_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h3f	r/w	rx_e2c_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r	rx_e2c_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1a48			rx_e2c_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7f	r/w	rx_e2c_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r	rx_e2c_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1a4c			rx_e2c_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_e2c_dcc_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r	rx_e2c_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1a50			rx_e2c_dcc_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_e2c_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1a54			rx_dll_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_dll_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_dll_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_dll_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_dll_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_dll_cal_dir_inv_lane	TBD	
						
	# addr = 0x1a58			rx_dll_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dll_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_dll_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1a5c			rx_dll_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_dll_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1a60			rx_dll_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_dll_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_dll_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_dll_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	rx_dll_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1a64			rx_dll_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_dll_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	rx_dll_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	1	1'h0	r	rx_dll_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_dll_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1a68			rx_dll_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_dll_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1a6c			rx_dll_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_dll_cal_timeout_steps_lane[2:0]	TBD	
	[4:1]	4'ha	r/w	rx_dll_cal_val_max_msb_lane[3:0]	TBD	
	0	1'h0	r	rx_dll_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1a70			rx_dll_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	rx_dll_cal_val_min_msb_lane[3:0]	TBD	
	[3:0]	4'ha	r/w	rx_dll_cal_result_msb_ext_lane[3:0]	TBD	
						
	# addr = 0x1a74			rx_dll_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_dll_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_dll_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1a78			rx_dll_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_dll_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_dll_cal_dummy_clk_rd_lane	TBD	
						
	# addr = 0x1a7c			rx_dll_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_dll_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1a80			rx_dll_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r	rx_dll_cal_result_msb_rd_lane[3:0]	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x1a84			rx_dll_cal_12	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_dll_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1a88			rx_pi_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_pi_dcc_cal_single_en_lane	TBD	
	6	1'h0	r/w	rx_pi_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_pi_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	rx_pi_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_pi_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1a8c			rx_pi_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h6	r/w	rx_pi_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_pi_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1a90			rx_pi_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_pi_dcc_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1a94			rx_pi_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_pi_dcc_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_pi_dcc_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_pi_dcc_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	rx_pi_dcc_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1a98			rx_pi_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_pi_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	rx_pi_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	1	1'h0	r	rx_pi_dcc_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_pi_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1a9c			rx_pi_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_pi_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1aa0			rx_pi_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	rx_pi_dcc_cal_timeout_steps_lane[2:0]	TBD	
	4	1'h0	r	rx_pi_dcc_cal_underflow_rd_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x1aa4			rx_pi_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	rx_pi_dcc_cal_val_max_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1aa8			rx_pi_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_pi_dcc_cal_val_min_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1aac			rx_pi_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_pi_dcc_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1ab0			rx_pi_dcc_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_pi_dcc_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1ab4			rx_align90_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_align90_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_align90_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_align90_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_align90_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_align90_cal_dir_inv_lane	TBD	
						
	# addr = 0x1ab8			rx_align90_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	rx_align90_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_align90_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1abc			rx_align90_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h6	r/w	rx_align90_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1ac0			rx_align90_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_align90_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_align90_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_align90_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	rx_align90_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1ac4			rx_align90_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_align90_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	rx_align90_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_align90_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1ac8			rx_align90_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	rx_align90_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	rx_align90_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_align90_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_align90_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1acc			rx_align90_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_align90_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_align90_cal_dummy_clk_rd_lane	TBD	
						
	# addr = 0x1ad0			rx_align90_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_align90_cal_val_min_lsb_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1ad4			rx_align90_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	rx_align90_cal_result_msb_ext_lane[2:0]	TBD	
	[4:2]	3'h0	r	rx_align90_cal_result_msb_rd_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1ad8			rx_align90_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_align90_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1adc			rx_align90_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_align90_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1ae0			rx_data_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_data_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_data_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_data_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_data_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_data_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1ae4			rx_data_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	rx_data_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_data_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1ae8			rx_data_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_data_dcc_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1aec			rx_data_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_data_dcc_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_data_dcc_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_data_dcc_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	rx_data_dcc_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1af0			rx_data_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_data_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h5	r/w	rx_data_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r	rx_data_dcc_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_data_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1af4			rx_data_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_data_dcc_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_data_dcc_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_data_dcc_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_data_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1af8			rx_data_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_data_dcc_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	rx_data_dcc_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1afc			rx_data_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_data_dcc_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b00			rx_data_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_data_dcc_cal_result_msb_ext_lane[2:0]	TBD	
	[4:2]	3'h0	r	rx_data_dcc_cal_result_msb_rd_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b04			rx_data_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_data_dcc_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b08			rx_data_dcc_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_data_dcc_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b0c			rx_edge_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_edge_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_edge_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_edge_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h2	r/w	rx_edge_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_edge_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1b10			rx_edge_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_edge_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	rx_edge_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b14			rx_edge_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_edge_dcc_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1b18			rx_edge_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_edge_dcc_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_edge_dcc_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_edge_dcc_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	rx_edge_dcc_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1b1c			rx_edge_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_edge_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h5	r/w	rx_edge_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r	rx_edge_dcc_cal_cal_done_rd_lane	TBD	
	0	1'h0	r	rx_edge_dcc_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1b20			rx_edge_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	rx_edge_dcc_cal_val_max_msb_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_edge_dcc_cal_val_min_msb_lane[2:0]	TBD	
	1	1'h0	r	rx_edge_dcc_cal_overflow_rd_lane	TBD	
	0	1'h0	r	rx_edge_dcc_cal_underflow_rd_lane	TBD	
						
	# addr = 0x1b24			rx_edge_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_edge_dcc_cal_val_max_lsb_lane[5:0]	TBD	
	1	1'h0	r	rx_edge_dcc_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1b28			rx_edge_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_edge_dcc_cal_val_min_lsb_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b2c			rx_edge_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_edge_dcc_cal_result_msb_ext_lane[2:0]	TBD	
	[4:2]	3'h0	r	rx_edge_dcc_cal_result_msb_rd_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b30			rx_edge_dcc_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_edge_dcc_cal_result_lsb_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b34			rx_edge_dcc_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_edge_dcc_cal_result_lsb_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b38			rx_eom_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_eom_comn_ext_en_lane	TBD	
	[6:5]	2'h0	r/w	rx_eom_cmp_ctrl_ext_lane[1:0]	TBD	
	4	1'h0	r/w	rx_eom_auto_zero_clk_ext_lane	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x1b3c			rx_eom_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_eom_setting_ext_lane[7:0]	TBD	
						
	# addr = 0x1b40			rx_eom_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_eom_setting_ext_lane[12:8]	TBD	
	2	1'h0	r	rx_eom_updn_rd_lane	TBD	
	1	1'h0	r/w	rx_eom_top_start_lane	TBD	
	0	1'h0	r/w	rx_eom_top_cont_start_lane	TBD	
						
	# addr = 0x1b44			rx_eom_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_eom_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	rx_eom_top_done_lane	TBD	
	3	1'h0	r	rx_eom_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x1b48			rx_eom_dll_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_eom_dll_cal_single_en_lane	TBD	
	6	1'h1	r/w	rx_eom_dll_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_eom_dll_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	rx_eom_dll_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_eom_dll_cal_dir_inv_lane	TBD	
						
	# addr = 0x1b4c			rx_eom_dll_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	rx_eom_dll_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_eom_dll_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	rx_eom_dll_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x1b50			rx_eom_dll_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_eom_dll_cal_bin_search_enable_lane	TBD	
	[6:5]	2'h0	r/w	rx_eom_dll_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[4:2]	3'h2	r/w	rx_eom_dll_cal_toggle_times_lane[2:0]	TBD	
	1	1'h1	r/w	rx_eom_dll_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	rx_eom_dll_cal_timeout_chk_dis_lane	TBD	
						
	# addr = 0x1b54			rx_eom_dll_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_eom_dll_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1b58			rx_eom_dll_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_eom_dll_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h7	r/w	rx_eom_dll_cal_timeout_steps_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b5c			rx_eom_dll_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_eom_dll_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1b60			rx_eom_dll_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_eom_dll_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_eom_dll_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_eom_dll_cal_cal_en_ext_lane	TBD	
	0	1'h1	r/w	rx_eom_dll_cal_dummy_clk_ext_lane	TBD	
						
	# addr = 0x1b64			rx_eom_dll_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'ha	r/w	rx_eom_dll_cal_val_max_msb_lane[3:0]	TBD	
	[3:0]	4'h3	r/w	rx_eom_dll_cal_val_min_msb_lane[3:0]	TBD	
						
	# addr = 0x1b68			rx_eom_dll_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_eom_dll_cal_val_max_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_eom_dll_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1b6c			rx_eom_dll_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r/w	rx_eom_dll_cal_val_min_lsb_lane[6:0]	TBD	
	0	1'h0	r	rx_eom_dll_cal_timeout_rd_lane	TBD	
						
	# addr = 0x1b70			rx_eom_dll_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'ha	r/w	rx_eom_dll_cal_result_msb_ext_lane[3:0]	TBD	
	3	1'h0	r	rx_eom_dll_cal_overflow_rd_lane	TBD	
	2	1'h0	r	rx_eom_dll_cal_underflow_rd_lane	TBD	
	1	1'h0	r	rx_eom_dll_cal_dummy_clk_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1b74			rx_eom_dll_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h7e	r/w	rx_eom_dll_cal_result_lsb_ext_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1b78			rx_eom_dll_cal_12	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r	rx_eom_dll_cal_result_msb_rd_lane[3:0]	TBD	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x1b7c			rx_eom_dll_cal_13	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:1]	7'h0	r	rx_eom_dll_cal_result_lsb_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1b80			rx_eom_pi_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_eom_pi_cal_single_en_lane	TBD	
	6	1'h0	r/w	rx_eom_pi_cal_bypass_en_lane	TBD	
	[5:4]	2'h2	r/w	rx_eom_pi_cal_cmp_ctrl_lane[1:0]	TBD	
	3	1'h0	r/w	rx_eom_pi_cal_dir_inv_lane	TBD	
	[2:0]	3'h0	r/w	rx_eom_pi_cal_single_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x1b84			rx_eom_pi_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h4	r/w	rx_eom_pi_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1b88			rx_eom_pi_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h1	r/w	rx_eom_pi_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h4	r/w	rx_eom_pi_cal_timeout_steps_lane[2:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1b8c			rx_eom_pi_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9f	r/w	rx_eom_pi_cal_val_max_lane[7:0]	TBD	
						
	# addr = 0x1b90			rx_eom_pi_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h7	r/w	rx_eom_pi_cal_val_max_lane[10:8]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x1b94			rx_eom_pi_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_eom_pi_cal_val_min_lane[7:0]	TBD	
						
	# addr = 0x1b98			rx_eom_pi_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_eom_pi_cal_val_min_lane[10:8]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x1b9c			rx_eom_pi_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h6	r/w	rx_eom_pi_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1ba0			rx_eom_pi_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h0	r/w	rx_eom_pi_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_eom_pi_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_eom_pi_cal_cal_en_ext_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1ba4			rx_eom_pi_cal_9	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h80	r/w	rx_eom_pi_cal_result_ext_lane[7:0]	TBD	
						
	# addr = 0x1ba8			rx_eom_pi_cal_10	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	rx_eom_pi_cal_result_ext_lane[10:8]	TBD	
	4	1'h0	r	rx_eom_pi_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	rx_eom_pi_cal_timeout_rd_lane	TBD	
	2	1'h0	r	rx_eom_pi_cal_overflow_rd_lane	TBD	
	1	1'h0	r	rx_eom_pi_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1bac			rx_eom_pi_cal_11	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r	rx_eom_pi_cal_result_rd_lane[7:0]	TBD	
						
	# addr = 0x1bb0			rx_eom_pi_cal_12	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r	rx_eom_pi_cal_result_rd_lane[10:8]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x1bb4			rx_eom_pi_dcc_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	rx_eom_pi_dcc_cal_single_en_lane	TBD	
	6	1'h0	r/w	rx_eom_pi_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	rx_eom_pi_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	rx_eom_pi_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	rx_eom_pi_dcc_cal_dir_inv_lane	TBD	
						
	# addr = 0x1bb8			rx_eom_pi_dcc_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	rx_eom_pi_dcc_cal_cmp_ctrl_lane[1:0]	TBD	
	[5:3]	3'h0	r/w	rx_eom_pi_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[2:0]	3'h1	r/w	rx_eom_pi_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
						
	# addr = 0x1bbc			rx_eom_pi_dcc_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	rx_eom_pi_dcc_cal_timeout_steps_lane[2:0]	TBD	
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0x1bc0			rx_eom_pi_dcc_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	rx_eom_pi_dcc_cal_setting_lane[7:0]	TBD	
						
	# addr = 0x1bc4			rx_eom_pi_dcc_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'h10	r/w	rx_eom_pi_dcc_cal_setting_lane[12:8]	TBD	
	2	1'h0	r/w	rx_eom_pi_dcc_cal_indv_ext_en_lane	TBD	
	1	1'h0	r/w	rx_eom_pi_dcc_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	rx_eom_pi_dcc_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1bc8			rx_eom_pi_dcc_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h1f	r/w	rx_eom_pi_dcc_cal_val_max_lane[5:0]	TBD	
	1	1'h0	r	rx_eom_pi_dcc_cal_timeout_rd_lane	TBD	
	0	1'h0	r	rx_eom_pi_dcc_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1bcc			rx_eom_pi_dcc_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	rx_eom_pi_dcc_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r	rx_eom_pi_dcc_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x1bd0			rx_eom_pi_dcc_cal_7	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	rx_eom_pi_dcc_cal_result_ext_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1bd4			rx_eom_pi_dcc_cal_8	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r	rx_eom_pi_dcc_cal_result_rd_lane[5:0]	TBD	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x1bd8			rx_sq_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	rx_sq_comn_ext_en_lane	TBD	
	6	1'h0	r/w	rx_sq_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	rx_sq_updn_rd_lane	TBD	
	4	1'h0	r/w	rx_sq_top_start_lane	TBD	
	[3:1]	3'h0	r/w	rx_sq_testbus_core_sel_lane[2:0]	TBD	
	0	1'h0	r	rx_sq_top_done_lane	TBD	
						
	# addr = 0x1bdc			sq_cal_0	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	sq_cal_single_en_lane	TBD	
	6	1'h0	r/w	sq_cal_bypass_en_lane	TBD	
	5	1'h0	r/w	sq_cal_dir_inv_lane	TBD	
	[4:2]	3'h0	r/w	sq_cal_single_mode_stepsize_lane[2:0]	TBD	
	1	1'h0	r/w	sq_cal_bin_search_enable_lane	TBD	
	0	1'h0	r/w	sq_cal_result_avg_en_lane	TBD	
						
	# addr = 0x1be0			sq_cal_1	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	sq_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
	[5:3]	3'h2	r/w	sq_cal_toggle_times_lane[2:0]	TBD	
	[2:0]	3'h2	r/w	sq_cal_timeout_steps_lane[2:0]	TBD	
						
	# addr = 0x1be4			sq_cal_2	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h14	r/w	sq_cal_sample_pulse_div_lane[7:0]	TBD	
						
	# addr = 0x1be8			sq_cal_3	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	sq_cal_timeout_chk_dis_lane	TBD	
	[6:1]	6'h1f	r/w	sq_cal_val_max_lane[5:0]	TBD	
	0	1'h0	r/w	sq_cal_indv_ext_en_lane	TBD	
						
	# addr = 0x1bec			sq_cal_4	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h3f	r/w	sq_cal_val_min_lane[5:0]	TBD	
	1	1'h0	r/w	sq_cal_cal_en_ext_lane	TBD	
	0	1'h0	r	sq_cal_cal_done_rd_lane	TBD	
						
	# addr = 0x1bf0			sq_cal_5	TBD	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h0	r/w	sq_cal_result_ext_lane[5:0]	TBD	
	1	1'h0	r	sq_cal_timeout_rd_lane	TBD	
	0	1'h0	r	sq_cal_overflow_rd_lane	TBD	
						
	# addr = 0x1bf4			sq_cal_6	TBD	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r	sq_cal_underflow_rd_lane	TBD	
	[6:1]	6'h0	r	sq_cal_result_rd_lane[5:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x2000			pll_ts_uphy14_cmn_anareg_top_000	Analog Register 000	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_vind_band_sel_lane	Inductor Band Select 1:high 0:low	
	[6:5]	2'h1	r/w	pll_ts_fbdiv_lane[9:8]	Feed-back Divider Ratio	
	[4:2]	3'h0	r/w	pll_ts_pll_lpfr_lane[2:0]	PLL Loop R Value Selection	
	[1:0]	2'h0	r/w	pll_ts_tx_intpr_lane[1:0]	Interpolator Resistor Selection	
						
	# addr = 0x2004			pll_ts_uphy14_cmn_anareg_top_001	Analog Register 001	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_pllcal_en_lane	PLL Calibration Enable	
	6	1'h0	r/w	pll_ts_pllampcal_en_lane	PLL Amplitude Calibration Enable	
	5	1'h0	r/w	pll_ts_force_no_dll_rst_lane	TBD	
	[4:3]	2'h1	r/w	pll_ts_vind_bias_sel_lane[1:0]	Inductor Bias Voltage Selection	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2008			pll_ts_uphy14_cmn_anareg_top_002	Analog Register 002	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	pll_ts_fbdiv_lane[7:0]	Feed-back Divider Ratio	
						
	# addr = 0x200c			pll_ts_uphy14_cmn_anareg_top_003	Analog Register 003	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	pll_ts_refdiv_lane[3:0]	Reference Divider Ratio	
	[3:2]	2'h0	r/w	pll_ts_pll_lpfc_lane[1:0]	PLL Loop C2 Value Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2010			pll_ts_uphy14_cmn_anareg_top_004	Analog Register 004	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'hF	r/w	pll_ts_icp_lane[4:0]	Charge Pump Current	
	[2:0]	3'h4	r/w	pll_ts_pll_reg_sel_lane[2:0]	Regulator Output Voltage High/low Speed Mode Selection	
						
	# addr = 0x2014			pll_ts_uphy14_cmn_anareg_top_005	Analog Register 005	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	pll_ts_vcon_ref_sel_lane[3:0]	VCON Reference Voltage Selection	
	[3:2]	2'h1	r/w	pll_ts_vcap_off_sel_lane[1:0]	Capacitance Off Voltage Selection	
	1	1'h0	r/w	pll_ts_pwexp_dis_lane	Feed-back Divider Pulse Width Extension Disable	
	0	1'h0	r/w	pll_ts_pwexp_dis_div1g_lane	Divider 1G Pulse Width Extension Disable	
						
	# addr = 0x2018			pll_ts_uphy14_cmn_anareg_top_006	Analog Register 006	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	RESERVED		tempc_dac_valid_lane
	6	1'h0	r/w	pll_ts_tempc_rshrt_en_lane	Temperature Compensation Short Resistance Enable	
	5	1'h0	r/w	pll_ts_tempc_rshrt_sel_lane	Temperature Compensation Short Resistance Selection	
	[4:1]	4'h0	r/w	pll_ts_lccap_ulsb_lane[3:0]	LCVCO Capacitance ULSB	
	0	0	r/w	RESERVED		
						
	# addr = 0x201c			pll_ts_uphy14_cmn_anareg_top_007	Analog Register 007	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h10	r/w	pll_ts_lccap_lsb_lane[5:0]	LCVCO Capacitance LSB	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2020			pll_ts_uphy14_cmn_anareg_top_008	Analog Register 008	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hC	r/w	pll_ts_vcoamp_vth_sel_lane[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x2024			pll_ts_uphy14_cmn_anareg_top_009	Analog Register 009	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	pll_ts_vcon_max_sel_lane[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	pll_ts_vcon_min_sel_lane[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	pll_ts_ind_sw_dac_sel_lane[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x2028			pll_ts_uphy14_cmn_anareg_top_010	Analog Register 010	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	pll_ts_varac_bias_sel_lane[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	pll_ts_ind_sw_mode_lane	Inductor Switch Mode Selection	
	3	1'h1	r/w	pll_ts_vind_bias_en_lane	Inductor Bias Voltage Enable	
	2	1'h0	r/w	pll_ts_ind_gate_mode_lane	Inductor Gate Mode Selection	
	1	1'h0	r/w	pll_ts_lcvcocal_buf_en_lane	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	pll_ts_lcvco_nsf_iptat_en_lane	LCVCO NSF Iptat Current Enable	
						
	# addr = 0x202c			pll_ts_uphy14_cmn_anareg_top_011	Analog Register 011	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h1	r/w	pll_ts_lcpll_dcc_en_lane	LCPLL DCC Enable	
	4	1'h0	r/w	pll_ts_lcpll_dcc_hg_lane	LCPLL DCC High Gain Enable	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2030			pll_ts_uphy14_cmn_anareg_top_012	Analog Register 012	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hc	r/w	pll_ts_txclk_pi_icc_ctrl_lane[3:0]	TBD	
	[3:0]	4'h3	r/w	pll_ts_txclk_pi_icclow_ctrl_lane[3:0]	TBD	
						
	# addr = 0x2034			pll_ts_uphy14_cmn_anareg_top_013	Analog Register 013	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:1]	3'h3	r/w	pll_ts_vco_slave_adj_lane[2:0]	VCO Slave Regulator Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x2038			pll_ts_uphy14_cmn_anareg_top_014	Analog Register 014	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_ts_vddr_dac_adj_lane[2:0]	Temperature Compensation Dac Regulator Output Selection	
	[4:2]	3'h4	r/w	pll_ts_vco_reg_mid_sel_lane[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x203c			pll_ts_uphy14_cmn_anareg_top_015	Analog Register 015	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	pll_ts_tx_intpreset_ext_lane	Interpolator External Reset	
	[4:3]	2'h1	r/w	pll_ts_dpherck_dly_sel_lane[1:0]	Interpolator Dpher Delay Selection	
	2	1'h1	r/w	pll_ts_clk_det_en_lane	Interpolator Clock Detection Enable	
	1	1'h1	r/w	pll_ts_ssc_clk_en_lane	Interpolator SSC Clock Enable	
	0	1'h0	r/w	pll_ts_pll_ol_en_lane	PLL Open Loop Mode Enable	
						
	# addr = 0x2040			pll_ts_uphy14_cmn_anareg_top_016	Analog Register 016	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	pll_ts_lccap_msb_lane[11:8]	LCVCO Capacitance MSB	
	[3:2]	2'h0	r/w	RESERVED		
	1	0	r/w	pll_ts_intp_short_nbias_en_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x2044			pll_ts_uphy14_cmn_anareg_top_017	Analog Register 017	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	pll_ts_lccap_msb_lane[7:0]	LCVCO Capacitance MSB	
						
	# addr = 0x2048			pll_ts_uphy14_cmn_anareg_top_018	Analog Register 018	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pll_ts_ck500m_div_lane[1:0]	TBD	
	[5:2]	4'h0	r/w	RESERVED		lcpll_postdiv_dcc_code_lane[4:0]
	1	1'h0	r/w	pll_ts_lcpll_postdiv_en_lane	TBD	
	0	1'h0	r/w	pll_ts_lcpll_postdiv_1p5or2_en_lane	TBD	
						
	# addr = 0x204c			pll_ts_uphy14_cmn_anareg_top_019	Analog Register 019	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	pll_ts_icp_bias_enlarge_lane[1:0]	TBD	
	[5:4]	2'h2	r/w	pll_ts_lcpll_deadzone_tune_lane[1:0]	TBD	
	3	1'h0	r/w	pll_ts_enlarge_op_gm_lane	TBD	
	2	1'h0	r/w	pll_ts_pcie_highk_en_lane	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2050			pll_ts_uphy14_cmn_anareg_top_020	Analog Register 020	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_ts_varaclv_bias_sel_lane[2:0]	NA	
	4	1'h0	r/w	pll_ts_lcpllreg_sel_3k_to_4k_ratio_lane	NA	
	3	1'h0	r/w	pll_ts_lcpllreg_sel_7k_to_8k_ratio_lane	NA	
	[2:1]	2'h0	r/w	pll_ts_lock_range_sel_lane[1:0]	NA	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x2054			pll_ts_uphy14_cmn_anareg_top_021	Analog Register 021	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_lcdiv1p5_dcc_en_lane	NA	
	6	1'h0	r/w	pll_ts_dcccomp_test_en_lane	NA	
	5	0	r/w	pll_ts_tsen_sel_lane	NA	
	[4:1]	4'h0	r/w	pll_ts_vddr_sel_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x2058			pll_ts_uphy14_cmn_anareg_top_022	Analog Register 022	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvda_lane[7:0]	NA	
						
	# addr = 0x205c			pll_ts_uphy14_cmn_anareg_top_023	Analog Register 023	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvdb_lane[7:0]	NA	
						
	# addr = 0x2060			pll_ts_uphy14_cmn_anareg_top_024	Analog Register 024	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvdc_lane[7:0]	NA	
						
	# addr = 0x2064			pll_ts_uphy14_cmn_anareg_top_025	Analog Register 025	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_ts_ana_rsvdd_lane[7:0]	NA	
						
	# addr = 0x2068			pll_ts_uphy14_cmn_anareg_top_026	Analog Register 026	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_ts_reg0p9_speed_track_clk_lane[2:0]	TBD	
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x206c			pll_ts_uphy14_cmn_anareg_top_027	Analog Register 027	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hd	r/w	pll_ts_selhv_lcpll_cp_lane[3:0]	TBD	
	3	1'h0	r/w	pll_ts_dtxclk_div_en_lane	TBD	
	[2:0]	3'h3	r/w	pll_ts_txvco_sf_icptat_sel_lane[2:0]	TBD	
						
	# addr = 0x2070			pll_ts_uphy14_cmn_anareg_top_028	Analog Register 028	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_ts_vdda_cal_en_lane	TBD	
	6	0	r/w	pll_ts_shrtr_pll_lane	TBD	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2074			pll_ts_pll_cal_reg0	Digital PLL Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_ts_dig_cal_clk_en_lane	PLL Calibration Reference Clock Enable	
	6	1'h0	r/w	pll_ts_dig_cal_clk_rst_lane	PLL Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_ts_dig_testbus_sel_lane[3:0]	Testbus Sel for PLL_TS Calibration 	
						
	# addr = 0x2078			pll_ts_pll_cal_reg1	Digital PLL Calibration Register1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	pll_ts_dig_cal2m_div_lane[7:0]	PLL Calibration Reference Clock Divide Ratio	
						
	# addr = 0x207c			pll_ts_uphy14_cmn_anareg_top_029	Digital PLL Calibration Register2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	pll_ts_ana_test_lane[7:0]	TBD	
						
	# addr = 0x2080			pll_dig_scn_reg	Digital PLL Calibration Register 3	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	pll_dig_scan_ff_lane[7:0]	PLL Dig Input Scan Mux Value for Test_mode	
					
	# addr = 0x2400			pll_dcc_vdd_ts_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_dcc_vdd_ts_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	pll_dcc_vdd_ts_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	pll_dcc_vdd_ts_auto_zero_clk_ext_lane	TBD	
	2	1'h0	r	pll_dcc_vdd_ts_updn_rd_lane	TBD	
	1	1'h0	r/w	pll_dcc_vdd_ts_top_start_lane	TBD	
	0	1'h0	r/w	pll_dcc_vdd_ts_top_cont_start_lane	TBD	
					
	# addr = 0x2404			pll_dcc_vdd_ts_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h0	r/w	pll_dcc_vdd_ts_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	pll_dcc_vdd_ts_top_done_lane	TBD	
	3	1'h0	r	pll_dcc_vdd_ts_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
					
	# addr = 0x2408			pll_ts_dcc_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_ts_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_dir_inv_lane	TBD	
					
	# addr = 0x240c			pll_ts_dcc_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h0	r/w	pll_ts_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2410			pll_ts_dcc_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2414			pll_ts_dcc_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_ts_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2418			pll_ts_dcc_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x241c			pll_ts_dcc_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h1f	r/w	pll_ts_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_dummy_clk_ext_lane	TBD	
					
	# addr = 0x2420			pll_ts_dcc_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h3f	r/w	pll_ts_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_result_msb_ext_lane	TBD	
					
	# addr = 0x2424			pll_ts_dcc_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h0	r/w	pll_ts_dcc_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r/w	pll_ts_dcc_cal_result_lsb_ext_lane	TBD	
					
	# addr = 0x2428			pll_ts_dcc_cal_8	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_ts_dcc_cal_cal_done_rd_lane	TBD	
	6	1'h0	r	pll_ts_dcc_cal_timeout_rd_lane	TBD	
	5	1'h0	r	pll_ts_dcc_cal_overflow_rd_lane	TBD	
	4	1'h0	r	pll_ts_dcc_cal_underflow_rd_lane	TBD	
	[3:0]	0	r/w	RESERVED		
					
	# addr = 0x242c			pll_ts_dcc_cal_9	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h0	r	pll_ts_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2430			pll_ts_div_dcc_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_ts_div_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_div_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_div_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_div_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_dir_inv_lane	TBD	
					
	# addr = 0x2434			pll_ts_div_dcc_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_div_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_div_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2438			pll_ts_div_dcc_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_div_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_div_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_div_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x243c			pll_ts_div_dcc_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_ts_div_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2440			pll_ts_div_dcc_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	pll_ts_div_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_div_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2444			pll_ts_div_dcc_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h10	r/w	pll_ts_div_dcc_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r/w	pll_ts_div_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_div_dcc_cal_result_msb_ext_lane	TBD	
	0	1'h0	r/w	pll_ts_div_dcc_cal_result_lsb_ext_lane	TBD	
					
	# addr = 0x2448			pll_ts_div_dcc_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r/w	pll_ts_div_dcc_cal_val_min_lane[4:0]	TBD	
	2	1'h0	r	pll_ts_div_dcc_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	pll_ts_div_dcc_cal_timeout_rd_lane	TBD	
	0	1'h0	r	pll_ts_div_dcc_cal_overflow_rd_lane	TBD	
					
	# addr = 0x244c			pll_ts_div_dcc_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r/w	pll_ts_div_dcc_cal_result_ext_lane[4:0]	TBD	
	2	1'h0	r	pll_ts_div_dcc_cal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
					
	# addr = 0x2450			pll_ts_div_dcc_cal_8	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r	pll_ts_div_dcc_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
					
	# addr = 0x2454			pll_ts_vdda_fbdiv_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_ts_vdda_fbdiv_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_vdda_fbdiv_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_vdda_fbdiv_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_vdda_fbdiv_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_vdda_fbdiv_cal_dir_inv_lane	TBD	
					
	# addr = 0x2458			pll_ts_vdda_fbdiv_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h4	r/w	pll_ts_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x245c			pll_ts_vdda_fbdiv_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_vdda_fbdiv_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_fbdiv_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_fbdiv_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2460			pll_ts_vdda_fbdiv_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_ts_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2464			pll_ts_vdda_fbdiv_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_vdda_fbdiv_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_fbdiv_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_fbdiv_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2468			pll_ts_vdda_fbdiv_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:4]	4'hf	r/w	pll_ts_vdda_fbdiv_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_ts_vdda_fbdiv_cal_val_min_lane[3:0]	TBD	
					
	# addr = 0x246c			pll_ts_vdda_fbdiv_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_ts_vdda_fbdiv_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_ts_vdda_fbdiv_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_ts_vdda_fbdiv_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_vdda_fbdiv_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_ts_vdda_fbdiv_cal_cal_done_rd_lane	TBD	
					
	# addr = 0x2470			pll_ts_vdda_fbdiv_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_ts_vdda_fbdiv_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_ts_vdda_fbdiv_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_ts_vdda_fbdiv_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_ts_vdda_fbdiv_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2474			pll_ts_vdda_intp_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_ts_vdda_intp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_vdda_intp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_vdda_intp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_vdda_intp_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_vdda_intp_cal_dir_inv_lane	TBD	
					
	# addr = 0x2478			pll_ts_vdda_intp_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h5	r/w	pll_ts_vdda_intp_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_vdda_intp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x247c			pll_ts_vdda_intp_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_vdda_intp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_vdda_intp_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_intp_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_intp_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2480			pll_ts_vdda_intp_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_ts_vdda_intp_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2484			pll_ts_vdda_intp_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_vdda_intp_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_intp_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_intp_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2488			pll_ts_vdda_intp_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:4]	4'hf	r/w	pll_ts_vdda_intp_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_ts_vdda_intp_cal_val_min_lane[3:0]	TBD	
					
	# addr = 0x248c			pll_ts_vdda_intp_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_ts_vdda_intp_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_ts_vdda_intp_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_ts_vdda_intp_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_vdda_intp_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_ts_vdda_intp_cal_cal_done_rd_lane	TBD	
					
	# addr = 0x2490			pll_ts_vdda_intp_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_ts_vdda_intp_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_ts_vdda_intp_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_ts_vdda_intp_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_ts_vdda_intp_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2494			pll_ts_vdda_pfd_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_ts_vdda_pfd_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_vdda_pfd_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_vdda_pfd_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_vdda_pfd_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_ts_vdda_pfd_cal_dir_inv_lane	TBD	
					
	# addr = 0x2498			pll_ts_vdda_pfd_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h6	r/w	pll_ts_vdda_pfd_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_vdda_pfd_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x249c			pll_ts_vdda_pfd_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_ts_vdda_pfd_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_pfd_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_pfd_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x24a0			pll_ts_vdda_pfd_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_ts_vdda_pfd_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x24a4			pll_ts_vdda_pfd_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_ts_vdda_pfd_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_ts_vdda_pfd_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_ts_vdda_pfd_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x24a8			pll_ts_vdda_pfd_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:4]	4'hf	r/w	pll_ts_vdda_pfd_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_ts_vdda_pfd_cal_val_min_lane[3:0]	TBD	
					
	# addr = 0x24ac			pll_ts_vdda_pfd_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_ts_vdda_pfd_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_ts_vdda_pfd_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_ts_vdda_pfd_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_ts_vdda_pfd_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_ts_vdda_pfd_cal_cal_done_rd_lane	TBD	
					
	# addr = 0x24b0			pll_ts_vdda_pfd_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_ts_vdda_pfd_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_ts_vdda_pfd_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_ts_vdda_pfd_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_ts_vdda_pfd_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x24b4			pll_amp_ts_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_amp_ts_comn_ext_en_lane	TBD	
	6	1'h0	r/w	pll_amp_ts_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	pll_amp_ts_updn_rd_lane	TBD	
	4	1'h0	r/w	pll_amp_ts_top_start_lane	TBD	
	3	1'h0	r/w	pll_amp_ts_top_cont_start_lane	TBD	
	[2:0]	3'h0	r/w	pll_amp_ts_testbus_core_sel_lane[2:0]	TBD	
					
	# addr = 0x24b8			pll_amp_ts_1	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_amp_ts_top_done_lane	TBD	
	6	1'h0	r	pll_amp_ts_top_cont_done_lane	TBD	
	[5:0]	0	r/w	RESERVED		
					
	# addr = 0x24bc			pll_ts_amp_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_ts_amp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_ts_amp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_ts_amp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_ts_amp_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	pll_ts_amp_cal_dir_inv_lane	TBD	
					
	# addr = 0x24c0			pll_ts_amp_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h0	r/w	pll_ts_amp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_ts_amp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_ts_amp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x24c4			pll_ts_amp_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_ts_amp_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	pll_ts_amp_cal_result_avg_en_lane	TBD	
	[3:1]	3'h5	r/w	pll_ts_amp_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	pll_ts_amp_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x24c8			pll_ts_amp_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h5	r/w	pll_ts_amp_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x24cc			pll_ts_amp_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'hff	r/w	pll_ts_amp_cal_val_max_lane[7:0]	TBD	
					
	# addr = 0x24d0			pll_ts_amp_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h0	r/w	pll_ts_amp_cal_val_min_lane[7:0]	TBD	
					
	# addr = 0x24d4			pll_ts_amp_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_ts_amp_cal_indv_ext_en_lane	TBD	
	6	1'h0	r/w	pll_ts_amp_cal_cal_en_ext_lane	TBD	
	5	1'h0	r/w	pll_ts_amp_cal_dummy_clk_ext_lane	TBD	
	4	1'h0	r	pll_ts_amp_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	pll_ts_amp_cal_timeout_rd_lane	TBD	
	2	1'h0	r	pll_ts_amp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	pll_ts_amp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x24d8			pll_ts_amp_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h4f	r/w	pll_ts_amp_cal_result_ext_lane[7:0]	TBD	
					
	# addr = 0x24dc			pll_ts_amp_cal_8	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h0	r	pll_ts_amp_cal_result_rd_lane[7:0]	TBD	
						
	# addr = 0x2800			pll_rs_uphy14_cmn_anareg_top_000	Analog Register 000	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_vind_band_sel_lane	Inductor Band Select 1:high 0:low	
	[6:5]	2'h1	r/w	pll_rs_fbdiv_lane[9:8]	Feed-back Divider Ratio	
	[4:2]	3'h0	r/w	pll_rs_pll_lpfr_lane[2:0]	PLL Loop R Value Selection	
	[1:0]	2'h0	r/w	pll_rs_tx_intpr_lane[1:0]	Interpolator Resistor Selection	
						
	# addr = 0x2804			pll_rs_uphy14_cmn_anareg_top_001	Analog Register 001	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_pllcal_en_lane	PLL Calibration Enable	
	6	1'h0	r/w	pll_rs_pllampcal_en_lane	PLL Amplitude Calibration Enable	
	5	1'h0	r/w	pll_rs_force_no_dll_rst_lane	TBD	
	[4:3]	2'h1	r/w	pll_rs_vind_bias_sel_lane[1:0]	Inductor Bias Voltage Selection	
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2808			pll_rs_uphy14_cmn_anareg_top_002	Analog Register 002	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	pll_rs_fbdiv_lane[7:0]	Feed-back Divider Ratio	
						
	# addr = 0x280c			pll_rs_uphy14_cmn_anareg_top_003	Analog Register 003	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h1	r/w	pll_rs_refdiv_lane[3:0]	Reference Divider Ratio	
	[3:2]	2'h0	r/w	pll_rs_pll_lpfc_lane[1:0]	PLL Loop C2 Value Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2810			pll_rs_uphy14_cmn_anareg_top_004	Analog Register 004	
	[31:8]	0	r/w	RESERVED		
	[7:3]	5'hF	r/w	pll_rs_icp_lane[4:0]	Charge Pump Current	
	[2:0]	3'h4	r/w	pll_rs_pll_reg_sel_lane[2:0]	Regulator Output Voltage High/low Speed Mode Selection	
						
	# addr = 0x2814			pll_rs_uphy14_cmn_anareg_top_005	Analog Register 005	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h3	r/w	pll_rs_vcon_ref_sel_lane[3:0]	VCON Reference Voltage Selection	
	[3:2]	2'h1	r/w	pll_rs_vcap_off_sel_lane[1:0]	Capacitance Off Voltage Selection	
	1	1'h0	r/w	pll_rs_pwexp_dis_lane	Feed-back Divider Pulse Width Extension Disable	
	0	1'h0	r/w	pll_rs_pwexp_dis_div1g_lane	Divider 1G Pulse Width Extension Disable	
						
	# addr = 0x2818			pll_rs_uphy14_cmn_anareg_top_006	Analog Register 006	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	RESERVED		tempc_dac_valid_lane
	6	1'h0	r/w	pll_rs_tempc_rshrt_en_lane	Temperature Compensation Short Resistance Enable	
	5	1'h0	r/w	pll_rs_tempc_rshrt_sel_lane	Temperature Compensation Short Resistance Selection	
	[4:1]	4'h0	r/w	pll_rs_lccap_ulsb_lane[3:0]	LCVCO Capacitance ULSB	
	0	0	r/w	RESERVED		
						
	# addr = 0x281c			pll_rs_uphy14_cmn_anareg_top_007	Analog Register 007	
	[31:8]	0	r/w	RESERVED		
	[7:2]	6'h10	r/w	pll_rs_lccap_lsb_lane[5:0]	LCVCO Capacitance LSB	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2820			pll_rs_uphy14_cmn_anareg_top_008	Analog Register 008	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:0]	4'hC	r/w	pll_rs_vcoamp_vth_sel_lane[3:0]	VCO Amplitude Threshold Selection	
						
	# addr = 0x2824			pll_rs_uphy14_cmn_anareg_top_009	Analog Register 009	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	pll_rs_vcon_max_sel_lane[2:0]	VCON Voltage Max Value Selection	
	[4:2]	3'h5	r/w	pll_rs_vcon_min_sel_lane[2:0]	VCON Voltage Min Value Selection	
	[1:0]	2'h2	r/w	pll_rs_ind_sw_dac_sel_lane[1:0]	Inductor Switch Dac Value Selection	
						
	# addr = 0x2828			pll_rs_uphy14_cmn_anareg_top_010	Analog Register 010	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h5	r/w	pll_rs_varac_bias_sel_lane[2:0]	Varactor Bias Voltage Selection	
	4	1'h0	r/w	pll_rs_ind_sw_mode_lane	Inductor Switch Mode Selection	
	3	1'h1	r/w	pll_rs_vind_bias_en_lane	Inductor Bias Voltage Enable	
	2	1'h0	r/w	pll_rs_ind_gate_mode_lane	Inductor Gate Mode Selection	
	1	1'h0	r/w	pll_rs_lcvcocal_buf_en_lane	LCVCO Calibration Buffer Enable	
	0	1'h1	r/w	pll_rs_lcvco_nsf_iptat_en_lane	LCVCO NSF Iptat Current Enable	
						
	# addr = 0x282c			pll_rs_uphy14_cmn_anareg_top_011	Analog Register 011	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h1	r/w	pll_rs_lcpll_dcc_en_lane	LCPLL DCC Enable	
	4	1'h0	r/w	pll_rs_lcpll_dcc_hg_lane	LCPLL DCC High Gain Enable	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2830			pll_rs_uphy14_cmn_anareg_top_012	Analog Register 012	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hc	r/w	pll_rs_txclk_pi_icc_ctrl_lane[3:0]	TBD	
	[3:0]	4'h3	r/w	pll_rs_txclk_pi_icclow_ctrl_lane[3:0]	TBD	
						
	# addr = 0x2834			pll_rs_uphy14_cmn_anareg_top_013	Analog Register 013	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	[3:1]	3'h3	r/w	pll_rs_vco_slave_adj_lane[2:0]	VCO Slave Regulator Output Selection	
	0	0	r/w	RESERVED		
						
	# addr = 0x2838			pll_rs_uphy14_cmn_anareg_top_014	Analog Register 014	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_rs_vddr_dac_adj_lane[2:0]	Temperature Compensation Dac Regulator Output Selection	
	[4:2]	3'h4	r/w	pll_rs_vco_reg_mid_sel_lane[2:0]	VCO 2nd Stage Regulator Gate Voltage Selection	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x283c			pll_rs_uphy14_cmn_anareg_top_015	Analog Register 015	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1'h0	r/w	pll_rs_tx_intpreset_ext_lane	Interpolator External Reset	
	[4:3]	2'h1	r/w	pll_rs_dpherck_dly_sel_lane[1:0]	Interpolator Dpher Delay Selection	
	2	1'h1	r/w	pll_rs_clk_det_en_lane	Interpolator Clock Detection Enable	
	1	1'h1	r/w	pll_rs_ssc_clk_en_lane	Interpolator SSC Clock Enable	
	0	1'h0	r/w	pll_rs_pll_ol_en_lane	PLL Open Loop Mode Enable	
						
	# addr = 0x2840			pll_rs_uphy14_cmn_anareg_top_016	Analog Register 016	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	pll_rs_lccap_msb_lane[11:8]	LCVCO Capacitance MSB	
	[3:2]	2'h0	r/w	RESERVED		
	1	0	r/w	pll_rs_intp_short_nbias_en_lane	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x2844			pll_rs_uphy14_cmn_anareg_top_017	Analog Register 017	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h3	r/w	pll_rs_lccap_msb_lane[7:0]	LCVCO Capacitance MSB	
						
	# addr = 0x2848			pll_rs_uphy14_cmn_anareg_top_018	Analog Register 018	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pll_rs_ck500m_div_lane[1:0]	TBD	
	[5:2]	4'h0	r/w	RESERVED		lcpll_postdiv_dcc_code_lane[4:0]
	1	1'h0	r/w	pll_rs_lcpll_postdiv_en_lane	TBD	
	0	1'h0	r/w	pll_rs_lcpll_postdiv_1p5or2_en_lane	TBD	
						
	# addr = 0x284c			pll_rs_uphy14_cmn_anareg_top_019	Analog Register 019	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	pll_rs_icp_bias_enlarge_lane[1:0]	TBD	
	[5:4]	2'h2	r/w	pll_rs_lcpll_deadzone_tune_lane[1:0]	TBD	
	3	1'h0	r/w	pll_rs_enlarge_op_gm_lane	TBD	
	2	1'h0	r/w	pll_rs_pcie_highk_en_lane	TBD	
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2850			pll_rs_uphy14_cmn_anareg_top_020	Analog Register 020	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	pll_rs_varaclv_bias_sel_lane[2:0]	NA	
	4	1'h0	r/w	pll_rs_lcpllreg_sel_3k_to_4k_ratio_lane	NA	
	3	1'h0	r/w	pll_rs_lcpllreg_sel_7k_to_8k_ratio_lane	NA	
	[2:1]	2'h0	r/w	pll_rs_lock_range_sel_lane[1:0]	NA	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x2854			pll_rs_uphy14_cmn_anareg_top_021	Analog Register 021	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_lcdiv1p5_dcc_en_lane	NA	
	6	1'h0	r/w	pll_rs_dcccomp_test_en_lane	NA	
	5	0	r/w	pll_rs_tsen_sel_lane	NA	
	[4:1]	4'h0	r/w	pll_rs_vddr_sel_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
						
	# addr = 0x2858			pll_rs_uphy14_cmn_anareg_top_022	Analog Register 022	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvda_lane[7:0]	NA	
						
	# addr = 0x285c			pll_rs_uphy14_cmn_anareg_top_023	Analog Register 023	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvdb_lane[7:0]	NA	
						
	# addr = 0x2860			pll_rs_uphy14_cmn_anareg_top_024	Analog Register 024	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvdc_lane[7:0]	NA	
						
	# addr = 0x2864			pll_rs_uphy14_cmn_anareg_top_025	Analog Register 025	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	pll_rs_ana_rsvdd_lane[7:0]	NA	
						
	# addr = 0x2868			pll_rs_uphy14_cmn_anareg_top_026	Analog Register 026	
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	pll_rs_reg0p9_speed_track_clk_lane[2:0]	TBD	
	4	1'h0	r/w	RESERVED		
	3	1'h0	r/w	RESERVED		
	2	1'h0	r/w	RESERVED		
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x286c			pll_rs_uphy14_cmn_anareg_top_027	Analog Register 027	
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'hd	r/w	pll_rs_selhv_lcpll_cp_lane[3:0]	TBD	
	3	1'h0	r/w	pll_rs_dtxclk_div_en_lane	TBD	
	[2:0]	3'h3	r/w	pll_rs_txvco_sf_icptat_sel_lane[2:0]	TBD	
						
	# addr = 0x2870			pll_rs_uphy14_cmn_anareg_top_028	Analog Register 028	
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	pll_rs_vdda_cal_en_lane	TBD	
	6	0	r/w	pll_rs_shrtr_pll_lane	TBD	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x2874			pll_rs_pll_cal_reg0	Digital PLL Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	pll_rs_dig_cal_clk_en_lane	PLL Calibration Reference Clock Enable	
	6	1'h0	r/w	pll_rs_dig_cal_clk_rst_lane	PLL Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	pll_rs_dig_testbus_sel_lane[3:0]	Testbus Sel for PLL_RS Calibration 	
						
	# addr = 0x2878			pll_rs_pll_cal_reg1	Digital PLL Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	pll_rs_dig_cal2m_div_lane[7:0]	PLL Calibration Reference Clock Divide Ratio	
						
	# addr = 0x287c			pll_rs_uphy14_cmn_anareg_top_029	Digital PLL Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	pll_rs_ana_test_lane[7:0]	TBD	
					
	# addr = 0x2c00			pll_dcc_vdd_rs_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_dcc_vdd_rs_comn_ext_en_lane	TBD	
	[6:4]	3'h0	r/w	pll_dcc_vdd_rs_cmp_ctrl_ext_lane[2:0]	TBD	
	3	1'h0	r/w	pll_dcc_vdd_rs_auto_zero_clk_ext_lane	TBD	
	2	1'h0	r	pll_dcc_vdd_rs_updn_rd_lane	TBD	
	1	1'h0	r/w	pll_dcc_vdd_rs_top_start_lane	TBD	
	0	1'h0	r/w	pll_dcc_vdd_rs_top_cont_start_lane	TBD	
					
	# addr = 0x2c04			pll_dcc_vdd_rs_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h0	r/w	pll_dcc_vdd_rs_testbus_core_sel_lane[2:0]	TBD	
	4	1'h0	r	pll_dcc_vdd_rs_top_done_lane	TBD	
	3	1'h0	r	pll_dcc_vdd_rs_top_cont_done_lane	TBD	
	[2:0]	0	r/w	RESERVED		
					
	# addr = 0x2c08			pll_rs_dcc_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_rs_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_dir_inv_lane	TBD	
					
	# addr = 0x2c0c			pll_rs_dcc_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h0	r/w	pll_rs_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2c10			pll_rs_dcc_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2c14			pll_rs_dcc_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_rs_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2c18			pll_rs_dcc_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2c1c			pll_rs_dcc_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h1f	r/w	pll_rs_dcc_cal_val_max_lane[6:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_dummy_clk_ext_lane	TBD	
					
	# addr = 0x2c20			pll_rs_dcc_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h3f	r/w	pll_rs_dcc_cal_val_min_lane[6:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_result_msb_ext_lane	TBD	
					
	# addr = 0x2c24			pll_rs_dcc_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h0	r/w	pll_rs_dcc_cal_result_ext_lane[6:0]	TBD	
	0	1'h0	r/w	pll_rs_dcc_cal_result_lsb_ext_lane	TBD	
					
	# addr = 0x2c28			pll_rs_dcc_cal_8	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_rs_dcc_cal_cal_done_rd_lane	TBD	
	6	1'h0	r	pll_rs_dcc_cal_timeout_rd_lane	TBD	
	5	1'h0	r	pll_rs_dcc_cal_overflow_rd_lane	TBD	
	4	1'h0	r	pll_rs_dcc_cal_underflow_rd_lane	TBD	
	[3:0]	0	r/w	RESERVED		
					
	# addr = 0x2c2c			pll_rs_dcc_cal_9	TBD
	[31:8]	0	r/w	RESERVED	
	[7:1]	7'h0	r	pll_rs_dcc_cal_result_rd_lane[6:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2c30			pll_rs_div_dcc_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_rs_div_dcc_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_div_dcc_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_div_dcc_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_div_dcc_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_dir_inv_lane	TBD	
					
	# addr = 0x2c34			pll_rs_div_dcc_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_div_dcc_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_div_dcc_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_div_dcc_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2c38			pll_rs_div_dcc_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_div_dcc_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_div_dcc_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_div_dcc_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2c3c			pll_rs_div_dcc_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_rs_div_dcc_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2c40			pll_rs_div_dcc_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_div_dcc_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h6	r/w	pll_rs_div_dcc_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_div_dcc_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2c44			pll_rs_div_dcc_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h10	r/w	pll_rs_div_dcc_cal_val_max_lane[4:0]	TBD	
	2	1'h0	r/w	pll_rs_div_dcc_cal_dummy_clk_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_div_dcc_cal_result_msb_ext_lane	TBD	
	0	1'h0	r/w	pll_rs_div_dcc_cal_result_lsb_ext_lane	TBD	
					
	# addr = 0x2c48			pll_rs_div_dcc_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r/w	pll_rs_div_dcc_cal_val_min_lane[4:0]	TBD	
	2	1'h0	r	pll_rs_div_dcc_cal_cal_done_rd_lane	TBD	
	1	1'h0	r	pll_rs_div_dcc_cal_timeout_rd_lane	TBD	
	0	1'h0	r	pll_rs_div_dcc_cal_overflow_rd_lane	TBD	
					
	# addr = 0x2c4c			pll_rs_div_dcc_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r/w	pll_rs_div_dcc_cal_result_ext_lane[4:0]	TBD	
	2	1'h0	r	pll_rs_div_dcc_cal_underflow_rd_lane	TBD	
	[1:0]	0	r/w	RESERVED		
					
	# addr = 0x2c50			pll_rs_div_dcc_cal_8	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r	pll_rs_div_dcc_cal_result_rd_lane[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
					
	# addr = 0x2c54			pll_rs_vdda_fbdiv_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_rs_vdda_fbdiv_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_vdda_fbdiv_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_vdda_fbdiv_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_vdda_fbdiv_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_vdda_fbdiv_cal_dir_inv_lane	TBD	
					
	# addr = 0x2c58			pll_rs_vdda_fbdiv_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h4	r/w	pll_rs_vdda_fbdiv_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_vdda_fbdiv_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_vdda_fbdiv_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2c5c			pll_rs_vdda_fbdiv_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_vdda_fbdiv_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_vdda_fbdiv_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_fbdiv_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_fbdiv_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2c60			pll_rs_vdda_fbdiv_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_rs_vdda_fbdiv_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2c64			pll_rs_vdda_fbdiv_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_vdda_fbdiv_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_vdda_fbdiv_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_fbdiv_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_fbdiv_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2c68			pll_rs_vdda_fbdiv_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:4]	4'hf	r/w	pll_rs_vdda_fbdiv_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_rs_vdda_fbdiv_cal_val_min_lane[3:0]	TBD	
					
	# addr = 0x2c6c			pll_rs_vdda_fbdiv_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_rs_vdda_fbdiv_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_rs_vdda_fbdiv_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_rs_vdda_fbdiv_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_vdda_fbdiv_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_rs_vdda_fbdiv_cal_cal_done_rd_lane	TBD	
					
	# addr = 0x2c70			pll_rs_vdda_fbdiv_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_rs_vdda_fbdiv_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_rs_vdda_fbdiv_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_rs_vdda_fbdiv_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_rs_vdda_fbdiv_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2c74			pll_rs_vdda_intp_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_rs_vdda_intp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_vdda_intp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_vdda_intp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_vdda_intp_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_vdda_intp_cal_dir_inv_lane	TBD	
					
	# addr = 0x2c78			pll_rs_vdda_intp_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h5	r/w	pll_rs_vdda_intp_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_vdda_intp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_vdda_intp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2c7c			pll_rs_vdda_intp_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_vdda_intp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_vdda_intp_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_intp_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_intp_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2c80			pll_rs_vdda_intp_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_rs_vdda_intp_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2c84			pll_rs_vdda_intp_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_vdda_intp_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_vdda_intp_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_intp_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_intp_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2c88			pll_rs_vdda_intp_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:4]	4'hf	r/w	pll_rs_vdda_intp_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_rs_vdda_intp_cal_val_min_lane[3:0]	TBD	
					
	# addr = 0x2c8c			pll_rs_vdda_intp_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_rs_vdda_intp_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_rs_vdda_intp_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_rs_vdda_intp_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_vdda_intp_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_rs_vdda_intp_cal_cal_done_rd_lane	TBD	
					
	# addr = 0x2c90			pll_rs_vdda_intp_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_rs_vdda_intp_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_rs_vdda_intp_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_rs_vdda_intp_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_rs_vdda_intp_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2c94			pll_rs_vdda_pfd_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_rs_vdda_pfd_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_vdda_pfd_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_vdda_pfd_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_vdda_pfd_cal_cont_num_lane[3:0]	TBD	
	0	1'h0	r/w	pll_rs_vdda_pfd_cal_dir_inv_lane	TBD	
					
	# addr = 0x2c98			pll_rs_vdda_pfd_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h6	r/w	pll_rs_vdda_pfd_cal_cmp_ctrl_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_vdda_pfd_cal_single_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_vdda_pfd_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2c9c			pll_rs_vdda_pfd_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_vdda_pfd_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h1	r/w	pll_rs_vdda_pfd_cal_toggle_times_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_pfd_cal_result_avg_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_pfd_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2ca0			pll_rs_vdda_pfd_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h14	r/w	pll_rs_vdda_pfd_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2ca4			pll_rs_vdda_pfd_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_vdda_pfd_cal_auto_zero_clk_h_2m_pulse_cnt_lane[2:0]	TBD	
	[4:2]	3'h3	r/w	pll_rs_vdda_pfd_cal_timeout_steps_lane[2:0]	TBD	
	1	1'h0	r/w	pll_rs_vdda_pfd_cal_indv_ext_en_lane	TBD	
	0	1'h0	r/w	pll_rs_vdda_pfd_cal_cal_en_ext_lane	TBD	
					
	# addr = 0x2ca8			pll_rs_vdda_pfd_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:4]	4'hf	r/w	pll_rs_vdda_pfd_cal_val_max_lane[3:0]	TBD	
	[3:0]	4'h0	r/w	pll_rs_vdda_pfd_cal_val_min_lane[3:0]	TBD	
					
	# addr = 0x2cac			pll_rs_vdda_pfd_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_rs_vdda_pfd_cal_dummy_clk_ext_lane	TBD	
	[6:3]	4'h0	r/w	pll_rs_vdda_pfd_cal_result_ext_lane[3:0]	TBD	
	2	1'h0	r/w	pll_rs_vdda_pfd_cal_result_msb_ext_lane	TBD	
	1	1'h0	r/w	pll_rs_vdda_pfd_cal_result_lsb_ext_lane	TBD	
	0	1'h0	r	pll_rs_vdda_pfd_cal_cal_done_rd_lane	TBD	
					
	# addr = 0x2cb0			pll_rs_vdda_pfd_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_rs_vdda_pfd_cal_timeout_rd_lane	TBD	
	6	1'h0	r	pll_rs_vdda_pfd_cal_overflow_rd_lane	TBD	
	5	1'h0	r	pll_rs_vdda_pfd_cal_underflow_rd_lane	TBD	
	[4:1]	4'h0	r	pll_rs_vdda_pfd_cal_result_rd_lane[3:0]	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2cb4			pll_amp_rs_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_amp_rs_comn_ext_en_lane	TBD	
	6	1'h0	r/w	pll_amp_rs_cmp_ctrl_ext_lane	TBD	
	5	1'h0	r	pll_amp_rs_updn_rd_lane	TBD	
	4	1'h0	r/w	pll_amp_rs_top_start_lane	TBD	
	3	1'h0	r/w	pll_amp_rs_top_cont_start_lane	TBD	
	[2:0]	3'h0	r/w	pll_amp_rs_testbus_core_sel_lane[2:0]	TBD	
					
	# addr = 0x2cb8			pll_amp_rs_1	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	pll_amp_rs_top_done_lane	TBD	
	6	1'h0	r	pll_amp_rs_top_cont_done_lane	TBD	
	[5:0]	0	r/w	RESERVED		
					
	# addr = 0x2cbc			pll_rs_amp_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	pll_rs_amp_cal_single_en_lane	TBD	
	6	1'h1	r/w	pll_rs_amp_cal_cont_en_lane	TBD	
	5	1'h0	r/w	pll_rs_amp_cal_bypass_en_lane	TBD	
	[4:1]	4'h0	r/w	pll_rs_amp_cal_cont_num_lane[3:0]	TBD	
	0	1'h1	r/w	pll_rs_amp_cal_dir_inv_lane	TBD	
					
	# addr = 0x2cc0			pll_rs_amp_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h0	r/w	pll_rs_amp_cal_single_mode_stepsize_lane[2:0]	TBD	
	[4:2]	3'h0	r/w	pll_rs_amp_cal_cont_mode_stepsize_lane[2:0]	TBD	
	[1:0]	2'h0	r/w	pll_rs_amp_cal_updn_toggle_dir_sel_lane[1:0]	TBD	
					
	# addr = 0x2cc4			pll_rs_amp_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	pll_rs_amp_cal_toggle_times_lane[2:0]	TBD	
	4	1'h0	r/w	pll_rs_amp_cal_result_avg_en_lane	TBD	
	[3:1]	3'h5	r/w	pll_rs_amp_cal_timeout_steps_lane[2:0]	TBD	
	0	1'h0	r/w	pll_rs_amp_cal_timeout_chk_dis_lane	TBD	
					
	# addr = 0x2cc8			pll_rs_amp_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h5	r/w	pll_rs_amp_cal_sample_pulse_div_lane[7:0]	TBD	
					
	# addr = 0x2ccc			pll_rs_amp_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'hff	r/w	pll_rs_amp_cal_val_max_lane[7:0]	TBD	
					
	# addr = 0x2cd0			pll_rs_amp_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h0	r/w	pll_rs_amp_cal_val_min_lane[7:0]	TBD	
					
	# addr = 0x2cd4			pll_rs_amp_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	pll_rs_amp_cal_indv_ext_en_lane	TBD	
	6	1'h0	r/w	pll_rs_amp_cal_cal_en_ext_lane	TBD	
	5	1'h0	r/w	pll_rs_amp_cal_dummy_clk_ext_lane	TBD	
	4	1'h0	r	pll_rs_amp_cal_cal_done_rd_lane	TBD	
	3	1'h0	r	pll_rs_amp_cal_timeout_rd_lane	TBD	
	2	1'h0	r	pll_rs_amp_cal_overflow_rd_lane	TBD	
	1	1'h0	r	pll_rs_amp_cal_underflow_rd_lane	TBD	
	0	0	r/w	RESERVED		
					
	# addr = 0x2cd8			pll_rs_amp_cal_7	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h4f	r/w	pll_rs_amp_cal_result_ext_lane[7:0]	TBD	
					
	# addr = 0x2cdc			pll_rs_amp_cal_8	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h0	r	pll_rs_amp_cal_result_rd_lane[7:0]	TBD	
						
	# addr = 0x4400			pm_ctrl_tx_lane_reg1_lane	Power Control Tx Lane Register 1	
	31	0	r/w	ana_pu_tx_force_lane	Force PU_TX To Use Register Value Ana_pu_tx	internal
					0: controlled by internal logic. PU_TX is gated by PU_PLL.	
					1: use register ana_pu_tx	
	30	0	r/w	ana_pu_tx_lane	Powre Up TX.	internal
					Power up analog Tx block. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	[29:27]	3'h5	r/w	beacon_en_dly_num_lane[2:0]	Beacon Enable Delay Number	internal
					Beacon enable delay signal is the delayed version of beacon enable. This register set the delay number. The unit is the beacon in signal cycle.	
	26	0	r/w	ana_tx_idle_force_lane	TX Idle Signals Force.	internal
					This bit forces tx_idle to use the register settings instead of the internal logic result.	
	25	0	r/w	tx_drv_idle_cal_dis_lane	Transmitter Driver Idle Calibration Disable.	internal
					0: IDLE is 1 during power up sequence.	
					1: IDLE is controlled by input PIN_TX_IDLE during power up sequence	
	24	1	r/w	ANA_TX_IDLE_LANE	Transmitter Driver Idle.	
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: Driver is not at common mode voltage, such as transmitting data	
					1: Driver is at common mode voltage	
					The common mode voltage varies by the transmitter amplitude setting.	
	23	0	r	ana_tx_txdetrx_out_rd_lane	Analog Tx Detect Rx Out	internal
	22	0	r/w	ana_tx_clk500m_dig_en_lane	Analog 500M Clock Enable	internal
	21	0	r	sft_rst_no_reg_tx_rd_lane	Internal TX soft reset status	internal
	20	0	r	PLL_READY_TX_LANE	PLL Ready Tx Read	
					Register read out value of PHY output port PIN_PLL_READY_TX	
	19	0	r/w	txdata_pre_code_msb_lsb_swap_lane	Transmit PAM4 Symbol of PRE Code MSB LSB Swap	internal
	18	0	r/w	pin_pll_ready_tx_lane	PLL Ready Tx	internal
					PHY output port PIN_PLL_READY_TX. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	17	0	r/w	ana_idle_sync_en_force_lane	Idle Sync Enable Force	internal
					Force idle sync enable value	
					1'b0: Do not force idle_sync_en	
					1'b1: Force idle_sync_en value to register ANA_IDLE_SYNC_EN value	
	16	0	r/w	ana_idle_sync_en_lane	Idle Sync Enable	internal
					1'b0: Analog part does not latch IDLE from digital part	
					Analog part latched IDLE if PU_TX=1, PU_PLL=1	
	15	0	r/w	pll_ready_tx_prot_clear_lane	PLL_READY_TX Hardware Protection Clear Register	internal
					If value equals to 1, hardware PLL_READY_TX protection is cleared. It should follow PM control sequence 	
	14	1	r/w	pll_ready_tx_prot_en_lane	PLL_READY_TX Hardware Protection Enable Register	internal
					1'b0: Hardware protection for PLL_READY_TX not enabled, reg_pin_pll_ready_tx directly controls PIN_PLL_READY_TX	
					1'b1: Hardware protection for PLL_READY_TX enabled, pll_ready_tx_protected from hardware controls PIN_PLL_READY_TX	
	13	0	r/w	ana_tx_txclk_sync_en_force_lane	Force Txclk_sync_en To Use Register Value	internal
					0: To_ana_tx_txclk_sync_en is controlled by internal logic value	
					1: To_ana_tx_txclk_sync_en is forced to value of reg_ana_tx_txclk_sync_en	
	12	0	r/w	ana_tx_txclk_sync_en_lane	Tx Clock Sync Enable	internal
					This signal is used for analog lane alignment. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	11	0	r/w	tx_clk_en_lane	Tx Global Clock Enable	internal
					This signal is used for globally control TX clock_gen blocks. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	10	0	r/w	tx_main_clk_on_lane	Tx Main Path Clock On	internal
	9	1	r/w	tx_main_clk_en_lane	Tx Main Path Clock Enable	internal
	8	0	r/w	tx_main_clk_rst_lane	Tx Main path Reset	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	refclk_dis_fm_pm_lane	Disable Reference Clock	internal
					Disable reference clock in PCIE mode. This register must follow power control and speed change sequence. It is controlled by firmware.	
					0: Not disable REFCLK	
					1: Disable REFCLK	
	4	0	r	pin_refclk_sel_rd_lane	Reference Clock Selection Read Value	internal
	3	0	r/w	REFCLK_SEL_LANE	Reference Clock Selection	
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	2	0	r/w	refclk_sel_fm_reg_lane	Value Of Refclk_sel From Register Selection	internal
					1: From register refclk_sel	
					0: From PIN_REFCLK_SEL when PHY_ISOLATE_MODE=0 or from register refclk_sel when PHY_ISOLATE_MODE=1	
	[1:0]	0	r	lane_id_rd_lane[1:0]	Lane ID Read value	
						
	# addr = 0x4404			pm_ctrl_tx_lane_reg2_lane	Power Control Tx Lane Register 2	
	31	0	r/w	ana_tx_hiz_en_lane	Analog TX HiZ Enable	internal
					Tx high-Z  enable. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	30	0	r/w	RESERVED		
	29	0	r	pin_pu_pll_rd_lane	PIN PU_PLL Value Read	internal
	28	0	r	pin_pu_tx_rd_lane	PIN PU_TX Value Read	internal
	27	0	r	pin_tx_idle_hiz_rd_lane	PIN TX_IDLE_HIZ Value Read	internal
	26	0	r	pin_tx_idle_rd_lane	PIN TX_IDLE Value Read	internal
	25	0	r	pin_tx_vcmhold_en_rd_lane	PIN TX Common Mode Voltage Enable Value Read	internal
	24	0	r	pin_txdetrx_en_rd_lane	PIN TX-DETECT-RX Enable Value Read	internal
	23	0	r	pin_tx_acjtag_en_rd_lane	PIN TX_ACJTAG Enable Value Read	internal
	22	0	r	lane_disable_rd_lane	Dphy_ana_lane_disable Value Read	internal
	21	0	r/w	RESERVED		
	20	0	r/w	txdetrx_out_src_sel_lane	TX-DETECT-RX Output Source Select	internal
					0: TX-Detect-RX is latched	
					1: sel TXDETRX_OUT direct from analog	
	19	0	r/w	ana_txdetrx_en_lane	Tx Detect Rx Enable	internal
					Power-on signal for rx detection. This bit must follow power control or speed change sequence and it is controlled by firmware.	
					0: TXDETRX module is not powered ON	
					1: Power on TXDETRX module	
	18	0	r/w	ana_txdetrx_start_lane	Tx Detect Rx Start	internal
					Rising edge triggers rx termination detection procedure. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	17	0	r/w	pin_txdetrx_valid_lane	TX Detect RX Result Is Valud.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	16	0	r/w	txdetrx_sampling_point_dbg_lane	Select Debug Mode For Txdetrx Sampling Point	internal
					0: follow the setting of txdetrx_sampling_point[1:0]	
					1: sample at 100us	
	[15:13]	3'h1	r/w	txdetrx_sampling_point_lane[2:0]	TX-Detect-RX Sampling Point.	internal
					Sets the TX-Detect-RX sampling delay.	
					Samping delay is this register value plus one us.	
	12	0	r	p2_state_lane	P2 Power State	internal
					Indicate current state is P2 or not	
	11	0	r/w	RESERVED		
	10	0	r/w	ana_beacon_en_force_lane	Force ANA_BEACON_EN To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_beacon_en value	
	9	0	r/w	ana_beacon_en_lane	Beacon Mode Enable	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	8	0	r/w	beacon_in_fm_pin_lane	Beacon Data From Pin	internal
					0: beacon_in comes from internal generated 25MHz.	
					1: Beacon_in comes from PIN_TX_ACJTAG_IN	
	[7:6]	2'h0	r/w	BEACON_EN_DELAY_LANE[1:0]	Beacon Enable Delay	
					Delay ANA_TX_BEACON_EN signal to cover TXP/TXN garbage.	
					Because there could be a gap between IDLE and TX_BEACON_EN signal in analog side. There are some garbage after the falling edge of TX_BEACON_EN. This register delay TX_BEACON_EN is used to cover the cap with IDLE.	
					2'b00: 0 MCU clock period delay.	
					2'b01: 3 MCU clock period delay.	
					2'b10: 6 MCU clock period delay.	
					2'b11: 9 MCU clock period delay.	
	5	0	r	txdetrx_out_lane	TX-Detect-RX Out	internal
					If txdetrx_out_src_sel =0, this is latch output of analog Tx detect Rx out. If 0, this is unlatch signal.	
	4	0	r	txdetrx_sample_done_lane	TX-Detect-RX Sampling Is Done.	internal
					TX-Detect-RX sampling is done. This is used for Firmware in TX-Detect-Rx sequence.	
	[3:0]	4'h0	r	pin_spd_cfg_rd_lane[3:0]	PHY Speed Config Read Value From PIN_SPD_CFG	internal
						
	# addr = 0x4408			input_tx_pin_reg0_lane	Input Interface Tx Lane Reg0	
	[31:26]	6'h9	r/w	PHY_GEN_TX_LANE[5:0]	PHY Tx Speed Generation	
					Set value of phy_gen_tx when register phy_gen_tx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
					eh: 106.25 Gbps	
					fh: 112 Gbps	
					10h: 26.5625 Gpbs	
					11h: 12.890625 Gbps	
					12h: 51.5625 Gbps	
					13h: 103.125 Gbps	
	25	0	r/w	phy_gen_tx_fm_reg_lane	Force Value Of Phy_gen_tx From Register	internal
	24	0	r/w	remote_status_field_reset_lane	Remote Status Field Reset	internal
					0: Not Updated	
					1: Updated	
	23	0	r/w	remote_status_field_reset_fm_reg_lane	Force Value Of Remote_status_field_reset_lane From Register	internal
	22	0	r/w	pu_pll_lane	Power Up Pll	internal
					Set value of pu_pll when register pu_pll_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	pu_pll_fm_reg_lane	Force Value Of Pu_pll From Register	internal
	[20:17]	4'h0	r/w	remote_ctrl_field_reset_lane[3:0]	Remote Countrol Field Reset	internal
					Set value of remote_ctrl_field_reset when register remote_ctrl_field_reset_fm_reg is 1 or in isolation/scan mode.	
	16	0	r/w	remote_ctrl_field_reset_fm_reg_lane	Force Value Of Remote_ctrl_field_reset From Register	internal
	15	0	r/w	pu_tx_lane	Power Up Tx	internal
					Set value of pu_tx when register pu_tx_fm_reg is 1 or in isolation/scan mode.	
	[14:9]	6'h0	r/w	remote_ctrl_field_lane[5:0]	Remote Countrol Field	internal
					Set value of remote_ctrl_field when register remote_ctrl_field_fm_reg is 1 or in isolation/scan mode.	
	8	0	r/w	remote_ctrl_field_fm_reg_lane	Force Value Of Remote_ctrl_field From Register	internal
	7	0	r/w	pu_tx_fm_reg_lane	Force Value Of Pu_tx From Register	internal
	[6:1]	6'h0	r/w	remote_status_field_lane[5:0]	Remote Status Field	internal
					Set value of remote_status_field when register remote_status_field_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	remote_status_field_fm_reg_lane	Force Value Of Remote_status_field From Register	internal
						
	# addr = 0x440c			input_tx_pin_reg1_lane	Input Interface Tx Lane Reg1	
	[31:24]	8'h0	r/w	gpi_lane[7:0]	GPI	internal
					Set value of GPI when register gpi_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	gpi_fm_reg_lane	Force Value Of Gpi From Register	internal
	[22:7]	16'h0	r/w	reserved_input_tx_lane[15:0]	Tx Reserved Input	internal
					Set value of reserved_input_tx when register reserved_input_tx_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_tx_fm_reg_lane	Force Value Of Reserved_input_tx From Register	internal
	[5:4]	2'h0	r/w	tx_deemph_lane[1:0]	Tx De-emphasis	internal
					Set value of tx_deemph when register tx_deemph_fm_reg is 1 or in isolation/scan mode.	
	3	0	r/w	tx_deemph_fm_reg_lane	Force Value Of Tx_deemph From Register	internal
	2	0	r/w	SSC_EN_LANE	SSC Enable	
					Set value of ssc_en when register ssc_en_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	SSC_EN_FM_REG_LANE	Force Value Of SSC_EN From Register	
	0	0	r/w	RESERVED		
						
	# addr = 0x4410			input_tx_pin_reg2_lane	Input Interface Tx Lane Reg2	
	31	0	r/w	repeat_mode_en_fm_reg_lane	Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:12]	16'h0	r/w	ana_tx_ana_rsvd_out_lane[15:0]	Analog Tx Reserved Output	internal
					Set value of ana_tx_ana_rsvd_out when register ana_tx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_tx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_tx_ana_rsvd_out From Register	internal
	10	0	r/w	power_state_valid_fm_reg_lane	Force Value Of Power_state_valid From Register	internal
	9	0	r/w	power_state_valid_lane	Power State Valid	internal
					Set value of power_state_valid when register power_state_valid_fm_reg is 1 or in isolation/scan mode.	
	8	0	r/w	tx_acjtag_en_fm_reg_lane	Force Value Of Tx_acjtag_en From Register	internal
	7	0	r/w	tx_acjtag_en_lane	Tx Acjtag Mode Enable	internal
					Set value of tx_acjtag_en when register tx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	tx_train_enable_fm_reg_lane	Force Value Of Tx_train_enable From Register	internal
	5	0	r/w	tx_train_enable_lane	Tx Training Enable	internal
					Set value of tx_train_enable when register tx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	RESERVED		
	3	0	r/w	tx_train_frame_lock_enable_lane	Tx Training Frame Lock Enable	internal
					Set value of tx_train_frame_lock_enable when register tx_train_frame_lock_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	tx_train_frame_lock_enable_fm_reg_lane	Force Value Of Tx_train_frame_lock_enable From Register	internal
	1	0	r/w	local_ctrl_field_ready_lane	Local Control Filed Ready	internal
					Set value of local_ctrl_field_ready when register local_ctrl_field_ready_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	local_ctrl_field_ready_fm_reg_lane	Force Value Of Local_ctrl_field_ready From Register	internal
						
	# addr = 0x4414			input_tx_pin_reg3_lane	Input Interface Tx Lane Reg3	
	[31:29]	0	r/w	txdclk_nt_sel_lane[2:0]	Txdclk_nt_sel From Register Value	internal
	28	0	r/w	txdclk_nt_sel_fm_reg_lane	Force Value Of Txdclk_nt_sel_lane From Register	internal
	27	0	r/w	snrz_mode_lane	SNRZ Mode	internal
					Set value of snrz_mode when register snrz_mode_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	snrz_mode_fm_reg_lane	Force Value Of Snrz_mode From Register	internal
	[25:24]	0	r/w	remote_ctrl_field_pat_lane[1:0]	Remote Control Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	23	0	r/w	remote_ctrl_field_pat_fm_reg_lane	Force Value Of Remote_ctrl_field_pat_lane From Register	internal
	22	0	r/w	remote_ctrl_field_valid_lane	Remote Control Feld Valid	internal
					Set value of remote_ctrl_field_valid when register remote_ctrl_field_valid_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	remote_ctrl_field_valid_fm_reg_lane	Force Value Of Remote_ctrl_field_valid From Register	internal
	20	0	r/w	remote_status_field_valid_lane	Remote Status Field Valid	internal
					Set value of remote_status_field_valid when register remote_status_field_valid_fm_reg is 1 or in isolation/scan mode.	
	19	0	r/w	remote_status_field_valid_fm_reg_lane	Force Value Of Remote_status_field_valid From Register	internal
	18	0	r/w	TX_IDLE_LANE	Tx Idle From Pin	
					Set value of tx_idle when register tx_idle_fm_reg is 1 or in isolation/scan mode.	
	17	0	r/w	tx_idle_fm_reg_lane	Force Value Of Tx_idle From Register	internal
	16	0	r/w	tx_idle_hiz_lane	Tx Idle High-Z	internal
					Set value of tx_idle_hiz when register tx_idle_hiz_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	tx_idle_hiz_fm_reg_lane	Force Value Of Tx_idle_hiz From Register	internal
	[14:9]	6'h9	r/w	phy_gen_max_tx_lane[5:0]	PHY Maximum Tx Speed Generation	internal
					Set value of phy_gen_max_tx when register phy_gen_max_tx_fm_reg is 1 or in isolation/scan mode.	
	8	0	r/w	phy_gen_max_tx_fm_reg_lane	Force Value Of Phy_genmax__tx From Register	internal
	7	0	r/w	reset_core_fm_pipe_tx_lane	Tx Reset Core From Pipe	internal
	6	0	r/w	tx_acjtag_in_lane	Tx Acjtag Input	internal
					Set value of tx_acjtag_in when register tx_acjtag_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	tx_acjtag_in_fm_reg_lane	Force Value Of Tx_acjtag_in From Register	internal
	4	0	r/w	lane_disable_lane	Force Value Of Lane Disable From Register	internal
					Set value of int_lane_disable when registerlane_disable_fm_reg_lane is 1 or in isolation/scan mode.	
	3	0	r/w	lane_disable_fm_reg_lane	Force Of Lane Disable From Register	internal
	[2:1]	0	r/w	remote_status_field_pat_lane[1:0]	Remote Status Field Pattern	internal
					It is only used for Ethernet PAM4	
					0: PAM2	
					1: Reserved	
					2: PAM4	
					3: PAM4 with precoding	
	0	0	r/w	remote_status_field_pat_fm_reg_lane	Force Value Of Remote_status_field_pat_lane From Register	internal
						
	# addr = 0x4418			pm_ctrl_interrupt_reg1_lane	Power Control Interrupt Register 1	
	31	0	r/w	int_pu_pll_chg_rising_isr_lane	Pu_pll_chg_rising Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_pu_pll_chg_falling_isr_lane	Pu_pll_chg_falling Interrupt 	internal
					Interrupt to indicate PIN_PU_PLL falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	int_pu_tx_chg_rising_isr_lane	Pu_tx_chg_rising Interrupt 	internal
					Interrupt to indicate PIN_PU_TX rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	28	0	r/w	int_pu_tx_chg_falling_isr_lane	Pu_tx_chg_falling Interrupt 	internal
					Interrupt to indicate PIN_PU_TX falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	27	0	r/w	int_pu_rx_chg_rising_isr_lane	Pu_rx_chg_rising Interrupt 	internal
					Interrupt to indicate PIN_PU_RX rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	26	0	r/w	int_pu_rx_chg_falling_isr_lane	Pu_rx_chg_falling Interrupt 	internal
					Interrupt to indicate PIN_PU_RX falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	25	0	r/w	tx_sft_rst_chg_rising_isr_lane	TX Soft Reset Change Rising Edge Interrupt to MCU	internal
	24	0	r/w	tx_sft_rst_chg_falling_isr_lane	TX Soft Reset Change Falling Edge Interrupt to MCU	internal
	23	0	r/w	int_rx_init_chg_rising_isr_lane	Rx_init_rising Interrupt	internal
					Interrupt to indicate PIN_RX_INIT rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	22	0	r/w	int_rx_init_chg_falling_isr_lane	Rx_init_falling Interrupt	internal
					Interrupt to indicate PIN_RX_INIT falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	21	0	r/w	int_refclk_dis_chg_rising_isr_lane	Refclk_dis_chg rising Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	20	0	r/w	int_refclk_dis_chg_falling_isr_lane	Refclk_dis_chg falling Interrupt	internal
					Interrupt to indicate PIN_REFCLK_DIS falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	19	0	r/w	int_pu_pll_or_chg_rising_isr_lane	Pu_pll_or_chg rising Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes. Rising change interrupt.	
	18	0	r/w	int_pu_pll_or_chg_falling_isr_lane	Pu_pll_or_chg falling Interrupt 	internal
					Signal PU_PLL_OR is the OR function output of all pu_pll signals from all lanes. Falling change interrupt.	
	17	0	r/w	int_pu_ivref_chg_isr_lane	Pu_ivref_chg Interrupt 	internal
					Interrupt to indicate PIN_PU_IVREF change. In isolation mode, this interrupt is triggered by corresponding register.	
	16	0	r/w	int_tx_idle_chg_rising_isr_lane	Tx_idle_chg Rising Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	15	0	r/w	int_tx_idle_chg_falling_isr_lane	Tx_idle_chg Falling Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	14	0	r/w	int_txdetrx_en_chg_rising_isr_lane	Txdetrx_en_chg Rising Interrupt 	internal
					Interrupt to indicate PIN_TXDETRX_EN rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	13	0	r/w	int_txdetrx_en_chg_falling_isr_lane	Txdetrx_en_chg Falling Interrupt 	internal
					Interrupt to indicate PIN_TXDETRX_EN falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	12	0	r/w	int_beacon_tx_en_chg_rising_isr_lane	Beacon_tx_en_chg Rising Interrupt 	internal
					Interrupt to indicate PIN_TX_ACJTAG_EN(Beacon_en) rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	11	0	r/w	int_beacon_tx_en_chg_falling_isr_lane	Beacon_tx_en_chg Falling Interrupt 	internal
					Interrupt to indicate PIN_TX_ACJTAG_EN(Beacon_en) falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	10	0	r/w	int_tx_vcmhold_en_chg_isr_lane	Tx_vcmhold_en_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_VCMHOLD_EN change. In isolation mode, this interrupt is triggered by corresponding register.	
	9	0	r/w	int_tx_idle_hiz_chg_isr_lane	Tx_idle_hiz_chg Interrupt 	internal
					Interrupt to indicate PIN_TX_IDLE_HIZ change. In isolation mode, this interrupt is triggered by corresponding register.	
	8	0	r/w	int_pu_sq_chg_isr_lane	Pu_sq_chg Interrupt 	internal
					Interrupt to indicate int_pu_sq change. In isolation mode, this interrupt is triggered by corresponding register.	
	7	0	r/w	dphy_ana_lane_disable_chg_rising_isr_lane	Lane_disable_chg Rising Interrupt 	internal
					Interrupt to indicate dphy_ana_lane_disable rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	6	0	r/w	dphy_ana_lane_disable_chg_falling_isr_lane	Lane_disable_chg Falling Interrupt 	internal
					Interrupt to indicate dphy_ana_lane_disable falling change. In isolation mode, this interrupt is triggered by corresponding register.	
	5	0	r/w	int_power_state_valid_chg_rising_isr_lane	Power_state_valid_chg Rising Interrupt 	internal
					Interrupt to indicate power_state_valid rising change. In isolation mode, this interrupt is triggered by corresponding register.	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x441c			pm_ctrl_interrupt_reg2	Power Control Interrupt Register 2	
	31	0	r/w	int_pu_pll_chg_rising_mask_lane	Pu_pll_chg_rising Interrupt Mask 	internal
	30	0	r/w	int_pu_pll_chg_falling_mask_lane	Pu_pll_chg_falling Interrupt Mask 	internal
	29	0	r/w	int_pu_tx_chg_rising_mask_lane	Pu_tx_chg_rising Interrupt Mask 	internal
	28	0	r/w	int_pu_tx_chg_falling_mask_lane	Pu_tx_chg_falling Interrupt Mask 	internal
	27	0	r/w	int_pu_rx_chg_rising_mask_lane	Pu_rx_chg_rising Interrupt Mask 	internal
	26	0	r/w	int_pu_rx_chg_falling_mask_lane	Pu_rx_chg_falling Interrupt Mask 	internal
	25	0	r/w	tx_sft_rst_chg_rising_mask_lane	TX Soft Reset Change Rising Edge Interrupt Mask	internal
	24	0	r/w	tx_sft_rst_chg_falling_mask_lane	TX Soft Reset Change Falling Edge Interrupt Mask	internal
	23	0	r/w	int_rx_init_chg_rising_mask_lane	Rx_init_chg_rising Interrupt Mask	internal
	22	0	r/w	int_rx_init_chg_falling_mask_lane	Rx_init_chg_falling Interrupt Mask	internal
	21	0	r/w	int_refclk_dis_chg_rising_mask_lane	Refclk_dis_chg_rising Interrupt Mask	internal
	20	0	r/w	int_refclk_dis_chg_falling_mask_lane	Refclk_dis_chg_falling Interrupt Mask	internal
	19	0	r/w	int_pu_pll_or_chg_rising_mask_lane	Pu_pll_or_chg_rising Interrupt Mask 	internal
	18	0	r/w	int_pu_pll_or_chg_falling_mask_lane	Pu_pll_or_chg_falling Interrupt Mask 	internal
	17	0	r/w	int_pu_ivref_chg_mask_lane	Pu_ivref_chg Interrupt Mask 	internal
	16	0	r/w	int_tx_idle_chg_rising_mask_lane	Tx_idle_chg_rising Interrupt Mask 	internal
	15	0	r/w	int_tx_idle_chg_falling_mask_lane	Tx_idle_chg_falling Interrupt Mask 	internal
	14	0	r/w	int_txdetrx_en_chg_rising_mask_lane	Txdetrx_en_chg_rising Interrupt Mask 	internal
	13	0	r/w	int_txdetrx_en_chg_falling_mask_lane	Txdetrx_en_chg_falling Interrupt Mask 	internal
	12	0	r/w	int_beacon_tx_en_chg_rising_mask_lane	Beacon_tx_en_chg_rising Interrupt Mask 	internal
	11	0	r/w	int_beacon_tx_en_chg_falling_mask_lane	Beacon_tx_en_chg_falling Interrupt Mask 	internal
	10	1	r/w	int_tx_vcmhold_en_chg_mask_lane	Tx_vcmhold_en_chg Interrupt Mask 	internal
	9	1	r/w	int_tx_idle_hiz_chg_mask_lane	Tx_idle_hiz_chg Interrupt Mask 	internal
	8	1	r/w	int_pu_sq_chg_mask_lane	Pu_sq_chg Interrupt Mask 	internal
	7	0	r/w	dphy_ana_lane_disable_chg_rising_mask_lane	Lane_disable_chg_rising Interrupt Mask 	internal
	6	0	r/w	dphy_ana_lane_disable_chg_falling_mask_lane	Lane_disable_chg_falling Interrupt Mask 	internal
	5	0	r/w	int_power_state_valid_chg_rising_mask_lane	Power_state_valid_chg Rising Interrupt Mask 	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4420			clkgen_tx_lane_reg1_lane	Clock Gen Tx Lane Reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	1	r/w	pin_tx_clk_on_lane	Clock Enable For PIN_TXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	REFCLK_ON_DCLK_DIS_LANE	Referenc Clock On TXDCLK/RXDCLK Disable	
					0: Enable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
					1: Disable reference clock on PIN_TXDCLK and PIN_RXDCLK when PIN_PLL_READY is low	
	27	0	r/w	ref_clk_en_lane	Force Reference Clock Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_ref_clk_lane	Reset Reference Clock Lane	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	RESERVED		
	24	0	r/w	ana_txclk_inv_lane	Analog Transmit Data Clock Invert	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus in digital wrapper.	
	23	0	r/w	txdclk_ah_lane	Transmit Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel transmit data bus. This provides some ability to fix timing related problems at the parallel interface.	
	22	0	r/w	pt_tx_clk_en_lane	Force Phytest TX Clock Enable.	internal
					 This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_tx_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_tx_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	ana_tx_txclk_align_s3_lane	Align Sample 3 From Register Value	internal
	6	0	r/w	ana_tx_txclk_align_s3_fm_reg_lane	Align Sample 3 From Register Value Force	internal
	5	0	r/w	ana_tx_txclk_align_s2_lane	Align Sample 2 From Register Value	internal
	4	0	r/w	ana_tx_txclk_align_s2_fm_reg_lane	Align Sample 2 From Register Value Force	internal
	3	0	r/w	ana_tx_txclk_align_s1_lane	Align Sample 1 From Register Value	internal
	2	0	r/w	ana_tx_txclk_align_s1_fm_reg_lane	Align Sample 1 From Register Value Force	internal
	1	0	r/w	ana_tx_txclk_align_in_dig_lane	Align Reference Clock From Register	internal
	0	0	r/w	ana_tx_txclk_align_in_dig_fm_reg_lane	Align Reference Clock From Register Force	internal
						
	# addr = 0x4424			tx_speed_convert_lane	TX Clock and Data Speed Convert	
	31	0	r/w	LOCAL_DIG_RX2TX_LPBK_EN_LANE	Far End Loopback Enable (Receiver To Transmitter In Local PHY).	
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	30	0	r/w	TXD_INV_LANE	Transmit Polarity Invert.	
					It is transmit polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 = 0 and 0 = 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic  inverts the polarity.	
					This inversion comes after PHY Test so the PHY Test patterns would also be inverted.	
	29	0	r/w	add_err_en_lane	TXDATA Error Injection Enable	internal
					0: Disable	
					1: Enable	
					Rising edge triggers error injection. Only inject pt_add_err_num of error in one cycle.	
	[28:26]	3'h0	r/w	add_err_num_lane[2:0]	TXDATA Error Injection Number	internal
					3'b000-3'b111 represent 1 bit - 8 bit error accordingly	
	25	0	r/w	rx2tx_fifo_no_stop_lane	Far End Loopback FIFO Not Stop	internal
					0: Write stops when FIFO is full, Read stops when FIFO is empty	
					1: FIFO does not stop at all	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source	
					This register bit can also be set to high when DTX frequency loop is stable	
	24	0	r/w	rx2tx_fifo_rd_start_point_lane	Far End Loopback FIFO Read Start Point	internal
					0: in the middle of FIFO	
					1: 4 cycles delay of write point	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2tx_fifo_no_stop_lane must be set to high.	
	23	0	r	rx2tx_fifo_full_lane	Far End Loopback FIFO Is Full	internal
					When FIFO is full, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	22	0	r	rx2tx_fifo_empty_lane	Far End Loopback FIFO Is Empty	internal
					When FIFO is empty, this register bit is asserted	
					When rx2tx_fifo_status_clear is high, this register bit is de-asserted	
	21	0	r/w	rx2tx_fifo_status_clear_lane	Far End Loopback FIFO Status Clear	internal
					When this register is high, rx2tx_fifo_full and rx2tx_fifo_empty flags are cleared	
	20	0	r/w	rx2tx_fifo_full_force_lane	Far End Loopback FIFO Full Force	internal
					Rising edge of this register stops write operation for 4 cycles	
					It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16	
	19	0	r/w	rx2tx_fifo_empty_force_lane	Far End Loopback FIFO Empty Force	internal
					Rising edge of this register stops read operation for 4 cycles.	
					It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0	
	18	0	r/w	txd_msb_lsb_swap_lane	Transmit PAM4 Symbol Of Analog Data MSB LSB Swap	internal
	17	0	r/w	txdata_gray_code_en_lane	Transmit PAM4 Gray Code Enable	internal
	16	0	r/w	txdata_pre_code_en_lane	Transmit PAM4 PRE Code Enable	internal
	15	0	r/w	txdata_latency_reduce_en_lane	Tx Data Path Latency Reduction Enable	internal
					Reduce Tx Data Path Latency By One Clock Cycle For Data Rate Under 12Gbps For Backward Compatible	
					0: Tx data path latency is not reduced	
					1: Tx data path latency is reduced	
	[14:8]	0	r/w	RESERVED		
	7	0	r/w	txdata_gray_code_en_fm_reg_lane	Transmit PAM4 Gray Code Control From Register	internal
	6	0	r/w	txdata_pre_code_en_fm_reg_lane	Transmit PAM4 PRE Code Control From Register	internal
	5	0	r/w	txdata_msb_lsb_swap_lane	Transmit PAM4 Symbol Of PIN Data MSB LSB Swap	internal
	[4:0]	0	r	rx2tx_r_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
						
	# addr = 0x4428			spd_ctrl_interrupt_reg1_lane	Speed Control Interrupt Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_lane	Tx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_TX change. In isolation mode, this interrupt is triggered by corresponding register.	
	30	0	r/w	int_phy_gen_rx_chg_isr_lane	Rx Speed Change Interrupt 	internal
					Interrupt to indicate PIN_PHY_GEN_RX change. In isolation mode, this interrupt is triggered by corresponding register.	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x442c			spd_ctrl_interrupt_reg2	Speed Control Interrupt Register 2	
	31	0	r/w	int_phy_gen_tx_chg_mask_lane	Tx Speed Change Interrupt Mask	internal
	30	0	r/w	int_phy_gen_rx_chg_mask_lane	Rx Speed Change Interrupt Mask	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4430			spd_ctrl_tx_lane_reg1_lane	Speed Control Tx Lane Register 1	
	[31:26]	6'h0	r	pin_phy_gen_tx_rd_lane[5:0]	Tx GEN Value Read	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:21]	0	r	pin_txdclk_nt_sel_rd_lane[2:0]	PIN_TXDCLK_NT_SEL Read Register	internal
					3'b000: output 8T	
					3'b001: output 32T	
					3'b010: output 33T	
					3'b011: output 34T	
					3'b100: output 16T	
					Others: reserved	
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:10]	6'h0	r	pin_phy_gen_max_tx_rd_lane[5:0]	Tx GEN Max Value Read	internal
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	TXDCLK_NT_EN_LANE	Clock Enable For PIN_TXDCLK_NT	
	0	0	r/w	TXDCLK_4X_EN_LANE	Clock Enable For PIN_TXDCLK_4X	
						
	# addr = 0x4434			tx_system_lane0	Tx System Register0	
	31	0	r/w	TX_SEL_BITS_LANE	Select Tx Data Bus Width	
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	30	1	r/w	train_tx_sel_bits_lane	Select Tx Data Bus Width For Tx Training	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	29	0	r/w	TRX_TXCLK_SEL_LANE	Select PLL Source For Tx	
					Select the PLL source for Tx.	
					0: Rx PLL is from PLL_TS	
					0: Rx PLL is from PLL_RS	
	[28:25]	0	r/w	RESERVED		
	24	1	r/w	SSC_DSPREAD_TX_LANE	Spread Spectrum Clock Down-spread Select	
					0: Center-spread	
					1: Down-spread	
	[23:17]	0	r/w	SSC_AMP_LANE[6:0]	SSC Amplitude Setting	
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	[16:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	tx_data_width_lane[1:0]	Tx Data Width	internal
					00: 16 or 20 bits. Not used in this IP.	
					01: 32 or 40 bits.	
					10: 64 or 80 bits.	
					11: 128 or 160 bits.	
	[5:0]	0	r/w	RESERVED		
						
	# addr = 0x443c			tx_system_lane1	Tx System Register1	
	31	0	r/w	TX_HALFRATE_EN_LANE	Tx Half Rate Enable	
					0: Quad Rate	
					1: Half Rate	
	30	0	r/w	TX_PAM2_EN_LANE	Tx PAM2 Enable	
					0: PAM4	
					1: PAM2	
	[29:8]	0	r/w	RESERVED		
	[7:0]	8'h10	r	dig_id_lane[7:0]	TRx Revision	internal
						
	# addr = 0x4444			dig_tx_rsvd_reg0	Digital TX Reserved Register0	
	[31:16]	16'h0	r/w	DIG_TX_RSVD0_LANE[15:0]	Digital TX Reserved Register0	
	[15:0]	16'h0	r/w	dig_tx_int_rsvd0_lane[15:0]	Internal Digital TX Reserved Register0	internal
						
	# addr = 0x444c			tx_pllcal_lane_reg1	Tx PLL Calibration Related Register Lane 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	16'hff00	r/w	ana_tx_ana_rsvd_in_lane[15:0]	Analog TX Reserved PIN Control	internal
					Connect To Analog Tx_ana_rsvd_in Lane-based PIN	
						
	# addr = 0x445c			tx_reserved_reg1	Tx Reserved Register 1	
	[31:16]	0	r	tx_ana_rsvd_out_rd_lane[15:0]	TX_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_tx_rd_lane[15:0]	PIN_RESERVED_INPUT_TX Value	internal
						
	# addr = 0x4460			tx_reserved_reg2	Tx Reserved Register 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output_tx_lane[15:0]	PIN_RESERVED_OUTPUT_TX Value	internal
						
	# addr = 0x4464			pm_ctrl_interrupt_isr_reg1_lane	Power Control Interrupt Clear Register 1	
	31	0	r/w	int_pu_pll_chg_rising_isr_clear_lane	Pu_pll_chg_rising Interrupt Clear	internal
	30	0	r/w	int_pu_pll_chg_falling_isr_clear_lane	Pu_pll_chg_falling Interrupt Clear	internal
	29	0	r/w	int_pu_tx_chg_rising_isr_clear_lane	Pu_tx_chg_rising Interrupt Clear	internal
	28	0	r/w	int_pu_tx_chg_falling_isr_clear_lane	Pu_tx_chg_falling Interrupt Clear	internal
	27	0	r/w	int_pu_rx_chg_rising_isr_clear_lane	Pu_rx_chg_rising Interrupt Clear	internal
	26	0	r/w	int_pu_rx_chg_falling_isr_clear_lane	Pu_rx_chg_falling Interrupt Clear	internal
	25	0	r/w	tx_sft_rst_chg_rising_isr_clear_lane	TX Soft Reset Rising Edge Change Interrupt Clear	internal
	24	0	r/w	tx_sft_rst_chg_falling_isr_clear_lane	TX Soft Reset Falling Edge Change Interrupt Clear	internal
	23	0	r/w	int_rx_init_chg_rising_isr_clear_lane	Rx_init_chg_rising Interrupt Clear	internal
	22	0	r/w	int_rx_init_chg_falling_isr_clear_lane	Rx_init_chg_falling Interrupt Clear	internal
	21	0	r/w	int_refclk_dis_chg_rising_isr_clear_lane	Refclk_dis_chg_rising Interrupt Clear	internal
	20	0	r/w	int_refclk_dis_chg_falling_isr_clear_lane	Refclk_dis_chg_falling Interrupt Clear	internal
	19	0	r/w	int_pu_pll_or_chg_rising_isr_clear_lane	Pu_pll_or_chg_rising Interrupt Clear	internal
	18	0	r/w	int_pu_pll_or_chg_falling_isr_clear_lane	Pu_pll_or_chg_falling Interrupt Clear	internal
	17	0	r/w	int_pu_ivref_chg_isr_clear_lane	Pu_ivref_chg Interrupt Clear	internal
	16	0	r/w	int_tx_idle_chg_rising_isr_clear_lane	Tx_idle_chg_rising Interrupt Clear 	internal
	15	0	r/w	int_tx_idle_chg_falling_isr_clear_lane	Tx_idle_chg_falling Interrupt Clear 	internal
	14	0	r/w	int_txdetrx_en_chg_rising_isr_clear_lane	Txdetrx_en_chg_rising Interrupt Clear 	internal
	13	0	r/w	int_txdetrx_en_chg_falling_isr_clear_lane	Txdetrx_en_chg_falling Interrupt Clear 	internal
	12	0	r/w	int_beacon_tx_en_chg_rising_isr_clear_lane	Beacon_tx_en_chg_rising Interrupt Clear 	internal
	11	0	r/w	int_beacon_tx_en_chg_falling_isr_clear_lane	Beacon_tx_en_chg_falling Interrupt Clear 	internal
	10	0	r/w	int_tx_vcmhold_en_chg_isr_clear_lane	Tx_vcmhold_en_chg Interrupt Clear 	internal
	9	0	r/w	int_tx_idle_hiz_chg_isr_clear_lane	Tx_idle_hiz_chg Interrupt Clear 	internal
	8	0	r/w	int_pu_sq_chg_isr_clear_lane	Pu_sq_chg Interrupt Clear 	internal
	7	0	r/w	dphy_ana_lane_disable_chg_rising_isr_clear_lane	Lane_disable_chg_rising Interrupt Clear 	internal
	6	0	r/w	dphy_ana_lane_disable_chg_falling_isr_clear_lane	Lane_disable_chg_falling Interrupt Clear 	internal
	5	0	r/w	int_power_state_valid_chg_rising_isr_clear_lane	Power_state_valid_chg Rising Interrupt Clear 	internal
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4468			spd_ctrl_interrupt_clear_reg1_lane	Speed Control Interrupt Clear Register 1	
	31	0	r/w	int_phy_gen_tx_chg_isr_clear_lane	Tx Speed Change Interrupt Clear	internal
	30	0	r/w	int_phy_gen_rx_chg_isr_clear_lane	Rx Speed Change Interrupt Clear	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x446c			pm_pll_reg1_lane	Power Control PLL Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	[26:21]	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	pwron_seq_lane	Power Up Sequence Status	internal
					This register indicates the power up sequence is done or not. This register is controlled by PHY firmware.	
					0: Power up sequence is done.	
					1: Power up sequence is not done.	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4470			pm_pll_reg2_lane	Power Control PLL register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	[23:8]	0	r/w	RESERVED		
	[7:0]	8'h18	r/w	ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x447c			dtx_reg2	DTX Register 2	
	31	1	r/w	rx2tx_fifo_cnt_rd_req_lane	Far End Loopback FIFO Count Read Request	internal
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated	
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated	
	[30:26]	0	r	rx2tx_w_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
	[25:21]	0	r/w	RESERVED		
	20	0	r/w	rx2tx_ratio_force_lane	Rx Clock To Tx Clock Frequency Ratio Force	internal
					Force value of rx2tx_ratio with register.	
	[19:17]	0	r/w	rx2tx_ratio_lane[2:0]	Rx Clock To Tx Clock Frequency Ratio	internal
					This register defines the clock frequency ratio between line PHY Rx clock and host PHY Tx clock. 	
					Only valid in repeater mode. Only valid when rx2tx_ratio_force is high.	
					3'b000: Rx clock is the same as Tx clock;	
					3'b001: Rx clock is X2 of Tx clock.	
					3'b010: Rx clock is X4 of Tx clock.	
					3'b011: Rx clock is the same as Tx clock;	
					3'b100: Tx clock is the same as Rx clock;	
					3'b101: Tx clock is X2 of Rx clock.	
					3'b110: Tx clock is X4 of Rx clock.	
					3'b111: Tx clock is the same as Rx clock;	
	16	0	r/w	RX2TX_FREQ_TRAN_EN_LANE	DTX Rx to Tx Frequency Transfer Enable	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use DTX frequency offset.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	repeat_mode_en_lane	Repeat Mode Enable	internal
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	9	0	r/w	repeat_mode_dis_lane	Repeat Mode Disable	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	[6:0]	0	r/w	RESERVED		
						
	# addr = 0x4480			lane_alignment_reg1	Lane_alignment Register 1	
	31	0	r	txclk_sync_start_in_rd_lane	PIN_TXCLK_SYNC_START_IN Input Read Value	internal
	30	0	r	txclk_sync_en_pll_in_rd_lane	PIN_TXCLK_SYNC_EN_PLL_IN Input Read Value	internal
	29	0	r	txclk_sync_en_in_rd_lane	PIN_TXCLK_SYNC_EN_IN Input Read Value	internal
	28	0	r	int_lane_align_ready_in_lane	PIN_LANE_ALIGN_READY_IN Input Read Value	internal
	27	0	r	int_lane_align_ready_out_lane	PIN_LANE_ALIGN_READY_OUT Output Read Value	internal
	26	0	r/w	txclk_sync_start_in_lane	Register Version of Txclk_sync_start_in	internal
	25	0	r/w	txclk_sync_start_in_force_lane	Force Txclk_sync_start_in to Use Register Value	internal
					0: txclk_sync_start_in is controlled by PIN value	
					1: txclk_sync_start_in is forced to value of reg_txclk_sync_start_in_lane	
	24	0	r/w	txclk_sync_en_pll_in_lane	Register Version of Txclk_sync_en_pll_in	internal
	23	0	r/w	txclk_sync_en_pll_in_force_lane	Force Txclk_sync_en_pll_in to Use Register Value	internal
					0: txclk_sync_en_pll_in is controlled by PIN value	
					1: txclk_sync_en_pll_in is forced to value of reg_txclk_sync_en_pll_in_lane	
	22	0	r/w	txclk_sync_en_in_lane	Register Version of Txclk_sync_start_in	internal
	21	0	r/w	txclk_sync_en_in_force_lane	Force Txclk_sync_en_in to Use Register Value	internal
					0: txclk_sync_en_in is controlled by PIN value	
					1: txclk_sync_en_in is forced to value of reg_txclk_sync_en_in_lane	
	20	1	r/w	reset_dtx_fm_master_lane	Reset DTX Control By Master Lane.	internal
					Enable the DTX control from the master lane. If the master lane reset dtx is asserted, then reset_dtx  in all slave lanes are forced to assert	
					1'b0: Disable reset_dtx control from master.	
					1'b1: Enable reset_dtx control from master.	
	[19:18]	2'h2	r/w	lane_align_ready_mode_lane[1:0]	Lane Align Ready Mode 	internal
					2'b00: lane alignment ready is controlled by fixed timer lane_align_fast_done_sel	
					2'b01: lane alignment ready is controlled by phase offset tracking algorithm	
					2'b10: lane alignment ready is controlled by both the timer and algorithm, whichever comes earlier	
					2'b11: lane alignment ready is always 1	
	17	0	r/w	lane_align_ready_out_force_lane	Lane_align_ready_out Force Signal	internal
					1'b0: use internal logic	
					1'b1: use register lane_align_ready_out	
	16	0	r/w	lane_align_ready_out_lane	Value For pll_ts_lane_align_ready_out.	internal
					This bit is only used when lane_align_ready_out_force is set to 1	
	15	0	r/w	lane_align_ready_in_force_lane	Lane_align_ready_in Force Enable	internal
					1'b0: use internal logic	
					1'b1: use register lane_align_ready_in	
	14	0	r/w	lane_align_ready_in_lane	Lane_align_ready_in Forced Value	internal
	13	0	r/w	lane_align_sample_sel_lane	DTX Lane Alignment Sample Selection	internal
					0: Use analog sample point for DTX alignment	
					1: Use digital sample point for DTX alignment	
	12	0	r/w	lane_align_freeze_lane	Freeze DTX Lane Alignment	internal
					Register value of freeze lane alignment, but is only valid when lane_align_freeze_force  = 1.	
	11	0	r/w	bypass_tx_sync_lane	Register to Bypass TX_SYNC Function	internal
	10	0	r/w	txclk_sync_start_out_lane	Register Version of Txclk_sync_start_out	internal
	9	0	r/w	txclk_sync_start_out_force_lane	Force Txclk_sync_start_out to Use Register Value	internal
					0: txclk_sync_start_out is controlled by internal logic value	
					1: txclk_sync_start_out is forced to value of reg_txclk_sync_start_out_lane	
	8	0	r/w	force_couple_mode_en_low_lane	Force Couple Mode Enable Low	internal
					0: Input PIN_COUPLE_MODE_EN value is passed in and couple mode will be enabled or disabled regarding the pin value.	
					1: Input PIN_COUPLE_MODE_EN value is ignored and couple mode is not enabled.	
	7	1	r/w	reset_tx_sync_lane	Reset TX Sync	internal
					Reset TX sync function. This signal is a part of PCIe power control sequence. It is controlled by firmware	
	6	0	r/w	ana_tx_pll_txclk_sync_en_force_lane	Force Txclk_sync_en_pll to Use Register Value	internal
					0: To_ana_tx_pll_txclk_sync_en is controlled by internal logic value	
					1: To_ana_tx_pll_txclk_sync_en is forced to value of reg_ana_trx_pll_txclk_sync_en	
	5	0	r/w	ana_tx_pll_txclk_sync_en_lane	Tx Sync Clock Gating Enable, sent to PLL that supplies TX	internal
					Register version of txclk_sync_en_pll controlled by FW	
	4	1	r/w	LANE_ALIGN_OFF_LANE	PCIe Lane Alignment Function Disable	
					0: Lane alignment is enabled	
					1: Lane alignment is disabled	
	3	0	r/w	MASTER_LANE_EN_LANE	PCIe Lane Alignment Function Master Lane Select	
					0: This lane is master lane in lane alignment	
					1: This lane is slave lane in lane alignment	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x4484			mon_top	Test Bus Control Register	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_HI0_LANE[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	TESTBUS_SEL_LO0_LANE[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x4488			pm_ctrl_tx_lane_reg3_lane	Power Control Tx Lane Register 3	
	[31:24]	8'hd2	r/w	couple_mode_sync_en_fal_dly_cnt_num_lane[7:0]	Ethernet Couple Mode Txclk_sync_en Falling Edge Delay Counter number	
	[23:16]	8'h14	r/w	sync_en_high_cnt_num_lane[7:0]	PCIe Tx Sync Txclk_sync_en High Duration Counter number	
	[15:8]	8'h28	r/w	sync_en_fal_dly_cnt_num_lane[7:0]	PCIe Tx Sync Txclk_sync_en Falling Edge Delay Counter number	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0x448c			lane_alignment_reg2	Lane_alignment Register 2	
	[31:22]	10'h7d	r/w	cnt1m_ini_txclk_lane[9:0]	TX Lane Alignment Settle Time Counter Setting	internal
					This register is used in the design to generate 1us counter from TXCLK	
					This register value need to be set based on TXCLK frequency = TXCLK frequency -1.	
					 If TXCLK freq is 125M, set this value to 124 in decimal.	
	21	0	r/w	cnt1m_ini_txclk_force_lane	TX Lane Alignment Settle Time Counter Setting Force	internal
	[20:19]	2'h1	r/w	lane_align_fast_done_sel_lane[1:0]	TX Lane Alignment Fast Done Timer Selection	internal
					Lane alignment fast done timer. Asserts alignment ready indicator according to fixed timer.	
					2'h0: Lane alignment ready signal is asserts after approach average state and 2 us.	
					2'h1: Lane alignment ready signal is asserts after approach average state and 4 us.	
					2'h2: Lane alignment ready signal is asserts after approach average state and 8 us.	
					2'h3: Lane alignment ready signal is asserts after approach average state and 16 us.	
	[18:16]	3'h1	r/w	lane_align_settle_time_sel_lane[2:0]	TX Alignment Settle Time Selection	internal
					Settle time is needed if PI inside PLL loop and there is phase code change	
					3'h0: 1us	
					3'h1: 2us	
					3'h2: 3us	
					3'h3: 4us	
					3'h4: 5us	
					3'h5: 6us	
					3'h6: 7us	
					3'h7: 8us	
	[15:8]	0	r/w	lane_align_comp_phase_lane[7:0]	TX Lane Alignment Compensation Phase Number	internal
					The total phase needed during Compensation state. 1 phase is added each step. 	
					Total is -64~63 phase	
	7	1	r/w	lane_align_coarse_timeout_en_lane	TX Alignment Coarse Stage Timeout Enable	internal
	[6:4]	3'h3	r/w	lane_align_coarse_step_lane[2:0]	TX Lane Alignment Coarse Step Size Selection	internal
					3'h0: 1/8	
					3'h1: 1/4	
					3'h2: 1/2	
					3'h3: 1	
					3'h4: 2	
					3'h5: 4	
					3'h6: 8	
					3'h7: reserved	
	[3:2]	0	r/w	lane_align_accurate_step_lane[1:0]	TX Lane Alignment Accurate Step Size Selection	internal
					2'h0: 1/1024	
					2'h1: 1/512	
					2'h2: 1/256	
					2'h3: 1/128	
	[1:0]	2'h3	r/w	lane_align_fine_step_lane[1:0]	TX Lane Alignment Fine Step Size Selection	internal
					2'h0: 1	
					2'h1: 1/2	
					2'h2: 1/4	
					2'h3: 1/8	
					2'h3: 1/8	
						
	# addr = 0x4490			lane_alignment_reg3	Lane_alignment Register 3	
	31	0	r/w	lane_align_accurate_en_lane	TX Lane Alignment Accurate State Enable	internal
	30	0	r/w	lane_align_cmpsat_en_lane	TX Lane Alignment Compensation Enable	internal
	29	0	r/w	lane_align_valid_width_force_lane	TX Lane Alignment Valid Signal Width Force	internal
	[28:27]	0	r/w	lane_align_valid_width_lane[1:0]	TX Lane Alignment Valid Signal Width	internal
	[26:0]	0	r/w	RESERVED		
						
	# addr = 0x4498			phytest_tx0	PHYTEST Control Registers 0	
	31	0	r/w	PT_TX_EN_LANE	PHY Test Enable	
					0: PHY Test disable	
					1: PHY Test enable	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	30	0	r/w	PT_TX_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	[29:24]	6'h10	r/w	PT_TX_PATTERN_SEL_LANE[5:0]	PHY Test TX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h04: Short Stress Pattern Random Quaternary(SSPRQ)	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	[23:22]	0	r/w	TX_TRAIN_PAT_SEL_LANE[1:0]	TX Training Pattern Select	
					2'b00: Scrambler0(LFSR16)	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
					Others: Reserved	
	[21:16]	0	r/w	RESERVED		
	[15:11]	5'h0	r/w	SSPRQ_UI_DLY_CTRL_LANE[4:0]	TX SSPRQ UI Delay Control For Each Lane	
					Control the SSPRQ UI Delay For Each Lane For The Output SSPRQ Sequence	
					The UI delay number of one clock cycle is determined by TX_SEL_BITS_LANE	
					1'b0: 80 UI when PAM4 and Quarter Rate mode, 40 UI when PAM4 mode, Other is 20 UI	
					1'b1: 64 UI when PAM4 and Quarter Rate mode, 32 UI when PAM4 mode, Other is 16 UI	
					The Total UI Number Delay = One Clock Cycle UI Delay Number x SSPRQ_UI_DLY_CTRL_LANE[4:0]	
	10	0	r/w	pt_tx_ssprq_inv_lane	TX SSPRQ Test Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	[9:8]	0	r/w	RESERVED		
	7	0	r/w	pt_tx_prbs_inv_lane	PRBS Pattern Inversion	internal
					0: normal output	
					1: inverted output	
	6	0	r/w	pt_tx_prbs_gray_en_lane	PRBS PAM4 Gray Code Enable	internal
					0: normal PRBS data	
					1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q	
	5	0	r/w	PT_TX_RST_LANE	PHY Test TX Reset	
					 0: Not reset mode	
					1: This is a reset signal to PHY Test TX. Once its set to 1, all registers in PHY Test TX are cleared.	
	4	0	r/w	TX_TRAIN_POLY_SEL_FM_PIN_LANE	Tx training LFSR Pattern Polynomial Select	
					0: Fixed LFSR polynomial selection. LANE 0 always uses first LFSR. LANE3 always uses latest LFSR.	
					1: Control from PIN PIN_TX_TRAIN_POLY_SEL	
	[3:2]	2'h0	r/w	PT_TX_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after (pt_tx_en_lane=1 or pt_trx_en_lane=1)	
					2'b01: enable PT after (pt_tx_en_lane=1 or pt_trx_en_lane=1) and normal_state_ready = 1	
					2'b10: enable PT after (pt_tx_en_lane=1 or pt_trx_en_lane=1) and pt_phyready_force = 1	
					Others: Reserved	
	1	0	r/w	tx_train_pat_force_lane	TX Training Pattern Force	internal
					0: TX pattern is selected by tx_train_pat_sel	
					1: TX pattern is selected by pt_tx_pattern_sel	
					This bit is only valid when tx_train_en = 1.	
	0	0	r/w	pt_tx_mode2_rst_dis_lane	Disable Tx Pattern Reset When PHY Test Enable Mode 2	internal
					0: not disable	
					1: disable	
						
	# addr = 0x449c			phytest_tx1	PHYTEST Control Registers 1	
	[31:0]	32'h0	r/w	PT_TX_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x44a0			phytest_tx2	PHYTEST Control Registers 2	
	[31:0]	32'h0	r/w	PT_TX_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x44a4			phytest_tx3	PHYTEST Control Registers 3	
	[31:16]	16'h0	r/w	PT_TX_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x44a8			phytest_tx4	PHYTEST Control Registers 4	
	[31:0]	32'hffffffff	r/w	pt_tx_prbs_seed_lane[31:0]	PRBS Seed	internal
						
	# addr = 0x44ac			input_tx_pin_reg4_lane	Input Interface Tx Lane Reg4	
	[31:27]	0	r/w	RESERVED		
	26	0	r/w	power_state_p2_lane	P2 Power State	internal
					Set value of power_state_p2 when register power_state_p2_fm_reg is 1 or in isolation/scan mode.	
	25	0	r/w	power_state_p2_fm_reg_lane	Force Value Of Power_state_p2 From Register	internal
	24	0	r/w	papta_train_enable_lane	PAPTA Transmitter Train Enable	internal
					1'b0: The local PHY ceases any transmitter adaptation processes currently in progress.	
					1'b1: The local PHY is beginning its PAPTA transmitter adaptation processes.	
	23	0	r/w	papta_train_enable_fm_reg_lane	Force Value Of Papta_train_enable_lane From Register	internal
	[22:15]	0	r/w	RESERVED		
	14	0	r/w	refclk_dis_lane	Reference Clock Disable	internal
					Set value of refclk_dis when register refclk_dis_fm_reg is 1 or in isolation/scan mode.	
					1: Disable reference clock	
					0: Not disable reference clock	
	13	0	r/w	refclk_dis_fm_reg_lane	Refclk_dis Control From Register Selection.	internal
					1: Controlled by register refclk_dis	
					0: Controlled by PIN_REFCLK_DIS ( PHY_ISOLATE_MODE=0) or by register refclk_dis (PHY_ISOLATE_MODE=1) or by PIPE logic (PIN_PIPE_SEL=1)	
	12	0	r	pin_refclk_dis_rd_lane	PIN Referece Clock Disable Value	internal
	11	0	r/w	refclk_dis_ack_force_lane	PIN_REFCLK_DIS_ACK Control From Register Selection	internal
					0: PIN_REFCLK_DIS_ACK is controlled by internal logic	
					1: PIN_REFCLK_DIS_ACK is controlled by register value refclk_dis_ack	
	10	0	r/w	refclk_dis_ack_lane	PIN_REFCLK_DIS_ACK Value	internal
					Valid only when register refclk_dis_ack_forceis 1.	
	[9:8]	0	r/w	RESERVED		
	7	0	r/w	strx_train_cmd_in_fm_reg_lane	Force Value Of Strx_Train_Cmd_In From Register	internal
	6	0	r/w	strx_train_en_in_lane	Strx_Train_En_In	internal
					Set value of strx_train_en_in when register strx_train_en_in_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	strx_train_en_in_fm_reg_lane	Force Value Of Strx_Train_En_in From Register	internal
	4	0	r/w	strx_train_pat_en_in_lane	Strx_Train_Pat_En_In	internal
					Set value of strx_train_pat_en_in when register strx_train_pat_en_in_fm_reg is 1 or in isolation/scan mode.	
	3	0	r/w	strx_train_pat_en_in_fm_reg_lane	Force Value Of Strx_Train_Pat_En_in From Register	internal
	[2:1]	0	r/w	strx_train_pat_code_sel_in_lane[1:0]	Strx_Train_Pat_Code_Sel_In	internal
					Set value of strx_train_pat_code_sel_in when register strx_train_pat_code_sel_in_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	strx_train_pat_code_sel_in_fm_reg_lane	Force Value Of Strx_Train_Pat_Code_Sel_In From Register	internal
						
	# addr = 0x44b0			input_tx_pin_reg5_lane	Input Interface Tx Lane Reg5	
	[31:0]	0	r/w	strx_train_cmd_in_lane[31:0]	Strx_Train_Cmd_In	internal
					Set value of strx_train_cmd_in when register strx_train_cmd_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x44b4			input_tx_pin_reg6_lane	Input Interface Tx Lane Reg6	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	tx_coeff_valid_fm_reg_lane	Force Value Of Tx_coeff From Register	internal
	19	0	r/w	tx_coeff_valid_lane	Force Value Of Tx_coeff_Valid	internal
	18	0	r/w	tx_coeff_fm_reg_lane	Force Value Of Tx_coeff From Register	internal
	[17:0]	18'h0	r/w	tx_coeff_lane[17:0]	Tx Co-efficient	internal
					Set value of tx_coeff when register tx_coeff_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x44b8			input_tx_pin_reg7_lane	Input Interface Tx Lane Reg7	
	[31:29]	3'h0	r/w	tx_margin_lane[2:0]	Tx Margin	internal
					Set value of tx_margin when register tx_margin_fm_reg is 1 or in isolation/scan mode.	
	28	0	r/w	tx_margin_fm_reg_lane	Force Value Of Tx_margin From Register	internal
	27	0	r/w	tx_swing_lane	Tx Swing	internal
					Set value of tx_swing when register tx_swing_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	tx_swing_fm_reg_lane	Force Value Of Tx_swing From Register	internal
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	[19:15]	0	r/w	RESERVED		
	14	0	r/w	tx_vcmhold_en_lane	Tx Common Mode Voltage Hold Enable	internal
					Set value of tx_vcmhold_en when register tx_vcmhold_en_fm_reg is 1 or in isolation/scan mode.	
	13	0	r/w	tx_vcmhold_en_fm_reg_lane	Force Value Of Tx_vcmhold_en From Registe	internal
	12	0	r/w	txdetrx_en_lane	Tx Detect Rx Enable	internal
					Set value of txdetrx_en when register txdetrx_en_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	txdetrx_en_fm_reg_lane	Force Value Of Txdetrx_en From Register	internal
	10	0	r/w	ana_tx_txdetrx_out_lane	Tx Detect Rx Out	internal
					Set value of ana_tx_txdetrx_out when register ana_tx_txdetrx_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_tx_txdetrx_out_fm_reg_lane	Force Value Of Ana_tx_txdetrx_out From Register	internal
	[8:0]	0	r/w	RESERVED		
						
	# addr = 0x4500			pm_ctrl_rx_lane_reg1_lane	Power Control RX Lane Register1	
	31	0	r/w	ana_pu_rx_force_lane	Force PU_RX To Use Register Value Ana_pu_rx	internal
					0: controlled by internal logic. PU_RX is gated by PU_PLL.	
					1: use register ana_pu_rx	
	30	0	r/w	ana_pu_rx_lane	Powre Up RX.	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	29	0	r/w	ana_pu_sq_lane	Analog Power Up Squetch Detector	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	28	0	r/w	pu_sq_force_lane	Force ANA_PU_SQ To Use Register Value	internal
					0: controlled by logic	
					1: use register ana_pu_sq value	
	27	0	r	pin_pu_sq_rd_lane	INT_PU_SQ Value Read	internal
	26	0	r/w	RESERVED		
	25	0	r	rx_init_rd_lane	RX INIT READ Value	internal
	24	0	r	PLL_READY_RX_LANE	Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX	
	23	0	r/w	reset_dtl_sync_lane	Sync Reset DTL	internal
					Reset DTL function. This bit must follow CDS setting and it is controlled by firmware. It generates sync reset signal. 	
	22	0	r/w	pin_pll_ready_rx_lane	PHY Output Port PIN_PLL_READY_RX	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	21	1	r/w	reset_dtl_lane	Reset DTL	internal
					Reset DTL function. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	20	1	r/w	dtl_clk_off_lane	DTL Clock Off	internal
					Turn off DTL clock. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	19	0	r/w	RX_INIT_DONE_LANE	Rx Initial Sequence Done.	
					Indicate Rx initial sequence is done. This bit must follow power control or speed change sequence and it is controlled by firmware.	
	18	0	r	pin_pu_rx_rd_lane	PIN PU_RX Value Read	internal
	17	0	r/w	ana_rx_dtl_loop_freeze_lane	Analog DTL Loop Freeze	internal
					0: analog DTL loop is on	
					1: analog DTL loop is freeze	
	16	0	r/w	rx_clk_en_lane	Rx Global Clock Enable	internal
					This signal is used for global control of RX clock_gen blocks. This bit must follow power control or speed change sequence and it is controlled by firmware	
	15	0	r/w	ana_pu_rx_dly_lane	Powre Up RX Delay	internal
					This bit must follow power control or speed change sequence and it is controlled by firmware.	
	14	0	r/w	pll_ready_rx_prot_clear_lane	PLL_READY_RX Hardware Protection Clear Register	internal
					If value equals to 1, hardware PLL_READY_RX protection is cleared. It should follow PM control sequence 	
	13	1	r/w	pll_ready_rx_prot_en_lane	PLL_READY_RX Hardware Protection Enable Register	internal
					1'b0: Hardware protection for PLL_READY_RX not enabled, reg_pin_pll_ready_tx directly controls PIN_PLL_READY_RX	
					1'b1: Hardware protection for PLL_READY_RX enabled, pll_ready_tx_protected from hardware controls PIN_PLL_READY_RX	
	12	0	r/w	rx_init_done_prot_clear_lane	RX_INIT_DONE Hardware Protection Clear Register	internal
					If value equals to 1, hardware RX_INIT_DONE protection is cleared. It should follow PM control sequence 	
	11	1	r/w	rx_init_done_prot_en_lane	RX_INIT_DONE Hardware Protection Enable Register	internal
					1'b0: Hardware protection for RX_INIT_DONE not enabled, reg_rx_init_done directly controls PIN_RX_INIT_DONE	
					1'b1: Hardware protection for RX_INIT_DONE enabled, rx_init_done_protected from hardware controls PIN_RX_INIT_DONE	
	10	0	r/w	rx_main_clk_on_lane	Rx Main Path Clock On	internal
	9	1	r/w	rx_main_clk_en_lane	Rx Main Path Clock Enable	internal
	8	0	r/w	rx_main_clk_rst_lane	Rx Main path Reset	internal
	[7:4]	4'h5	r/w	RX_SELMUFF_LANE[3:0]	Select Final Multiple Frequency.	
					Sets final coefficient value for receiver CDR frequency loop. The bandwidth setting can be managed with respect to the data rate.	
					4'b0000: 1/64 (largest bandwidth)	
					4'b0001: 1/128	
					4'b0010: 1/256	
					4'b0011: 1/512	
					4'b0100: 1/1024	
					4'b0101: 1/2048	
					4'b0110: 1/4096	
					4'b0111: 1/8192	
					4'b1000: 1/16384	
					4'b1001: 1/32768(smallest bandwidth)	
					Others reserved	
					This setting is used for PHY_GEN_RX=0	
	[3:0]	4'h4	r/w	RX_SELMUFI_LANE[3:0]	Select Initial Multiple Frequency.	
					Sets the initial bandwidth value for the receiver CDR frequency loop. This bandwidth is used during acquisition. The bandwidth setting can be managed with respect to the data rate.	
					4'b0000: 1/64 (largest bandwidth)	
					4'b0001: 1/128	
					4'b0010: 1/256	
					4'b0011: 1/512	
					4'b0100: 1/1024	
					4'b0101: 1/2048	
					4'b0110: 1/4096	
					4'b0111: 1/8192	
					4'b1000: 1/16384	
					4'b1001: 1/32768(smallest bandwidth)	
					Others reserved	
					When the training mode is disabled, RX_SETMUFI_LANE controls the CDR frequency loop setting, and RX_SELMUFF_LANE is not used.	
					RX_SELMUFI and RX_SELMUFF must be programmed to the same values.	
					A smaller number gives a higher loop bandwidth.	
					The ratio between RX_SELMUPF_LANE and RX_SELMUFF_LANE provides a damping factor.	
					This setting is used for PHY_GEN_RX=0	
						
	# addr = 0x4504			rx_system_lane		
	31	0	r/w	RX_SEL_BITS_LANE	Select Rx Data Bus Width	
					1'b0: 40-bit when PAM2_EN is 1, 80-bit when PAM2_EN is 0	
					1'b1: 32-bit when PAM2_EN is 1, 64-bit when PAM2_EN is 0	
	30	0	r/w	TRX_RXCLK_SEL_LANE	Select PLL Source For Rx	
					Select the PLL source for Rx.	
					0: Rx PLL is from PLL_RS	
					0: Rx PLL is from PLL_TS	
	29	1	r/w	train_rx_sel_bits_lane	Select Rx Data Bus Width For Tx Training	internal
					1'b0: 160-bit when PAM4 and Quarter Rate mode, 80-bit when PAM4 mode, Other is 40-bit	
					1'b1: 128-bit when PAM4 and Quarter Rate mode, 64-bit when PAM4 mode, Other is 32-bit	
	[28:3]	0	r/w	RESERVED		
	[2:1]	0	r/w	rx_data_width_lane[1:0]	Rx Data Width	internal
					00: 16 or 20 bits.	
					01: 32 or 40 bits.	
					10: 64 or 80 bits.	
					11: 128 or 160 bits.	
	0	0	r/w	RX_PAM2_EN_LANE	Rx PAM2 Enable	
					0: PAM4	
					1: PAM2	
						
	# addr = 0x4508			input_rx_pin_reg0_lane	Input Interface Register For Rx Lane0	
	[31:16]	16'h0	r/w	reserved_input_rx_lane[15:0]	Rx Reserved Input	internal
					Set value of reserved_input_rx when register reserved_input_rx_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	reserved_input_rx_fm_reg_lane	Force Value Of Reserved_input_rx From Register	internal
	[14:9]	6'h0	r/w	PHY_GEN_RX_LANE[5:0]	PHY Rx Speed Generation	
					Set value of phy_gen_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	ENUM				SerDes mode:	
					0h: 1.25 Gbps	
					1h: 3.125 Gbps	
					2h: 5.15625 Gbps	
					3h: 6.25 Gbps	
					4h: 10.3125 Gbps	
					5h: 12.1875 Gbps	
					6h: 12.5 Gbps	
					7h: 25.78125 Gbps	
					8h: 27.5 Gbps	
					9h: 28.125 Gbps	
					ah: 53.125 Gbps	
					bh: 56.25 Gbps	
					ch: 2.5 Gbps	
					dh: 20.625 Gbps	
	8	0	r/w	phy_gen_rx_fm_reg_lane	Force Value Of Phy_gen_rx From Register	internal
	[7:5]	3'h0	r/w	rx_acjtag_hyst_lane[2:0]	Rx Acjtage Hyst	internal
					Set value of rx_acjtag_hyst when register rx_acjtag_hyst_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	rx_acjtag_hyst_fm_reg_lane	Force Value Of Rx_acjtag_hyst From Register	internal
	3	0	r/w	RESERVED		
	2	0	r/w	reset_core_fm_pipe_rx_lane	Rx Reset Core From Pipe	internal
	1	0	r/w	pu_rx_lane	Power Up Rx	internal
					Set value of pu_rx when register pu_rx_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_rx_fm_reg_lane	Force Value Of Pu_rx From Register	internal
						
	# addr = 0x450c			input_rx_pin_reg1_lane	Input Interface Register For Rx Lane1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	rx_dc_term_en_lane	Enable Analog Dc Termination During Normal Function Model	internal
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	rx_dc_term_en_fm_reg_lane	Force Using Register Rx_dc_term_en_lane	internal
	[23:20]	4'h0	r/w	ana_rx_dn2floop_lane[3:0]	Analog RX DN Indicator To Frequency Loop	internal
					Set value of ana_rx_dn2floop when register ana_rx_dn2floop_fm_reg is 1 or in isolation/scan mode.	
	[19:16]	4'h0	r/w	ana_rx_up2floop_lane[3:0]	Analog RX UP Indicator To Frequency Loop	internal
					Set value of ana_rx_up2floop when register ana_rx_up2floop_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_rx_dn2floop_fm_reg_lane	Analog RX DN Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_dn2floop from register ana_rx_dn2floop.	
	14	0	r/w	ana_rx_up2floop_fm_reg_lane	Analog RX UP Indicator To Frequency Loop From Register	internal
					Force value of ana_rx_up2floop from register ana_rx_up2floop.	
	13	0	r/w	rx_acjtag_initn_fm_reg_lane	Force Value Of Rx_acjtag_initn From Register	internal
	12	0	r/w	rx_acjtag_initn_lane	Rx Acjtage Initn	internal
					Set value of rx_acjtag_initn when register rx_acjtag_initn_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	rx_acjtag_initp_fm_reg_lane	Force Value Of Rx_acjtag_initp From Register	internal
	10	0	r/w	rx_acjtag_initp_lane	Rx Acjtage Initp	internal
					Set value of rx_acjtag_initp when register rx_acjtag_initp_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	rx_acjtag_mode_fm_reg_lane	Force Value Of Rx_acjtag_mode From Register	internal
	8	0	r/w	rx_acjtag_mode_lane	Rx Acjtag Mode	internal
					Set value of rx_acjtag_mode when register rx_acjtag_mode_fm_reg is 1 or in isolation/scan mode.	
	7	0	r/w	RX_INIT_LANE	Rx Initial 	
					Set value of rx_init when register rx_init_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	rx_init_fm_reg_lane	Force Value Of Rx_init From Register	internal
	5	0	r/w	SYNC_DET_EN_LANE	Sync Detect Enable.	
					0: Not enabled	
					1: Enabled	
	4	0	r/w	sync_det_en_fm_reg_lane	Force Value Of Sync_det_en From Register	internal
	3	0	r/w	rx_train_enable_lane	Rx Training Enable	internal
					Set value of rx_train_enable when register rx_train_enable_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_train_enable_fm_reg_lane	Force Value Of Rx_train_enable From Register	internal
	1	0	r/w	rx_hiz_lane	Rx High-Z	internal
					Set value of rx_hiz when register rx_hiz_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	rx_hiz_fm_reg_lane	Force Value Of Rx_hiz From Register	internal
						
	# addr = 0x4510			input_rx_pin_reg2_lane	Input Interface Register For Rx Lane2	
	[31:29]	0	r/w	rx_acjtag_dcbias_lane[2:0]	Rx Acjtag Dc Bias Selection	internal
	28	0	r/w	rx_acjtag_dcbias_fm_reg_lane	Force Using Register Rx_acjtag_dcbias_lane	internal
	27	0	r/w	packet_sync_en_lane	Packet Sync Enable	internal
					Set value of packet_sync_en when register Packet_sync_en_fm_reg is 1 or in isolation/scan mode.	
	26	0	r/w	packet_sync_en_fm_reg_lane	Force Value Of Packet_sync_en From Register	internal
	25	0	r/w	RESERVED		
	24	0	r/w	rx_acjtag_init_clk_lane	Rx Acjtage Init Clock	internal
					Set value of rx_acjtag_init_clk when register rx_acjtag_init_clk_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	rx_acjtag_init_clk_fm_reg_lane	Force Value Of Rx_acjtag_init_clk From Register	internal
	22	0	r/w	pu_sq_lane	Power Up SQ	internal
					Set value of pu_sq when register pu_sq_fm_reg is 1 or in isolation/scan mode.	
	21	0	r/w	pu_sq_fm_reg_lane	Force Value Of Pu_sq From Register	internal
	[20:11]	0	r/w	RESERVED		
	10	0	r/w	ana_rx_sq_out_lane	Rx Sq Output	internal
					Set value of ana_rx_sq_out when register ana_rx_sq_out_fm_reg is 1 or in isolation/scan mode.	
	9	0	r/w	ana_rx_sq_out_fm_reg_lane	Force Value Of Ana_rx_sq_out From Register	internal
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	eye_open_en_lane	Eye Open Enable	internal
					Set value of eye_open_en when register eye_open_en_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	eye_open_en_fm_reg_lane	Force Value Of Eye_open_en From Register	internal
	4	0	r/w	rx_acjtag_ac_fm_reg_lane	Force Value Of Rx_acjtag_ac From Register	internal
	3	0	r/w	rx_acjtag_ac_lane	Rx Acjtage AC	internal
					Set value of rx_acjtag_ac when register rx_acjtag_ac_fm_reg is 1 or in isolation/scan mode.	
	2	0	r/w	rx_acjtag_en_fm_reg_lane	Force Value Of Rx_acjtag_en From Register	internal
	1	0	r/w	rx_acjtag_en_lane	Rx Acjtage Enable	internal
					Set value of rx_acjtag_en when register rx_acjtag_en_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	RESERVED		
						
	# addr = 0x4514			spd_ctrl_rx_lane_reg1_lane	Speed Control Rx Lane Register 1	
	[31:26]	6'h0	r	pin_phy_gen_rx_rd_lane[5:0]	Rx GEN Value Read	internal
	[25:16]	0	r/w	RESERVED		
	[15:10]	6'h0	r	pin_phy_gen_max_rx_rd_lane[5:0]	Rx GEN Max Value Read	internal
	9	0	r/w	RESERVED		
	8	0	r/w	phy_gen_max_rx_fm_reg_lane	Force Value Of Phy_gen_max_rx From Register	internal
	[7:2]	6'h9	r/w	phy_gen_max_rx_lane[5:0]	PHY Maximum Rx Speed Generation	internal
					Set value of phy_gen_max_rx when register phy_gen_rx_fm_reg is 1 or in isolation/scan mode.	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4518			dig_rx_rsvd_reg0	Digital RX Reserved Register 0	
	[31:16]	16'h0	r/w	dig_rx_rsvd0_lane[15:0]	Digital RX Reserved Register 0	internal
	[15:0]	16'h0	r/w	dig_rx_int_rsvd0_lane[15:0]	Digital RX Internal Reserved Register 0	internal
						
	# addr = 0x451c			clkgen_rx_lane_reg1_lane	Clock Gen Rx Lane Reg1	
	31	0	r/w	RESERVED		
	30	1	r/w	ana_rxclk_inv_lane	Analog Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus in digital wrapper. 	
	29	1	r/w	pin_rx_clk_on_lane	Clock Enable For PIN_RXDCLK	internal
					0: Not enabled	
					1: Enabled	
	28	0	r/w	RESERVED		
	27	1	r/w	frame_sync_det_clk_en_lane	Clock Enable For Frame_sync_det  Clock	internal
					0: Not enabled	
					1: Enabled	
	26	0	r/w	rst_frame_sync_det_clk_lane	Software Reset For Frame_sync_de_clk Clock Domain	internal
					0: Not reset	
					1: Reset	
	25	0	r/w	rxdclk_ah_lane	Receiver Data Clock Active High.	internal
					0: Normal (rising edge strobes parallel data).	
					1: Inverted (falling edge strobes parallel data).	
					This control selects a normal or inverted clock to be used for the parallel receive data bus. This provides some ability to fix timing related problems at the parallel interface. The clock loading is often higher than the data bus loading which affects the clock to data timing	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	pt_rx_clk_en_lane	Force Phytest RX Clock Enable.	internal
					Force phytest RX clock enable. This bit has highest priority.	
	21	0	r/w	rx2tx_lpbk_rx_clk_en_lane	Force RX To TX Loop Back Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	20	0	r/w	rst_rx2tx_lpbk_rx_clk_lane	Reset RX To TX Loop Back Clock	internal
	19	0	r/w	rst_sq_mcu_clk_lane	Reset SQ Filter Clock 	internal
	18	0	r/w	dtl_floop_clk_off_lane	DTL Frequency Loop Clock Off	internal
					Turn off DTL frequency loop clock	
	17	0	r/w	dtl_floop_clk_en_lane	DTL Frequency Loop Clock Enable	internal
					Force DTL frequency loop clock enable. This bit has highest priority.	
	16	0	r/w	rx2pll_lpbk_pll_clk_en_lane	Force RX To TX Loop Back TX Clock Enable.	internal
					Force RX to TX loop back TX clock enable. This bit has highest priority.	
	15	0	r/w	rst_rx2pll_lpbk_pll_clk_lane	Reset RX To TX Loop Back TX Clock	internal
	14	0	r/w	rx2pll_lpbk_rx_clk_en_lane	Force RX To PLL Loop Back Rx Clock Enable.	internal
					Force RX to TX loop back clock enable. This bit has highest priority.	
	13	0	r/w	rst_rx2pll_lpbk_rx_clk_lane	Reset RX To PLL Loop Back Rx Clock	internal
	[12:11]	0	r/w	RESERVED		
	[10:8]	0	r/w	rxdclk_nt_sel_lane[2:0]	Rxdclk_nt_sel From Register Value	internal
	7	0	r/w	RESERVED		
	6	0	r/w	rxdclk_nt_sel_fm_reg_lane	Force Value Of Rxdclk_nt_sel_lane From Register	internal
	[5:3]	0	r	pin_rxdclk_nt_sel_rd_lane[2:0]	PIN_RXDCLK_NT_SEL Read Register	internal
					3'b000: output 8T	
					3'b001: output 32T	
					3'b010: output 33T	
					3'b011: output 34T	
					3'b100: output 16T	
					Others: reserved	
	2	0	r/w	RXDCLK_25M_EN_LANE	Clock Enable For PIN_RXDCLK_25M	
	1	0	r/w	RXDCLK_NT_EN_LANE	Clock Enable For PIN_RXDCLK_NT	
	0	0	r/w	RXDCLK_4X_EN_LANE	Clock Enable For PIN_RXDCLK_4X	
						
	# addr = 0x4520			frame_sync_det_reg0	Frame Sync Detection Reg0	
	[31:30]	2'h3	r/w	frame_det_midd_level_lane[1:0]	Middle Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	[29:28]	2'h3	r/w	frame_det_side_level_lane[1:0]	Side Level For Frame Detection	internal
					0: all bits are used for checking	
					1: 1 bit is ignored	
					2: 2 bits are ignored	
					3: 3 bits are ignored	
	27	0	r/w	FRAME_LOCK_SEL_LANE	Frame Lock Select	
					0: use internal generated frame lock signal	
					1: use PIN_TX_TRAIN_ENABLE as frame_lock	
	[26:24]	3'h1	r/w	good_marker_num_lane[2:0]	Good Frame Marker Number	internal
					When good marker number is reached, frame is locked	
	[23:21]	3'h4	r/w	bad_marker_num_lane[2:0]	Bad Frame Marker Number	internal
					When bad marker number is reached, frame is unlocked	
	[20:12]	0	r/w	RESERVED		
	11	1	r/w	frame_end_sel_lane	Frame End Selection For Frame Detection	internal
					0: use one cycle frame end	
					1: use three cycle frame end	
	10	1	r/w	FRAME_REALIGN_MODE_LANE	Realign Mode Select	
					0: realign any time	
					1: realign when frame_det_window is high	
	9	0	r/w	FRAME_DET_MODE_LANE	Frame Lock Detection Mode	
					0: good_marker_num_lane and bad_marker_num_lane are used	
					1: PIN_TX_TRAIN_FRAME_LOCK_DETECTED is high when frame marker is detected	
	8	0	r/w	align_stat_rd_req_lane	Align Status Read Request	internal
					The frame_sync detect status is saved to register for read at the rising edge of this signal.	
	7	0	r	word_found_lane	Word Align Found Indicator	internal
					0: Word not found	
					1: Word found	
					This is a latched version of word detected. Toggle ALIGN_STAT_RD_REQ from 0 to 1 to 0 to clear this flag.	
	6	0	r	FRAME_FOUND_LANE	Frame Found Indicator	
					Indicates that a TX training frame marker has been found. It can be cleared by register align_stat_rd_req	
	5	0	r	frame_lock_lane	Frame Lock Indicator	internal
					Indicates that frame lock	
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x4524			frame_sync_det_reg1	Frame Sync Detection Reg1	
	[31:16]	0	r	frame_align_level_lane[15:0]	Frame Alignment Level Register Readout	internal
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x4528			frame_sync_det_reg2	Frame Sync Detection Reg2	
	[31:16]	0	r	align_pos_lane[79:64]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x452c			frame_sync_det_reg3	Frame Sync Detection Reg3	
	[31:0]	0	r	align_pos_lane[63:32]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x4530			frame_sync_det_reg4	Frame Sync Detection Reg4	
	[31:0]	0	r	align_pos_lane[31:0]	Data Alignment Position	internal
					Alignment position for frame marker detection, sync detection or word alignment	
						
	# addr = 0x4534			input_rx_pin_reg7_lane	Input Interface Register For Rx Lane7	
	[31:20]	0	r/w	RESERVED		
	[19:12]	8'h0	r/w	ana_rx_ana_rsvd_out_lane[7:0]	Analog Rx Reserved Output	internal
					Set value of ana_rx_ana_rsvd_out when register ana_rx_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_rx_ana_rsvd_out_fm_reg_lane	Force Value Of Ana_rx_ana_rsvd_out From Register	internal
	[10:0]	0	r/w	RESERVED		
						
	# addr = 0x4538			rx_ana_rsvd_reg0	Rx Analog Reserved Register0	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	rx_ana_rsvd_out_rd_lane[7:0]	RX_ANA_RSVD_OUT Value	internal
	[15:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	ana_rx_ana_rsvd_in_lane[7:0]	Analog RX Reserved PIN Control	internal
						
	# addr = 0x453c			input_rx_pin_reg3_lane	Input Interface Register For Rx Lane3	
	[31:25]	7'h0	r/w	margin_offset_lane[6:0]	Lane Margin Offset	internal
					Set value of margin_offset when register margin_offset_fm_reg is 1 or in isolation/scan mode.	
	24	0	r/w	margin_offset_fm_reg_lane	Lane Margin Offset Force	internal
	23	0	r/w	margin_offset_chg_lane	Lane Margin Offset Change	internal
					Set value of margin_offset_chg when register margin_offset_chg_fm_reg is 1 or in isolation/scan mode.	
	22	0	r/w	margin_offset_chg_fm_reg_lane	Lane Margin Offset Change Force	internal
	21	0	r/w	margin_type_lane	Lane Margin Offset Type	internal
					Set value of margin_type when register margin_type_fm_reg is 1 or in isolation/scan mode.	
	20	0	r/w	margin_type_fm_reg_lane	Lane Margin Offset Type Force	internal
	19	0	r/w	margin_en_lane	Lane Margin Offset Enable	internal
					Set value of margin_en when register margin_en_fm_reg is 1 or in isolation/scan mode.	
	18	0	r/w	margin_en_fm_reg_lane	Lane Margin Offset Enable Force	internal
	17	0	r/w	margin_dir_lane	Lane Margin Offset Direction	internal
					Set value of margin_dir when register margin_dir_fm_reg is 1 or in isolation/scan mode.	
	16	0	r/w	margin_dir_fm_reg_lane	Lane Margin Offset Direction Force	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:2]	4'h0	r/w	rx_preset_hint_lane[3:0]	Rx Present Hint	internal
					Set value of rx_preset_hint when register rx_preset_hint_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	rx_preset_hint_fm_reg_lane	Force Value Of Rx_preset_hint From Register	internal
	0	0	r/w	RESERVED		
						
	# addr = 0x4540			rx_lane_interrupt	RX Lane Interrupt Register	
	31	0	r/w	rx_sft_rst_chg_rising_isr_lane	RX soft reset rising edge interrupt to MCU	internal
	30	0	r/w	rx_sft_rst_chg_falling_isr_lane	RX soft reset falling interrupt to MCU	internal
	29	0	r/w	frame_lock_isr_lane	Frame Lock Interrupt To MCU	internal
					To indicate frame marker lock after detecting reg_good_marker_num of frame marker	
	28	0	r/w	frame_unlock_isr_lane	Frame Unlock Interrupt To MCU	internal
					To indicate frame lock lost after detecting reg_bad_marker_num_lane of frame marker	
	27	0	r/w	lane_margin_en_isr_lane	Lane Margin Enable Interrupt To MCU	internal
					To indicate PIPE sends out lane margin enable signal.	
	[26:0]	0	r/w	RESERVED		
						
	# addr = 0x4544			rx_lane_interrupt_mask	RX Lane Interrupt Mask Register	
	31	0	r/w	rx_sft_rst_chg_rising_mask_lane	RX soft reset rising edge interrupt mask	internal
	30	0	r/w	rx_sft_rst_chg_falling_mask_lane	RX soft reset falling interrupt mask	internal
	29	0	r/w	frame_lock_mask_lane	Frame Lock Interupt Disable	internal
					0: Disable	
					1: Enable	
	28	0	r/w	frame_unlock_mask_lane	Frame Unlock Interupt Disable	internal
					0: Disable	
					1: Enable	
	27	0	r/w	lane_margin_en_mask_lane	Lane Margin Enable Interupt Disable	internal
					0: Enable	
					1: Disable	
	[26:0]	0	r/w	RESERVED		
						
	# addr = 0x4548			rx_data_path_reg	RX Data Path Regiser	
	31	0	r/w	LOCAL_DIG_TX2RX_LPBK_EN_LANE	Parallel Transmit To Receive Loopback Enable	
					0: Not enabled	
					1: Enabled	
					The parallel data received on the transmit data bus for the transmission is looped back to the receive parallel bus and bypasses the majority of the PHY circuits.	
	30	0	r/w	DET_BYPASS_LANE	Bypass Frame Detection And Sync Detection For RXDATA	
					0: Frame detection or sync detection is enabled, PIN_RXDATA has cycle delay from analog, if sync detection is used or frame marker detection is used, this bit must be set to 0	
					1: Directly output analog data, PIN_RXDATA has no cycle delay from analog	
	29	0	r/w	RXD_INV_LANE	Receive Polarity Invert	
					It is receive polarity swap enable.	
					0: No polarity swap	
					1: Polarity Swap (1 becomes 0 and 0 becomes 1)	
					This control allows PCB to select a layout where the plus and minus signals are swapped. Internally the logic can invert the polarity.	
					This inversion comes before the PHY Test logic so the PHY Test module also sees the inversion.	
	28	0	r/w	RXDATA_LATENCY_REDUCE_EN_LANE	Rx Data Path Latency Reduction Enable	
					Reduce Rx Data Path Latency By One Clock Cycle For Data Rate Under 12Gbps For Backward Compatible	
					0: Rx data path latency is not reduced	
					1: Rx data path latency is reduced	
	27	0	r/w	rxd_msb_lsb_swap_lane	Receiver PAM4 Symbol Of Analog Data MSB LSB Swap	internal
	26	0	r/w	rxdata_gray_code_en_lane	Receiver PAM4 Gray Code Enable	internal
	25	0	r/w	rxdata_pre_code_en_lane	Receiver PAM4 PRE Code Enable	internal
	24	0	r/w	rxdata_msb_lsb_swap_lane	Receiver PAM4 Symbol Of PIN Data MSB LSB Swap	internal
	23	0	r/w	rxdata_gray_code_en_fm_reg_lane	Receiver PAM4 Gray Code Control From Register	internal
	22	0	r/w	rxdata_pre_code_en_fm_reg_lane	Receiver PAM4 PRE Code Control From Register	internal
	21	0	r/w	rxdata_pre_code_msb_lsb_swap_lane	Receiver PAM4 Symbol Of PRE Code MSB LSB Swap	internal
	[20:0]	0	r/w	RESERVED		
						
	# addr = 0x454c			rx_reserved_reg	RX Reserved Register	
	[31:16]	0	r/w	pin_reserved_output_rx_lane[15:0]	PIN_RESERVED_OUTPUT_RX Value	internal
	[15:0]	0	r	pin_reserved_input_rx_rd_lane[15:0]	PIN_RESERVED_INPUT_RX Value	internal
						
	# addr = 0x4558			rx_lane_interrupt_reg1	RX Lane Interrupt Clear Register1	
	31	0	r/w	rx_sft_rst_chg_rising_isr_clear_lane	RX soft reset rising edge interrupt clear	internal
	30	0	r/w	rx_sft_rst_chg_falling_isr_clear_lane	RX soft reset falling edge interrupt clear	internal
	29	0	r/w	frame_lock_isr_clear_lane	Frame Lock Interrupt Clear	internal
	28	0	r/w	frame_unlock_isr_clear_lane	Frame Unlock Interrupt Clear	internal
	27	0	r/w	lane_margin_en_isr_clear_lane	Lane Margin Enable Interrupt Clear	internal
	[26:0]	0	r/w	RESERVED		
						
	# addr = 0x455c			dtl_reg4	DTL related register 4	
	[31:13]	0	r/w	RESERVED		
	[12:0]	13'h0	r/w	dtl_clamp_foffs_lane[12:0]	DTL Frequency Offset Clamping Reset Value	internal
					When dtl_clamping_en_lane = 0 and dtl_clamp_rst_mode_lane[1:0] = 0, frequency offset is reset to dtl_clamp_foffs[9:0]. unit is 1.9ppm	
						
	# addr = 0x4560			dtl_reg0	DTL related register 0	
	31	0	r/w	sel_mu_f_lane	Select Mu Phase Selector And Frequency Selector	internal
					0: select initial u Phase selector and u Frequency selector	
					1: select final u Phase selector and u Frequency selector	
					This field is taken as asynchronous signal.	
	30	0	r/w	dtl_floop_freeze_lane	DTL Frequency Loop Freeze	internal
					This signal freezes the update of CDR phase and frequency loops.	
					0: Not freeze	
					1: Freeze	
					This field is taken as asynchronous signal.	
	29	0	r	dtl_clamping_triggered_lane	DTL Frequency Offset Clamping Triggered	internal
					0: DTL frequency offset never reaches the clamping range	
					1: DTL frequency offset reaches the clamping range	
					This register bit is used to indicate if the frequency offset ever reaches the DTL clamping range. It is a level signal and can be cleared by register clear_dtl_clamping_triggered_lane.                     	
	28	0	r	rx_ssc_found_lane	Spread Spectrum Clock Found.	internal
					0: No SSC detected on received data	
					1: SSC was detected on received data	
	27	0	r/w	dtl_clamping_en_lane	DTL Frequency Offset Clamping Enable	internal
					0: when saturated, foffset is reset to the value which is determined by reg_dtl_clamp_rst_mode_lane[1:0]	
					1: when saturated, foffset is hold	
					This field is taken as asynchronous signal.	
	[26:24]	3'h6	r/w	dtl_clamping_sel_lane[2:0]	DTL Frequency Offset Clamping Setting	internal
	ENUM				When reg_dtl_clamping_scale_lane is 0	
					3'b000: 14000ppm (14/1024)	
					3'b001: 12000ppm (12/1024)	
					3'b010: 11000ppm (11/1024)	
					3'b011: 10000ppm (10/1024)	
					3'b100: 9000ppm (9/1024)	
					3'b101: 8000ppm (8/1024)	
					3'b110: 7000ppm (7/1024)	
					3'b111: 6000ppm (6/1024)	
	ENUM				When reg_dtl_clamping_scale_lane is 1	
					3'b000: 7000ppm (14/2048)	
					3'b001: 6000ppm (12/2048)	
					3'b010: 5500ppm (11/2048)	
					3'b011: 5000ppm (10/2048)	
					3'b100: 4500ppm (9/2048)	
					3'b101: 4000ppm (8/2048)	
					3'b110: 3500ppm (7/2048)	
					3'b111: 3000ppm (6/2048)	
					This field is taken as static signal.	
	23	0	r/w	dtl_clamping_scale_lane	DTL Clamping Value Scale	internal
					0: not scaled (default)	
					1: 1/2 down scale	
					This field is taken as asynchronous signal.	
	[22:21]	2'h0	r/w	DTL_CLAMPING_RATIO_NEG_LANE[1:0]	DTL Negitive Side Amplitude Clamping Ratio	
					Scale DTL clamping value for negative side from positive side.	
					2'b00: negative side dtl clamping value is same as positive side	
					2'b01: negative side dtl clamping value is1/2 of positive side	
					2'b10: negative side dtl clamping value is 1/4 of positive side	
					2'b11: negative side dtl clamping value is 1/8 of positive side	
					This field is taken as static signal.	
	20	0	r/w	rx_foffset_extraction_en_lane	Receiver Frequency Offset Extraction Enable.	internal
					0: Not enabled	
					1: Enabled	
	19	0	r/w	rx_foffset_extraction_rst_lane	Receiver Frequency Offset Extraction Reset. 	internal
					It is OR'ed with sft_rst_no_reg and reset_dtl	
					0: not reset	
					1: Reset	
	[18:17]	2'h2	r/w	avg_window_lane[1:0] 	Average Window.	internal
					Defines the number of peaks to be averaged for each update during RX offset extraction.	
					2'b00: 256	
					2'b01: 512	
					2'b10: 1024	
					2'b11: 2048	
					The default value is 2h.	
	16	0	r/w	rx_foffset_rd_req_lane	RX Frequency Offset Read Request	internal
					Request to update rx_foffset for register read	
					Rising edge: the frequency offset detector circuit updates the RX frequency offset value for register read.	
					The rx_foffset_rdy goes high when the offset value is ready.	
	15	1	r/w	SSC_DSPREAD_RX_LANE	Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction	
					This field sets the incoming RX signal SSC type for RX frequency offset extraction which can be read out from register rx_foffset_rd. It may have different setting than SSC_DSPREAD_TX.	
					0: Center-spread	
					1: Down-spread	
	14	1	r/w	DTL_FLOOP_EN_LANE	DTL Frequency Loop Enable.	
					This configures the CDR to turn on the frequency loop.	
					This is required to support the reception of SSC, or to handle large frequency offsets between the incoming data and the local clock.	
					0: frequency loop set to initial value	
					1: frequency loop is enabled	
	13	1	r/w	DTL_SQ_DET_EN_LANE	Squelch Detector Enable For DTL	
					This bit gates the squelch detect signal from the analog logic. This is a test mode feature only. 	
					0: CDR tracking works as usual where it depends on the squelch detector signal.	
					1: CDR keeps tracking regardless of squelch detector signal.	
	12	0	r/w	clear_dtl_clamping_triggered_lane	Clear DTL Clamping Status Register	internal
					0: Don't clear	
					1: Clear	
	[11:10]	2'h2	r/w	dtl_clamp_rst_mode_lane[1:0]	DTL Clamping Reset Mode	internal
					When dtl_clamping_en_lane = 0 , frequency offset is reset to:	
					2'b00: dtl_clamp_foffs_lane[12:0]	
					2'b01: init_rxfoffs_lane[12:0]	
					2'b10: wrap around within two clamping value	
					2'b11: wrap around within all range	
	9	0	r/w	dtl_clamping_div16_en_lane	DTL Clamping Value Divided By 16 Enable	internal
					0: backward compatible to previous setting	
					1: clamping point divided by 16	
	8	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	rx_foffset_ssc_bias_lane[7:0]	Receiver Frequency Offset Spread Spectrum Clock Bias.	internal
					SSC BIAS adds additional frequency offset on top of the SSC and value from frequency offset detector circuit.	
					Unit is 1.9 ppm	
						
	# addr = 0x4564			dtl_reg1	DTL related register 1	
	[31:28]	4'h0	r/w	rx_foffset_ready_cnt_lane[3:0]	SSC Detection Window Count. 	internal
					SSC detection result is ready after (rx_foffset_ready_cnt_lane +1) x 4) windows.	
	[27:24]	4'h2	r/w	rx_foffset_ready_thres_lane[3:0]	SSC Detection Threshold.	internal
					If error count < rx_foffset_ready_thres_lane[3:0] during the SSC detection window, SSC is found.	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	[19:16]	4'h2	r/w	rx_foffset_ssc_detect_thres_lane[3:0]	Receiver Frequency Offset Spread Spectrum Clock Detect Threshold. 	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:0]	13'h0	r/w	init_rxfoffs_lane[12:0]	Initial RX Frequency Offset	internal
					The unit is 1.9ppm	
						
	# addr = 0x4568			dtl_reg2	DTL related register 2	
	31	0	r	rx_foffset_rdy_lane	Receiver Frequency Offset Ready.	internal
					0: RX frequency offset is not ready to read	
					1: The frequency offset value is ready.	
	[30:18]	0	r	rx_foffset_rd_lane[12:0]	Receiver Frequency Offset Read Value.	internal
					To read extracted frequency offset, rx_foffset_rd_req_lane should be toggled.	
	17	0	r/w	DTL_STEP_MODE_LANE	DTL Step Mode	
					0: Use real step.	
					1: Use majority vote.	
	16	0	r/w	RX_FOFFSET_DISABLE_LANE	Disable Rx Frequency Offset	
					0: frequency offset is added to RX phase interpolator	
					1: frequency offset is added to PLL phase interpolator	
	[15:14]	2'h2	r/w	dtl_clk_mode_lane[1:0]	DTL Clock Mode	internal
					2'b00: Digital DTL clock is same as PLL frequency	
					2'b01: Digital DTL clock is 1/2 PLL frequency	
					2'b10: Digital DTL clock is 1/4 PLL frequency	
					2'b11: Digital DTL clock is 1/8 PLL frequency	
					This field is taken as asynchronous signal.	
	[13:0]	14'h064f	r/w	rx_foffset_extra_m_lane[13:0]	RX Frequency Offset Exctraction SSC Frequency. 	internal
						
	# addr = 0x456c			dtl_reg3	DTL related register 3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'hb	r/w	pm_dis_timer_sel_lane[5:0]	Nnumber Of Frames, Each Frame Is 4 DTL Clock	internal
	23	0	r/w	pm_auto_ctrl_en_lane	1: Enable Pattern Match Enable Control Feature.	internal
					0: Disable pattern match enable control feature, pattern match always enabled.	
	22	1	r/w	pm_dis_timer_on_lane	1: Pattern Match Disable After Number Of Frames Specified By Pm_dis_timer_sel_lane[5:0]	internal
					0: Pattern match disable after a continues number of of all-zero frames have received.	
	21	1	r/w	pm_en_timer_on_lane	1: Pattern Match Resume After Number Of Frames Specified By Pm_en_timer_sel_lane[2:0]	internal
					0: Pattern match resume  after a number of nt-all-zero frames have received.	
	[20:18]	3'h2	r/w	pm_en_timer_sel_lane[2:0]	Select Number Of Frames, Each Frame Is 4 DTL Clock	internal
					3'h0: 8	
					3'h1: 16	
					3'h2: 32	
					3'h3: 64	
					3'h4: 128	
					3'h5: 255	
					Others: 255	
	17	0	r/w	ana_rx_cdr_pattern_en_force_lane	Analog RX CDR Pattern Enable Force	internal
	16	0	r/w	ana_rx_cdr_pattern_en_lane	Analog RX CDR Pattern Enable	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:0]	0	r	rx_extra_ssc_amp_rd_lane[12:0]	RX SSC Amplitude Extracted	internal
					To read extracted SSC amplitude, rx_foffset_rd_req should be toggled.	
						
	# addr = 0x4570			sq_reg0	squelch glitch filter control	
	[31:16]	16'h7	r/w	SQ_LPF_LANE[15:0]	Squelch Glitch Filter Delay For SQ_OUT High Level 	
					When SQ_OUT from analog maintains high level longer than (sq_lpf[15:0]+3)*T_PIN_RXDCLK, SQ_DETECTED becomes high. When SQ_OUT from analog maintains high level shorter than (sq_lpf[15:0]+1)*T_PIN_RXDCLK, SQ_DETECTED stays low, the high pulse of SQ_OUT is filtered out.	
	15	0	r	PIN_RX_SQ_OUT_RD_LANE	Pin Rx Sq Output Read	
					To read value of pin_rx_sq_out	
	14	0	r	PIN_RX_SQ_OUT_LPF_RD_LANE	Pin Rx Sq Low Pass Filter Output Read	
					To read value of pin_rx_sq_out_lpf	
	13	0	r/w	SQ_GATE_RXDATA_EN_LANE	Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.	
					0: do not use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
					1: use sq_out_filtered to gate PIN_RXDATA_LSB/MSB	
	12	0	r/w	SQ_LPF_EN_LANE	Squelch Glitch Filter Enable 	
					0: SQ_DETECTED from analog SQ_OUT directly	
					1: SQ_DETECTED is high when SQ_OUT is high for a certain time.	
	11	1	r/w	INT_SQ_LPF_EN_LANE	Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface	
					0: Select deglitch or non-deglitch analog SQ signal	
					1: Select filtered SQ signal	
	10	1	r/w	sq_detected_gate_en_lane	SQ_DETECTED Gate Enable	internal
					0: SQ_DETECTED is not gated during power on sequence or SQ calibration	
					1: SQ_DETECTED is gated during power on sequence or SQ calibration and its value is decided by register "sq_detected_during_cal"	
	9	1	r/w	sq_detected_during_cal_lane	SQ_DETECTED Value During Power On Sequence Or SQ Calibration	internal
					This value is assigned to SQ_DETECTED during power on sequence or SQ calibration	
	8	0	r/w	SQ_DEGLITCH_EN_LANE	Sq Deglitch Enable	
					0: Don't deglitch analog SQ output	
					1: Deglitch analog SQ output	
	[7:4]	4'h6	r/w	SQ_DEGLITCH_WIDTH_N_LANE[3:0]	Sq Deglitch Filter Width For Negative Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_n cycles of MCU clock.	
	[3:0]	4'h6	r/w	SQ_DEGLITCH_WIDTH_P_LANE[3:0]	Sq Deglitch Filter Width For Positive Pulse	
					This register controls glitch width which can be removed. It removes sq_deglitch_width_p cycles of MCU clock.	
						
	# addr = 0x4580			phytest_rx0	PHYtest Rx Control Register 0	
	[31:30]	2'h0	r/w	PT_RX_EN_MODE_LANE[1:0]	PHY Test Enable Mode	
					2'b00: enable PT after pt_en = 1	
					2'b01: enable PT after pt_en = 1 and normal_state_ready = 1	
					2'b10: enable PT after pt_en = 1 and pt_phyready_force = 1	
					Others: Reserved	
	[29:24]	6'h10	r/w	PT_RX_PATTERN_SEL_LANE[5:0]	PHY Test RX Pattern Select	
					6'h01: User Pattern 80Bit	
					6'h08: Jitter Pattern K28.5	
					6'h09: Jitter Pattern 1T	
					6'h0a: Jitter Pattern 2T	
					6'h0b: Jitter Pattern 4T	
					6'h0c: Jitter Pattern 5T	
					6'h0d: Jitter Pattern 8T	
					6'h0e: Jitter Pattern 10T	
					6'h10: PRBS 7	
					6'h11: PRBS 9	
					6'h12: PRBS 11	
					6'h13: PRBS 11_0	
					6'h14: PRBS 11_1	
					6'h15: PRBS 11_2	
					6'h16: PRBS 11_3	
					6'h17: PRBS 15	
					6'h18: PRBS 16	
					6'h19: PRBS 23	
					6'h1a: PRBS 31	
					6'h1b: PRBS 32	
					Others: Reserved	
					Refer design spec for detail pattern selection	
	23	0	r/w	PT_RX_EN_LANE	PHY Test Enable	
					0: PHY Test disable	
					1: PHY Test enable	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	22	0	r/w	PT_RX_PHYREADY_FORCE_LANE	PHY Test PHY Ready Force	
					0: Not force	
					1: Force PHY ready in PHY Test with 1	
	21	0	r/w	PT_RX_CNT_RST_LANE	PHY Test Pattern Counter Reset	
					0: not reset	
					1: reset	
	20	0	r/w	pt_rx_cnt_pause_lane	PHY Test Pattern Counter Pause	internal
					PT_CNT and PT_ERR_CNT is paused when this register is set	
	19	0	r/w	pt_rx_relock_lane	PHY Test Relock Enable	internal
					0: Disable relock	
					1: Enable relock,	
					This bit is only valid for SAS, USER_80B and JITP. Reset state machine for SAS and USER_80B. And enable 40bit sync detection for JITP.	
	18	0	r/w	pt_rx_sync_mode_lane	PHY Test Sync Mode Select	internal
					For USER 80B Pattern	
					0: No Sync, just check if received pattern is repeat	
					1: sync with 283 pattern at beginning and check if received pattern is exactly reg_pt_user_patter[79:0]	
	17	1	r/w	pt_rx_prbs_load_lane	PRBS Input Select	internal
					0: use previous data to calculate next	
					1: use input rxdata to calculate next	
	16	1	r/w	pt_rx_lock_mode_lane	Lock Mode Selection	internal
					0: PRBS and Jitter pattern lock after total reg_pt_lock_cnt cycles match	
					1: PRBS and Jitter pattern lock after continuous reg_pt_lock_cnt cycles match	
					This bit is only valid for PRBS and Jitter pattern. Other patterns don't have continuous lock.	
	15	0	r/w	pt_rx_prbs_gray_en_lane	PRBS PAM4 Gray Code Enable	internal
					0: normal PRBS data	
					1: Enable 2 bit gray code for PAM4 PRBS13Q and PRBS31Q	
	14	0	r/w	pt_rx_prbs_inv_lane	PRBS Pattern Inversion in PHY RX	internal
					0: normal output	
					1: inverted output	
	13	0	r/w	force_pt_rx_lock_lane	Force PT Lock Indicator	internal
	12	0	r/w	pt_rx_lock_set_lane	Force PT Lock Indicator Value	internal
	11	0	r/w	force_pt_rx_prbs_data_set_lane	Force PHY PRBS Data Selection In TX Train	internal
	10	0	r/w	tx_train_pat_lock_mode_rx_lane	TX Training Pattern Lock Mode	internal
					1: Lock and select PRBS pattern for every training packet	
					0: Only lock and select PRBS once for TX training	
	[9:8]	0	r/w	TX_TRAIN_PAT_SEL_RX_LANE[1:0]	TX Training Pattern Select For RX PRBS Control	
					2'b00: No use	
					2'b01: LFSR11, each lane with same formula and seed for 10G-KR	
					2'b10: LFSR11, each lane with different formula and seed for 100G	
					2'b11: LFSR13, each lane with different formula and seed for 200G	
	[7:0]	8'h40	r/w	PT_RX_LOCK_CNT_LANE[7:0]	PHY Test Pattern Lock Count Threshold	
					PHY Test comparator begins after pt_lock_cnt cycle's lock	
						
	# addr = 0x4584			phytest_rx1	PHYtest Rx Control Register 1	
	[31:0]	32'h0	r/w	PT_RX_USER_PATTERN_LANE[79:48]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x4588			phytest_rx2	PHYtest Rx Control Register 2	
	[31:0]	32'h0	r/w	PT_RX_USER_PATTERN_LANE[47:16]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
						
	# addr = 0x458c			phytest_rx3	PHYtest Rx Control Register 3	
	[31:16]	16'h0	r/w	PT_RX_USER_PATTERN_LANE[15:0]	User Defined Pattern	
					User defined pattern for both 80bit user pattern	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	PT_TRX_EN_LANE	PHY Test Enable	
					0: PHY Test disable for TX and RT	
					1: PHY Test enable for TX and RX	
					Pattern should be selected while PT_EN = 0. When set to 1, this signal clears the pattern and error counts and begins looking for pattern lock. When set to zero this stops the testing and freeze the error and pattern counts.	
	7	0	r/w	PT_RX_RST_LANE	PHY Test RX Reset	
					 0: Not reset mode	
					1: This is a reset signal to PHY Test TX. Once its set to 1, all registers in PHY Test TX are cleared.	
	[6:5]	0	r/w	pt_rx_prbs_data_set_lane[1:0]	PHY PRBS Data Selection In TX Train	internal
	[4:3]	0	r	prbs_data_detected_rx_lane[1:0]	PHY PRBS Detected In TX Train	internal
					2'b00 : PRBS11, PRBS_11_0, PRBS_13_0	
					2'b01 : PRBS_11_1, PRBS_13_1	
					2'b10 : PRBS_11_2, PRBS_13_2	
					2'b11 : PRBS_11_3, PRBS_13_3	
	2	0	r	PT_RX_CNT_READY_LANE	PHY TEST Pattern Count Ready	
					PHY Test Pattern Counter PT_CNT_LANE Reach Maximum Pattern Counter MAX_PT_CNT_LANE	
	1	0	r	PT_RX_PASS_LANE	PHY Test Pass Flag	
					0: 1 or more errors is found or the pattern is not locked	
					1: the pattern is locked and no error is detected	
	0	0	r	PT_RX_LOCK_LANE	PHY Test Pattern Lock Flag	
					0: Pattern detector is not locked onto the pattern	
					1: Pattern detector is locked onto the pattern	
					If the pattern doesn't lock then either the signal quality is low or the pattern provided to the receiver doesn't match the programmed pattern.	
						
	# addr = 0x4590			phytest_rx4	PHYtest Rx Control Register 4	
	[31:16]	0	r	PT_RX_CNT_LANE[47:32]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x4594			phytest_rx5	PHYtest Rx Control Register 5	
	[31:0]	0	r	PT_RX_CNT_LANE[31:0]	PHY Test Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
						
	# addr = 0x4598			phytest_rx6	PHYtest Rx Control Register 6	
	[31:16]	0	r	PT_RX_ERR_CNT_LANE[47:32]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x459c			phytest_rx7	PHYtest Rx Control Register 7	
	[31:0]	0	r	PT_RX_ERR_CNT_LANE[31:0]	PHY Test Error Count	
					The number of error bits encountered after obtaining pattern lock	
						
	# addr = 0x45a0			phytest_rx8	PHYtest Rx Control Register 8	
	[31:16]	16'hffff	r/w	PT_RX_CNT_MAX_LANE[47:32]	PHY Test Maximum Pattern Count	
					The number of 40-bit patterns received since acquiring pattern lock	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x45a4			phytest_rx9	PHYtest Rx Control Register 9	
	[31:0]	32'hffffffff	r/w	PT_RX_CNT_MAX_LANE[31:0]	PHY Test Maximum Pattern Count	
						
	# addr = 0x45a8			sq_reg1	squelch glitch filter control1	
	31	0	r/w	int_sq_det_force_lane	Internal SQ Detect Force	internal
	30	0	r/w	int_sq_det_lane	Internal SQ Detect 	internal
	[29:0]	0	r/w	RESERVED		
						
	# addr = 0x45ac			input_rx_pin_reg4_lane	Input Interface Register For Rx Lane4	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	strx_enable_fm_reg_lane	 Force Value Of  strx_enable From Register	internal
	6	0	r/w	strx_enable_lane	Separation Tx/Rx Mode Enable	internal
					Set value of strx_enable when register strx_enable_fm_reg is 1 or in isolation/scan mode.	
	5	0	r/w	strx_train_cmd_valid_in_fm_reg_lane	 Force Value Of  strx_train_cmd_valid_in From Register	internal
	4	0	r/w	strx_train_cmd_valid_in_lane	Separation Tx/Rx Mode Train Cmd Valid In	internal
					Set value of strx_train_cmd_valid_in when register strx_train_cmd_valid_in_fm_reg is 1 or in isolation/scan mode.	
	3	0	r/w	strx_train_coe_valid_in_fm_reg_lane	 Force Value Of  strx_train_coe_valid_in From Register	internal
	2	0	r/w	strx_train_coe_valid_in_lane	Separation Tx/Rx Mode Train Coefficient Valid In	internal
					Set value of strx_train_coe_valid_in when register strx_train_coe_valid_in_fm_reg is 1 or in isolation/scan mode.	
	1	0	r/w	strx_train_field_end_in_fm_reg_lane	 Force Value Of  strx_train_field_end_in From Register	internal
	0	0	r/w	strx_train_field_end_in_lane	 Separation Tx/Rx Mode Train Field End In	internal
					Set value of strx_train_field_end_in when register strx_train_field_end_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x45b0			input_rx_pin_reg5_lane	Input Interface Register For Rx Lane5	
	[31:0]	0	r/w	strx_train_coe_in_lane[31:0]	 strx_train_coe_in[31:0]	internal
					Set value of strx_train_coe_in[31:0]when register strx_train_coe_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x45b4			input_rx_pin_reg6_lane	Input Interface Register For Rx Lane6	
	[31:17]	0	r/w	RESERVED		
	16	0	r/w	strx_train_coe_in_fm_reg_lane	 Force Value Of  strx_train_coe_in  From Register	internal
	[15:0]	0	r/w	strx_train_coe_in_lane[47:32]	 strx_train_coe_in[47:16]	internal
					Set value of strx_train_coe_in[47:16]when register strx_train_coe_in_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0x45b8			rx2pll_reg	Rx To PLL Registers	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	RX2PLL_FREQ_TRAN_EN_LANE	DTX Rx to PLL Frequency Transfer Enable	
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use Rx DTX frequency offset.	
	23	0	r/w	rx2pll_fifo_no_stop_lane	Far End Loopback FIFO Not Stop	internal
					0: Write stops when FIFO is full, Read stops when FIFO is empty	
					1: FIFO does not stop at all	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source	
					This register bit can also be set to high when DTX frequency loop is stable	
	22	0	r/w	rx2pll_fifo_rd_start_point_lane	Far End Loopback FIFO Read Start Point	internal
					0: in the middle of FIFO	
					1: 4 cycles delay of write point	
					This register bit can be set to high when local PHY and remote PHY have same reference clock source. Thus it has short latency. In this case, rx2pll_fifo_no_stop_lane must be set to high.	
	21	0	r	rx2pll_fifo_full_lane	Far End Loopback FIFO Is Full	internal
					When FIFO is full, this register bit is asserted	
					When rx2pll_fifo_status_clear is high, this register bit is de-asserted	
	20	0	r	rx2pll_fifo_empty_lane	Far End Loopback FIFO Is Empty	internal
					When FIFO is empty, this register bit is asserted	
					When rx2pll_fifo_status_clear is high, this register bit is de-asserted	
	19	0	r/w	rx2pll_fifo_status_clear_lane	Far End Loopback FIFO Status Clear	internal
					When this register is high, rx2pll_fifo_full and rx2pll_fifo_empty flags are cleared	
	18	0	r/w	rx2pll_fifo_full_force_lane	Far End Loopback FIFO Full Force	internal
					Rising edge of this register stops write operation for 4 cycles	
					It is used to make FIFO count close to the middle when rx2tx_w_fifo_cnt is close to 16	
	17	0	r/w	rx2pll_fifo_empty_force_lane	Far End Loopback FIFO Empty Force	internal
					Rising edge of this register stops read operation for 4 cycles.	
					It is used to make FIFO count close to the middle when rx2tx_r_fifo_cnt is close to 0	
	16	1	r/w	rx2pll_fifo_cnt_rd_req_lane	Far End Loopback FIFO Count Read Request	internal
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are not updated	
					0: rx2tx_w_fifo_cnt and rx2tx_r_fifo_cnt are updated	
	[15:13]	0	r/w	RESERVED		
	[12:8]	0	r	rx2pll_w_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	0	r	rx2pll_r_fifo_cnt_lane[4:0]	Far End Loopback FIFO Count In Write Side	internal
					This register is updated when rx2tx_fifo_cnt_rd_req is high	
						
	# addr = 0x45bc			dtl_reg5	DTL related register 5	
	[31:19]	0	r/w	RESERVED		
	18	0	r/w	rx_foffset_inph_req_lane	To Analog RX_FOFFSET_INPH Read Request	internal
	[17:0]	0	r	rx_foffset_inph_lane[17:0]	To Analog RX_FOFFSET_INPH Read Value	internal
						
	# addr = 0x4600			mcu_control_lane	MCU Control Register	
	31	0	r/w	mcu_trace_en_lane	MCU trace buffer enable	internal
	30	0	r/w	mcu_ocds_en_lane	MCU On Chip Debug Enable	internal
	29	0	r	clkcpu_en_lane	MCU Clock Status	internal
					1 : MCU core clock is enabled	
					0 : MCU core clock is disabled	
	28	0	r	intoccus_mcu_lane	MCU Interrupt Occurred In Hold Mode	internal
					1 : MCU receives INT during hold mode	
					0 : Normal operation	
	27	0	r	holda_mcu_lane	MCU  Hold ACK	internal
					1 : MCU is in hold mode	
					0 : Normal operation	
	[26:25]	0	r/w	RESERVED		
	24	0	r/w	rst_reg_clk_lane	Reset Lane Control Register	internal
					1: Reset lane control register	
					0: Not reset	
	23	0	r/w	set_int_to_master_mcu_lane	Set INT to Master MCU	
	[22:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_restart_lane	MCU Restart	internal
					Setting this register 0 then 1 resets and restarts MCU	
	[7:0]	0	r	mcu_id_lane[7:0]	MCU Lane ID For Each Lane	internal
						
	# addr = 0x4604			mcu_gpio	MCU GPIO Control Register	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	gpo_sel_lane	GPIO Control Select	internal
					1: PIN_GPO is controlled by MCU output ports	
					0: PIN_GPO is controlled by registers pin_gpo_lane[7:0]	
	[23:16]	0	r/w	pin_gpo_lane[7:0]	PIN_GPO_LANE Control Register	internal
					Set PIN_GPO value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_lane[7:0]	PIN_GPO Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_lane[7:0]	PIN_GPI Read Back Value	internal
						
	# addr = 0x4608			cache_debug0	Cache Control Debug Register 0	
	31	1	r/w	int_enable_all_lane	Overall MCU INT Enable	internal
	[30:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	mem_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	mem_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[15:9]	0	r/w	RESERVED		
	[8:0]	9'h0	r	line_tag_lane[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0x460c			cache_debug1	Cache Control Debug Register 1	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	line_tag_sel_lane[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	miss_line_sel1_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	miss_line_sel0_lane[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0x4610			lane_system0	Lane System Control	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_sft_rst_trx_en_lane	Enable MCU soft reset when both SFT_RST_NO_REG_RX_LANE and SFT_RST_NO_REG_TX_LANE are set	
	7	0	r/w	RESERVED		
	6	0	r/w	INIT_DONE_LANE	MCU Initialization Done	
	5	0	r/w	clear_phy_fm_rst_lane	Clear MCU_PHY_FM_RST_LANE Status	internal
	4	0	r	phy_fm_rst_lane	PHY SFT_RST_NO_REG_LANE is set	internal
	3	0	r/w	SFT_RST_NO_REG_RX_FM_REG_LANE	PHY LANE Soft Reset Selection RX	
					1: Only From SFT_RST_NO_REG_RX_LANE	
					0: From SFT_RST_NO_REG_RX_LANE and PIN_RESET_CORE_RX	
	2	0	r/w	SFT_RST_NO_REG_RX_LANE	Soft Reset LANE	
					PHY Control Registers are not reset	
	1	0	r/w	SFT_RST_NO_REG_TX_FM_REG_LANE	PHY LANE Soft Reset Selection TX	
					1: Only From SFT_RST_NO_REG_TX_LANE	
					0: From SFT_RST_NO_REG_TX_LANE and PIN_RESET_CORE_TX	
	0	0	r/w	SFT_RST_NO_REG_TX_LANE	Soft Reset LANE	
					PHY Control Registers are not reset	
						
	# addr = 0x4614			mcu_int_all0	MCU overall INT Control	
	[31:14]	0	r/w	RESERVED		
	13	1	r/w	pin_phy_int_en_lane	PIN_PHY_INT_OUT Input Enable For Each Lane	
	12	1	r/w	mcu_int12_en_lane	MCU INT12 Input Enable	
	11	1	r/w	mcu_int11_en_lane	MCU INT11 Input Enable	
	10	1	r/w	mcu_int10_en_lane	MCU INT10 Input Enable	
	9	1	r/w	mcu_int9_en_lane	MCU INT9 Input Enable	
	8	1	r/w	mcu_int8_en_lane	MCU INT8 Input Enable	
	7	1	r/w	mcu_int7_en_lane	MCU INT7 Input Enable	
	6	1	r/w	mcu_int6_en_lane	MCU INT6 Input Enable	
	5	1	r/w	mcu_int5_en_lane	MCU INT5 Input Enable	
	4	1	r/w	mcu_int4_en_lane	MCU INT4 Input Enable	
	3	1	r/w	mcu_int3_en_lane	MCU INT3 Input Enable	
	2	1	r/w	mcu_int2_en_lane	MCU INT2 Input Enable	
	1	1	r/w	mcu_int1_en_lane	MCU INT1 Input Enable	
	0	1	r/w	mcu_int0_en_lane	MCU INT0 Input Enable	
						
	# addr = 0x4618			mcu_int_read0	ALL MCU int status0	
	[31:0]	0	r	mcu_isr0_rd_lane[31:0]	MCU ISR status 0	
						
	# addr = 0x461c			mcu_int_read1	ALL MCU int status1	
	[31:0]	0	r	mcu_isr1_rd_lane[31:0]	MCU ISR status 1	
						
	# addr = 0x4620			ana_if_dfee_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfee_addr_lane[7:0]	Force DFEE Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfee_wd_lane[7:0]	Force DFEE Analog Register WD PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	[15:8]	0	r	ana_reg_dfee_rd_out_lane[7:0]	DFEE Analog Register RD_OUT Output	internal
	7	0	r/w	ana_reg_dfee_rst_lane	Force DFEE Analog Register RST PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	6	0	r/w	ana_reg_dfee_we_lane	Force DFEE Analog Register WE PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	5	0	r/w	ana_reg_dfee_re_lane	Force DFEE Analog Register RE PIN	internal
					This register is valid when register ana_reg_dfee_force_lane is 1	
	4	0	r/w	ana_reg_dfee_force_lane	DFEE Analog Register Force	internal
					Force Analog DFEE Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x4624			ana_if_dfeo_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_dfeo_addr_lane[7:0]	Force DFEO Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	[23:16]	0	r/w	ana_reg_dfeo_wd_lane[7:0]	Force DFEO Analog Register WD PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	[15:8]	0	r	ana_reg_dfeo_rd_out_lane[7:0]	DFEO Analog Register RD_OUT Output	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	7	0	r/w	ana_reg_dfeo_rst_lane	Force DFEO Analog Register RST PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	6	0	r/w	ana_reg_dfeo_we_lane	Force DFEO Analog Register WE PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	5	0	r/w	ana_reg_dfeo_re_lane	Force DFEO Analog Register RE PIN	internal
					This register is valid when register ana_reg_dfeo_force_lane is 1	
	4	0	r/w	ana_reg_dfeo_force_lane	Force DFEO Analog Register Force	internal
					Force Analog DFEO Register PIN Control	
					1: Enable	
					0: Disable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x4630			mcu_status0_lane	Lane MCU Status Register 0	
	[31:0]	32'h0	r/w	mcu_status0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x4634			mcu_status1_lane	Lane MCU Status Register 1	
	[31:0]	32'h0	r/w	mcu_status1_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x4638			mcu_status2_lane	Lane MCU Status Register 2	
	[31:0]	32'h0	r/w	mcu_status2_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x463c			mcu_status3_lane	Lane MCU Status Register 3	
	[31:0]	32'h0	r/w	mcu_status3_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x4640			mcu_int0_control0	MCU INT0 Control Register 0	
	31	0	r/w	int0_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT0	internal
	30	0	r/w	int0_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT0	internal
	29	0	r/w	int0_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling edge INT for INT0	internal
	28	0	r/w	int0_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling edge INT for INT0	internal
	27	0	r/w	int0_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int0_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT0	internal
	25	0	r/w	int0_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT0	internal
	24	0	r/w	int0_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT0	internal
	23	0	r/w	int0_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT0	internal
	22	0	r/w	int0_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT0	internal
	21	0	r/w	int0_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT0	internal
	20	0	r/w	int0_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT0	internal
	19	0	r/w	int0_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT0	internal
	18	0	r/w	int0_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT0	internal
	17	0	r/w	int0_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT0	internal
	16	0	r/w	int0_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT0	internal
	15	0	r/w	int0_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT0	internal
	14	0	r/w	int0_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT0	internal
	13	0	r/w	int0_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT0	internal
	12	0	r/w	int0_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT0	internal
	11	0	r/w	int0_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT0	internal
	10	0	r/w	int0_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT0	internal
	9	0	r/w	int0_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT0	internal
	8	0	r/w	int0_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT0	internal
	7	0	r/w	int0_frame_lock_int_en_lane	Enable Frame_lock_int For INT0	internal
	6	0	r/w	int0_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT0	internal
	5	0	r/w	int0_timer3_int_en_lane	Enable Timer4_int For INT0	internal
	4	0	r/w	int0_timer2_int_en_lane	Enable Timer3_int For INT0	internal
	3	0	r/w	int0_timer1_int_en_lane	Enable Timer2_int For INT0	internal
	2	0	r/w	int0_timer0_int_en_lane	Enable Timer1_int For INT0	internal
	1	0	r/w	int0_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT0	internal
	0	0	r/w	int0_pm_chg_int_en_lane	Enable Pm_chg_int For INT0	internal
						
	# addr = 0x4644			mcu_int0_control1	MCU INT0 Control Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int0_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT0	internal
	6	0	r/w	int0_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT0	internal
	5	0	r/w	int0_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT0	internal
	4	0	r/w	int0_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT0	internal
	3	0	r/w	int0_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT0	internal
	2	0	r/w	int0_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT0	internal
	1	0	r/w	int0_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT0	internal
	0	0	r/w	int0_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT0	internal
						
	# addr = 0x4648			mcu_int1_control0	MCU INT1 Control Register 0	
	31	0	r/w	int1_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT1	internal
	30	0	r/w	int1_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT1	internal
	29	0	r/w	int1_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling edge INT for INT1	internal
	28	0	r/w	int1_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling edge INT for INT1	internal
	27	0	r/w	int1_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int1_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT1	internal
	25	0	r/w	int1_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT1	internal
	24	0	r/w	int1_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT1	internal
	23	0	r/w	int1_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT1	internal
	22	0	r/w	int1_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT1	internal
	21	0	r/w	int1_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT1	internal
	20	0	r/w	int1_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT1	internal
	19	0	r/w	int1_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT1	internal
	18	0	r/w	int1_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT1	internal
	17	0	r/w	int1_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT1	internal
	16	0	r/w	int1_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT1	internal
	15	0	r/w	int1_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT1	internal
	14	0	r/w	int1_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT1	internal
	13	0	r/w	int1_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT1	internal
	12	0	r/w	int1_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT1	internal
	11	0	r/w	int1_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT1	internal
	10	0	r/w	int1_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT1	internal
	9	0	r/w	int1_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT1	internal
	8	0	r/w	int1_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT1	internal
	7	0	r/w	int1_frame_lock_int_en_lane	Enable Frame_lock_int For INT1	internal
	6	0	r/w	int1_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT1	internal
	5	0	r/w	int1_timer3_int_en_lane	Enable Timer4_int For INT1	internal
	4	0	r/w	int1_timer2_int_en_lane	Enable Timer3_int For INT1	internal
	3	0	r/w	int1_timer1_int_en_lane	Enable Timer2_int For INT1	internal
	2	0	r/w	int1_timer0_int_en_lane	Enable Timer1_int For INT1	internal
	1	0	r/w	int1_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT1	internal
	0	0	r/w	int1_pm_chg_int_en_lane	Enable Pm_chg_int For INT1	internal
						
	# addr = 0x464c			mcu_int1_control1	MCU INT1 Control Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int1_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT1	internal
	6	0	r/w	int1_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT1	internal
	5	0	r/w	int1_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT1	internal
	4	0	r/w	int1_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT1	internal
	3	0	r/w	int1_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT1	internal
	2	0	r/w	int1_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT1	internal
	1	0	r/w	int1_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT1	internal
	0	0	r/w	int1_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT1	internal
						
	# addr = 0x4650			mcu_int2_control0	MCU INT2 Control Register 0	
	31	0	r/w	int2_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT2	internal
	30	0	r/w	int2_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT2	internal
	29	0	r/w	int2_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT2	internal
	28	0	r/w	int2_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT2	internal
	27	0	r/w	int2_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int2_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT2	internal
	25	0	r/w	int2_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT2	internal
	24	0	r/w	int2_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT2	internal
	23	0	r/w	int2_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT2	internal
	22	0	r/w	int2_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT2	internal
	21	0	r/w	int2_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT2	internal
	20	0	r/w	int2_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT2	internal
	19	0	r/w	int2_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT2	internal
	18	0	r/w	int2_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT2	internal
	17	0	r/w	int2_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT2	internal
	16	0	r/w	int2_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT2	internal
	15	0	r/w	int2_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT2	internal
	14	0	r/w	int2_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT2	internal
	13	0	r/w	int2_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT2	internal
	12	0	r/w	int2_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT2	internal
	11	0	r/w	int2_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT2	internal
	10	0	r/w	int2_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT2	internal
	9	0	r/w	int2_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	8	0	r/w	int2_rx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT2	internal
	7	0	r/w	int2_frame_lock_int_en_lane	Enable Frame_lock_int For INT2	internal
	6	0	r/w	int2_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT2	internal
	5	0	r/w	int2_timer3_int_en_lane	Enable Timer4_int For INT2	internal
	4	0	r/w	int2_timer2_int_en_lane	Enable Timer3_int For INT2	internal
	3	0	r/w	int2_timer1_int_en_lane	Enable Timer2_int For INT2	internal
	2	0	r/w	int2_timer0_int_en_lane	Enable Timer1_int For INT2	internal
	1	0	r/w	int2_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT2	internal
	0	0	r/w	int2_pm_chg_int_en_lane	Enable Pm_chg_int For INT2	internal
						
	# addr = 0x4654			mcu_int2_control1	MCU INT2 Control Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int2_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT2	internal
	6	0	r/w	int2_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT2	internal
	5	0	r/w	int2_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT2	internal
	4	0	r/w	int2_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT2	internal
	3	0	r/w	int2_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT2	internal
	2	0	r/w	int2_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT2	internal
	1	0	r/w	int2_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT2	internal
	0	0	r/w	int2_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT2	internal
						
	# addr = 0x4658			mcu_int3_control0	MCU INT3 Control Register 0	
	31	0	r/w	int3_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT3	internal
	30	0	r/w	int3_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT3	internal
	29	0	r/w	int3_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling edge INT for INT3	internal
	28	0	r/w	int3_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling edge INT for INT3	internal
	27	0	r/w	int3_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int3_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT3	internal
	25	0	r/w	int3_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT3	internal
	24	0	r/w	int3_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT3	internal
	23	0	r/w	int3_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT3	internal
	22	0	r/w	int3_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT3	internal
	21	0	r/w	int3_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT3	internal
	20	0	r/w	int3_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT3	internal
	19	0	r/w	int3_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT3	internal
	18	0	r/w	int3_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT3	internal
	17	0	r/w	int3_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT3	internal
	16	0	r/w	int3_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT3	internal
	15	0	r/w	int3_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT3	internal
	14	0	r/w	int3_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT3	internal
	13	0	r/w	int3_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT3	internal
	12	0	r/w	int3_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT3	internal
	11	0	r/w	int3_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT3	internal
	10	0	r/w	int3_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT3	internal
	9	0	r/w	int3_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT3	internal
	8	0	r/w	int3_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT3	internal
	7	0	r/w	int3_frame_lock_int_en_lane	Enable Frame_lock_int For INT3	internal
	6	0	r/w	int3_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT3	internal
	5	0	r/w	int3_timer3_int_en_lane	Enable Timer4_int For INT3	internal
	4	0	r/w	int3_timer2_int_en_lane	Enable Timer3_int For INT3	internal
	3	0	r/w	int3_timer1_int_en_lane	Enable Timer2_int For INT3	internal
	2	0	r/w	int3_timer0_int_en_lane	Enable Timer1_int For INT3	internal
	1	0	r/w	int3_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT3	internal
	0	0	r/w	int3_pm_chg_int_en_lane	Enable Pm_chg_int For INT3	internal
						
	# addr = 0x465c			mcu_int3_control1	MCU INT3 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int3_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT3	internal
	6	0	r/w	int3_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT3	internal
	5	0	r/w	int3_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT3	internal
	4	0	r/w	int3_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT3	internal
	3	0	r/w	int3_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT3	internal
	2	0	r/w	int3_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT3	internal
	1	0	r/w	int3_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT3	internal
	0	0	r/w	int3_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT3	internal
						
	# addr = 0x4660			mcu_int4_control0	MCU INT3 Control Register 0	
	31	0	r/w	int4_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT4	internal
	30	0	r/w	int4_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT4	internal
	29	0	r/w	int4_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT4	internal
	28	0	r/w	int4_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT4	internal
	27	0	r/w	int4_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int4_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT4	internal
	25	0	r/w	int4_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT4	internal
	24	0	r/w	int4_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT4	internal
	23	0	r/w	int4_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT4	internal
	22	0	r/w	int4_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT4	internal
	21	0	r/w	int4_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT 4	internal
	20	0	r/w	int4_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT4	internal
	19	0	r/w	int4_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT4	internal
	18	0	r/w	int4_int_pu_ivref_chg_int_en_lane	.	internal
	17	0	r/w	int4_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT4	internal
	16	0	r/w	int4_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT4	internal
	15	0	r/w	int4_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT4	internal
	14	0	r/w	int4_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT4	internal
	13	0	r/w	int4_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT4	internal
	12	0	r/w	int4_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT4	internal
	11	0	r/w	int4_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT4	internal
	10	0	r/w	int4_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT4	internal
	9	0	r/w	int4_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT4	internal
	8	0	r/w	int4_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT4	internal
	7	0	r/w	int4_frame_lock_int_en_lane	Enable Frame_lock_int For INT4	internal
	6	0	r/w	int4_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT4	internal
	5	0	r/w	int4_timer3_int_en_lane	Enable Timer4_int For INT4	internal
	4	0	r/w	int4_timer2_int_en_lane	Enable Timer3_int For INT4	internal
	3	0	r/w	int4_timer1_int_en_lane	Enable Timer2_int For INT4	internal
	2	0	r/w	int4_timer0_int_en_lane	Enable Timer1_int For INT4	internal
	1	0	r/w	int4_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT4	internal
	0	0	r/w	int4_pm_chg_int_en_lane	Enable Pm_chg_int For INT4	internal
						
	# addr = 0x4664			mcu_int4_control1	MCU INT4 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int4_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT4	internal
	6	0	r/w	int4_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT4	internal
	5	0	r/w	int4_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT4	internal
	4	0	r/w	int4_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT4	internal
	3	0	r/w	int4_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT4	internal
	2	0	r/w	int4_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT4	internal
	1	0	r/w	int4_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT4	internal
	0	0	r/w	int4_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT4	internal
						
	# addr = 0x4668			mcu_int5_control0	MCU INT5 Control Register 0	
	31	0	r/w	int5_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT5	internal
	30	0	r/w	int5_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT5	internal
	29	0	r/w	int5_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT5	internal
	28	0	r/w	int5_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT5	internal
	27	0	r/w	int5_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int5_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT5	internal
	25	0	r/w	int5_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT5	internal
	24	0	r/w	int5_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT5	internal
	23	0	r/w	int5_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT5	internal
	22	0	r/w	int5_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT5	internal
	21	0	r/w	int5_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT5	internal
	20	0	r/w	int5_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT5	internal
	19	0	r/w	int5_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT5	internal
	18	0	r/w	int5_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT5	internal
	17	0	r/w	int5_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT5	internal
	16	0	r/w	int5_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT5	internal
	15	0	r/w	int5_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT5	internal
	14	0	r/w	int5_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT5	internal
	13	0	r/w	int5_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT5	internal
	12	0	r/w	int5_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT5	internal
	11	0	r/w	int5_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT5	internal
	10	0	r/w	int5_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT5	internal
	9	0	r/w	int5_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT5	internal
	8	0	r/w	int5_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT5	internal
	7	0	r/w	int5_frame_lock_int_en_lane	Enable Frame_lock_int For INT5	internal
	6	0	r/w	int5_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT5	internal
	5	0	r/w	int5_timer3_int_en_lane	Enable Timer4_int For INT5	internal
	4	0	r/w	int5_timer2_int_en_lane	Enable Timer3_int For INT5	internal
	3	0	r/w	int5_timer1_int_en_lane	Enable Timer2_int For INT5	internal
	2	0	r/w	int5_timer0_int_en_lane	Enable Timer1_int For INT5	internal
	1	0	r/w	int5_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT5	internal
	0	0	r/w	int5_pm_chg_int_en_lane	Enable Pm_chg_int For INT5	internal
						
	# addr = 0x466c			mcu_int5_control1	MCU INT5 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int5_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT5	internal
	6	0	r/w	int5_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT5	internal
	5	0	r/w	int5_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT5	internal
	4	0	r/w	int5_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT5	internal
	3	0	r/w	int5_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT5	internal
	2	0	r/w	int5_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT5	internal
	1	0	r/w	int5_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT5	internal
	0	0	r/w	int5_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT5	internal
						
	# addr = 0x4670			mcu_int6_control0	MCU INT6 Control Register 0	
	31	0	r/w	int6_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT6	internal
	30	0	r/w	int6_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT6	internal
	29	0	r/w	int6_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT6	internal
	28	0	r/w	int6_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT6	internal
	27	0	r/w	int6_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int6_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT6	internal
	25	0	r/w	int6_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT6	internal
	24	0	r/w	int6_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT6	internal
	23	0	r/w	int6_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT6	internal
	22	0	r/w	int6_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT6	internal
	21	0	r/w	int6_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT6	internal
	20	0	r/w	int6_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT6	internal
	19	0	r/w	int6_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT6	internal
	18	0	r/w	int6_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT6	internal
	17	0	r/w	int6_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT6	internal
	16	0	r/w	int6_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT6	internal
	15	0	r/w	int6_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT6	internal
	14	0	r/w	int6_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT6	internal
	13	0	r/w	int6_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT6	internal
	12	0	r/w	int6_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT6	internal
	11	0	r/w	int6_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT6	internal
	10	0	r/w	int6_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT6	internal
	9	0	r/w	int6_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT6	internal
	8	0	r/w	int6_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT6	internal
	7	0	r/w	int6_frame_lock_int_en_lane	Enable Frame_lock_int For INT6	internal
	6	0	r/w	int6_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT6	internal
	5	0	r/w	int6_timer3_int_en_lane	Enable Timer4_int For INT6	internal
	4	0	r/w	int6_timer2_int_en_lane	Enable Timer3_int For INT6	internal
	3	0	r/w	int6_timer1_int_en_lane	Enable Timer2_int For INT6	internal
	2	0	r/w	int6_timer0_int_en_lane	Enable Timer1_int For INT6	internal
	1	0	r/w	int6_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT6	internal
	0	0	r/w	int6_pm_chg_int_en_lane	Enable Pm_chg_int For INT6	internal
						
	# addr = 0x4674			mcu_int6_control1	MCU INT6 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int6_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT6	internal
	6	0	r/w	int6_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT6	internal
	5	0	r/w	int6_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT6	internal
	4	0	r/w	int6_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT6	internal
	3	0	r/w	int6_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT6	internal
	2	0	r/w	int6_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT6	internal
	1	0	r/w	int6_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT6	internal
	0	0	r/w	int6_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT6	internal
						
	# addr = 0x4678			mcu_int7_control0	MCU INT7 Control Register 0	
	31	0	r/w	int7_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT7	internal
	30	0	r/w	int7_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT7	internal
	29	0	r/w	int7_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT7	internal
	28	0	r/w	int7_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT7	internal
	27	0	r/w	int7_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int7_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT7	internal
	25	0	r/w	int7_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT7	internal
	24	0	r/w	int7_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT7	internal
	23	0	r/w	int7_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT7	internal
	22	0	r/w	int7_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT7	internal
	21	0	r/w	int7_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT7	internal
	20	0	r/w	int7_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT7	internal
	19	0	r/w	int7_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT7	internal
	18	0	r/w	int7_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT7	internal
	17	0	r/w	int7_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT7	internal
	16	0	r/w	int7_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT7	internal
	15	0	r/w	int7_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT7	internal
	14	0	r/w	int7_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT7	internal
	13	0	r/w	int7_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT7	internal
	12	0	r/w	int7_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT7	internal
	11	0	r/w	int7_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT7	internal
	10	0	r/w	int7_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT7	internal
	9	0	r/w	int7_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT7	internal
	8	0	r/w	int7_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT7	internal
	7	0	r/w	int7_frame_lock_int_en_lane	Enable Frame_lock_int For INT7	internal
	6	0	r/w	int7_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT7	internal
	5	0	r/w	int7_timer3_int_en_lane	Enable Timer4_int For INT7	internal
	4	0	r/w	int7_timer2_int_en_lane	Enable Timer3_int For INT7	internal
	3	0	r/w	int7_timer1_int_en_lane	Enable Timer2_int For INT7	internal
	2	0	r/w	int7_timer0_int_en_lane	Enable Timer1_int For INT7	internal
	1	0	r/w	int7_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT7	internal
	0	0	r/w	int7_pm_chg_int_en_lane	Enable Pm_chg_int For INT7	internal
						
	# addr = 0x467c			mcu_int7_control1	MCU INT7 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int7_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT7	internal
	6	0	r/w	int7_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT7	internal
	5	0	r/w	int7_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT7	internal
	4	0	r/w	int7_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT7	internal
	3	0	r/w	int7_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT7	internal
	2	0	r/w	int7_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT7	internal
	1	0	r/w	int7_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT7	internal
	0	0	r/w	int7_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT7	internal
						
	# addr = 0x4680			mcu_int8_control0	MCU INT0 Control Register 0	
	31	0	r/w	int8_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT8	internal
	30	0	r/w	int8_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT8	internal
	29	0	r/w	int8_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT8	internal
	28	0	r/w	int8_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT8	internal
	27	0	r/w	int8_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int8_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT8	internal
	25	0	r/w	int8_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT8	internal
	24	0	r/w	int8_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT8	internal
	23	0	r/w	int8_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT8	internal
	22	0	r/w	int8_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT8	internal
	21	0	r/w	int8_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT8	internal
	20	0	r/w	int8_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT8	internal
	19	0	r/w	int8_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT8	internal
	18	0	r/w	int8_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT8	internal
	17	0	r/w	int8_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT8	internal
	16	0	r/w	int8_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT8	internal
	15	0	r/w	int8_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT8	internal
	14	0	r/w	int8_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT8	internal
	13	0	r/w	int8_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT8	internal
	12	0	r/w	int8_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT8	internal
	11	0	r/w	int8_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT8	internal
	10	0	r/w	int8_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT8	internal
	9	0	r/w	int8_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT8	internal
	8	0	r/w	int8_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT8	internal
	7	0	r/w	int8_frame_lock_int_en_lane	Enable Frame_lock_int For INT8	internal
	6	0	r/w	int8_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT8	internal
	5	0	r/w	int8_timer3_int_en_lane	Enable Timer4_int For INT8	internal
	4	0	r/w	int8_timer2_int_en_lane	Enable Timer3_int For INT8	internal
	3	0	r/w	int8_timer1_int_en_lane	Enable Timer2_int For INT8	internal
	2	0	r/w	int8_timer0_int_en_lane	Enable Timer1_int For INT8	internal
	1	0	r/w	int8_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT8	internal
	0	0	r/w	int8_pm_chg_int_en_lane	Enable Pm_chg_int For INT8	internal
						
	# addr = 0x4684			mcu_int8_control1	MCU INT8 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int8_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT8	internal
	6	0	r/w	int8_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT8	internal
	5	0	r/w	int8_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT8	internal
	4	0	r/w	int8_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT8	internal
	3	0	r/w	int8_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT8	internal
	2	0	r/w	int8_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT8	internal
	1	0	r/w	int8_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT8	internal
	0	0	r/w	int8_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT8	internal
						
	# addr = 0x4688			mcu_int9_control0	MCU INT9 Control Register 0	
	31	0	r/w	int9_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT9	internal
	30	0	r/w	int9_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT9	internal
	29	0	r/w	int9_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT9	internal
	28	0	r/w	int9_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT9	internal
	27	0	r/w	int9_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int9_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT9	internal
	25	0	r/w	int9_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT9	internal
	24	0	r/w	int9_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT9	internal
	23	0	r/w	int9_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT9	internal
	22	0	r/w	int9_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT9	internal
	21	0	r/w	int9_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT9	internal
	20	0	r/w	int9_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT9	internal
	19	0	r/w	int9_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT9	internal
	18	0	r/w	int9_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT9	internal
	17	0	r/w	int9_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT9	internal
	16	0	r/w	int9_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT9	internal
	15	0	r/w	int9_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT9	internal
	14	0	r/w	int9_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT9	internal
	13	0	r/w	int9_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT9	internal
	12	0	r/w	int9_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT9	internal
	11	0	r/w	int9_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT9	internal
	10	0	r/w	int9_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT9	internal
	9	0	r/w	int9_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT9	internal
	8	0	r/w	int9_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT9	internal
	7	0	r/w	int9_frame_lock_int_en_lane	Enable Frame_lock_int For INT9	internal
	6	0	r/w	int9_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT9	internal
	5	0	r/w	int9_timer3_int_en_lane	Enable Timer4_int For INT9	internal
	4	0	r/w	int9_timer2_int_en_lane	Enable Timer3_int For INT9	internal
	3	0	r/w	int9_timer1_int_en_lane	Enable Timer2_int For INT9	internal
	2	0	r/w	int9_timer0_int_en_lane	Enable Timer1_int For INT9	internal
	1	0	r/w	int9_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT9	internal
	0	0	r/w	int9_pm_chg_int_en_lane	Enable Pm_chg_int For INT9	internal
						
	# addr = 0x468c			mcu_int9_control1	MCU INT9 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int9_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT9	internal
	6	0	r/w	int9_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT9	internal
	5	0	r/w	int9_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT9	internal
	4	0	r/w	int9_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT9	internal
	3	0	r/w	int9_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT9	internal
	2	0	r/w	int9_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT9	internal
	1	0	r/w	int9_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT9	internal
	0	0	r/w	int9_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT9	internal
						
	# addr = 0x4690			mcu_int10_control0	MCU INT10 Control Register 0	
	31	0	r/w	int10_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT10	internal
	30	0	r/w	int10_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT10	internal
	29	0	r/w	int10_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT10	internal
	28	0	r/w	int10_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT10	internal
	27	0	r/w	int10_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int10_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT10	internal
	25	0	r/w	int10_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT10	internal
	24	0	r/w	int10_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT10	internal
	23	0	r/w	int10_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT10	internal
	22	0	r/w	int10_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT10	internal
	21	0	r/w	int10_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT10	internal
	20	0	r/w	int10_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT10	internal
	19	0	r/w	int10_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT10	internal
	18	0	r/w	int10_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT10	internal
	17	0	r/w	int10_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT10	internal
	16	0	r/w	int10_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT10	internal
	15	0	r/w	int10_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT10	internal
	14	0	r/w	int10_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT10	internal
	13	0	r/w	int10_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT10	internal
	12	0	r/w	int10_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT10	internal
	11	0	r/w	int10_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT10	internal
	10	0	r/w	int10_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT10	internal
	9	0	r/w	int10_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT10	internal
	8	0	r/w	int10_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT10	internal
	7	0	r/w	int10_frame_lock_int_en_lane	Enable Frame_lock_int For INT10	internal
	6	0	r/w	int10_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT10	internal
	5	0	r/w	int10_timer3_int_en_lane	Enable Timer4_int For INT10	internal
	4	0	r/w	int10_timer2_int_en_lane	Enable Timer3_int For INT10	internal
	3	0	r/w	int10_timer1_int_en_lane	Enable Timer2_int For INT10	internal
	2	0	r/w	int10_timer0_int_en_lane	Enable Timer1_int For INT10	internal
	1	0	r/w	int10_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT10	internal
	0	0	r/w	int10_pm_chg_int_en_lane	Enable Pm_chg_int For INT10	internal
						
	# addr = 0x4694			mcu_10_control1	MCU INT10 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int10_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT10	internal
	6	0	r/w	int10_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT10	internal
	5	0	r/w	int10_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT10	internal
	4	0	r/w	int10_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT10	internal
	3	0	r/w	int10_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT10	internal
	2	0	r/w	int10_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT10	internal
	1	0	r/w	int10_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT10	internal
	0	0	r/w	int10_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT10	internal
						
	# addr = 0x4698			mcu_int11_control0	MCU INT11 Control Register 0	
	31	0	r/w	int11_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT11	internal
	30	0	r/w	int11_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT11	internal
	29	0	r/w	int11_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT11	internal
	28	0	r/w	int11_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT11	internal
	27	0	r/w	int11_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int11_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT11	internal
	25	0	r/w	int11_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT11	internal
	24	0	r/w	int11_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT11	internal
	23	0	r/w	int11_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT11	internal
	22	0	r/w	int11_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT11	internal
	21	0	r/w	int11_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT11	internal
	20	0	r/w	int11_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT11	internal
	19	0	r/w	int11_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT11	internal
	18	0	r/w	int11_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT11	internal
	17	0	r/w	int11_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT11	internal
	16	0	r/w	int11_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT11	internal
	15	0	r/w	int11_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT11	internal
	14	0	r/w	int11_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT11	internal
	13	0	r/w	int11_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT11	internal
	12	0	r/w	int11_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT11	internal
	11	0	r/w	int11_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT11	internal
	10	0	r/w	int11_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT11	internal
	9	0	r/w	int11_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT11	internal
	8	0	r/w	int11_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT11	internal
	7	0	r/w	int11_frame_lock_int_en_lane	Enable Frame_lock_int For INT11	internal
	6	0	r/w	int11_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT11	internal
	5	0	r/w	int11_timer3_int_en_lane	Enable Timer4_int For INT11	internal
	4	0	r/w	int11_timer2_int_en_lane	Enable Timer3_int For INT11	internal
	3	0	r/w	int11_timer1_int_en_lane	Enable Timer2_int For INT11	internal
	2	0	r/w	int11_timer0_int_en_lane	Enable Timer1_int For INT11	internal
	1	0	r/w	int11_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT11	internal
	0	0	r/w	int11_pm_chg_int_en_lane	Enable Pm_chg_int For INT11	internal
						
	# addr = 0x469c			mcu_11_control1	MCU INT11 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int11_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT11	internal
	6	0	r/w	int11_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT11	internal
	5	0	r/w	int11_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT11	internal
	4	0	r/w	int11_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT11	internal
	3	0	r/w	int11_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT11	internal
	2	0	r/w	int11_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT11	internal
	1	0	r/w	int11_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT11	internal
	0	0	r/w	int11_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT11	internal
						
	# addr = 0x46a0			mcu_int12_control0	MCU INT12 Control Register 0	
	31	0	r/w	int12_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for INT12	internal
	30	0	r/w	int12_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising edge INT for INT12	internal
	29	0	r/w	int12_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for INT12	internal
	28	0	r/w	int12_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for INT12	internal
	27	0	r/w	int12_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	int12_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For INT12	internal
	25	0	r/w	int12_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For INT12	internal
	24	0	r/w	int12_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for INT12	internal
	23	0	r/w	int12_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For INT12	internal
	22	0	r/w	int12_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For INT12	internal
	21	0	r/w	int12_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For INT12	internal
	20	0	r/w	int12_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For INT12	internal
	19	0	r/w	int12_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For INT12	internal
	18	0	r/w	int12_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For INT12	internal
	17	0	r/w	int12_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For INT12	internal
	16	0	r/w	int12_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For INT12	internal
	15	0	r/w	int12_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For INT12	internal
	14	0	r/w	int12_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For INT12	internal
	13	0	r/w	int12_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For INT12	internal
	12	0	r/w	int12_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For INT12	internal
	11	0	r/w	int12_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For INT12	internal
	10	0	r/w	int12_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For INT12	internal
	9	0	r/w	int12_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For INT12	internal
	8	0	r/w	int12_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For INT12	internal
	7	0	r/w	int12_frame_lock_int_en_lane	Enable Frame_lock_int For INT12	internal
	6	0	r/w	int12_frame_unlock_int_en_lane	Enable Frame_unlock_int For INT12	internal
	5	0	r/w	int12_timer3_int_en_lane	Enable Timer4_int For INT12	internal
	4	0	r/w	int12_timer2_int_en_lane	Enable Timer3_int For INT12	internal
	3	0	r/w	int12_timer1_int_en_lane	Enable Timer2_int For INT12	internal
	2	0	r/w	int12_timer0_int_en_lane	Enable Timer1_int For INT12	internal
	1	0	r/w	int12_spd_int_gen_en_lane	Enable Spd_int_gen_lane For INT12	internal
	0	0	r/w	int12_pm_chg_int_en_lane	Enable Pm_chg_int For INT12	internal
						
	# addr = 0x46a4			mcu_12_control1	MCU INT12 Ctrol Register 1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	int12_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for INT12	internal
	6	0	r/w	int12_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for INT12	internal
	5	0	r/w	int12_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for INT12	internal
	4	0	r/w	int12_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for INT12	internal
	3	0	r/w	int12_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For INT12	internal
	2	0	r/w	int12_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for INT12	internal
	1	0	r/w	int12_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for INT12	internal
	0	0	r/w	int12_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for INT12	internal
						
	# addr = 0x46a8			mcu_timer_control	MCU Ext Timer Control Register 0	
	[31:5]	0	r/w	RESERVED		
	4	0	r/w	swd_lane	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_lane	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_lane	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_lane	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_lane	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0x46ac			mcu_timer0_control	MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_lane[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_lane[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x46b0			mcu_timer1_control	MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_lane[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_lane[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x46b4			mcu_timer2_control	MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_lane[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_lane[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x46b8			mcu_timer3_control	MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_lane[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_lane[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0x46bc			mcu_irq_lane	MCU Ext Timer Control Register 5	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_isr_lane	INT Form CMN MCU	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_isr_lane	Timer3 IRQ ISR	internal
	2	0	r/w	int_timer2_isr_lane	Timer2 IRQ ISR	internal
	1	0	r/w	int_timer1_isr_lane	Timer1 IRQ ISR	internal
	0	0	r/w	int_timer0_isr_lane	Timer0 IRQ ISR	internal
						
	# addr = 0x46c0			mcu_irq_mask_lane	MCU Ext Timer Control Register 6	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_mask_lane	INT Form CMN MCU Mask	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_mask_lane	Timer3 IRQ Mask	internal
	2	0	r/w	int_timer2_mask_lane	Timer2 IRQ Mask	internal
	1	0	r/w	int_timer1_mask_lane	Timer1 IRQ Mask	internal
	0	0	r/w	int_timer0_mask_lane	Timer0 IRQ Mask	internal
						
	# addr = 0x46c4			mcu_mem_reg1_lane	Lane Memory Control Register 0	
	31	1'b1	r/w	xdata_auto_clear_enable_lane	xdata memory is clear when MCU is enabled	
	30	1'b0	r/w	sram_ceb_force_enable_lane	Force all memory CEB to 0 ( enable )	internal
	29	1'b0	r/w	sram_sd_force_disable_lane	Force all memory SD (shut down ) to 0 ( Not shou_down )	internal
	[28:20]	0	r/w	RESERVED		
	[19:18]	2'h2	r/w	iram_rtsel_lane[1:0]	IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[17:16]	2'h1	r/w	iram_wtsel_lane[1:0]	IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[15:4]	0	r/w	RESERVED		
	[3:2]	2'h2	r/w	xram_rtsel_lane[1:0]	Data Memory Read Timing Control	internal
					RTC[1:0] is read timing control - Default set to 2'b010. RTC[2] is reserved - Default set to 0. See AC Characteristics table for specific timing information.	
	[1:0]	2'h1	r/w	xram_wtsel_lane[1:0]	Data Memory Write Timing Control	internal
					WTC[1:0] is write timing control - Default set to 2'b010. WTC[2] is reserved. Default set to 0. See AC Characteristics table for specific timing information.	
						
	# addr = 0x46c8			mcu_mem_reg2_lane	Lane Memory Control Register 1	
	31	0	r	xdata_clear_done_lane	Xdata memory clear done	
	30	0	r/w	xdata_clear_enable_lane	Xdata memory clear enable	
	29	0	r	XDATA_MEM_CHECKSUM_PASS_LANE	Reset PHY Xdata Lane Memory Checksum Pass	
	28	0	r/w	XDATA_MEM_CHECKSUM_RESET_LANE	Reset PHY Xdata Lane Memory Checksum Calculation Value	
	27	0	r/w	IRAM_ECC_2ERR_SET_LANE	Set IRAM MEM ECC For 2 Bit Error	
					Rising edge to set error status	
	26	0	r/w	CACHE_ECC_2ERR_SET_LANE	Set Cache Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	25	0	r/w	XDATA_ECC_2ERR_SET_LANE	Set Xdata Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	24	0	r/w	IRAM_ECC_1ERR_SET_LANE	Set IRAM MEM ECC For 1 Bit Error	
					Rising edge to set error status	
	23	0	r/w	CACHE_ECC_1ERR_SET_LANE	Set Cache Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	22	0	r/w	XDATA_ECC_1ERR_SET_LANE	Set Xdata Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	21	0	r/w	IRAM_ECC_2ERR_CLEAR_LANE	IRAM MEM ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	20	0	r/w	CACHE_ECC_2ERR_CLEAR_LANE	Cache Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	19	0	r/w	XDATA_ECC_2ERR_CLEAR_LANE	Xdata Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	18	0	r/w	IRAM_ECC_1ERR_CLEAR_LANE	IRAM MEM ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	17	0	r/w	CACHE_ECC_1ERR_CLEAR_LANE	Cache Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	16	0	r/w	XDATA_ECC_1ERR_CLEAR_LANE	Xdata Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	15	0	r/w	IRAM_ECC_2ERR_ENABLE_LANE	IRAM MEM ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	14	0	r/w	CACHE_ECC_2ERR_ENABLE_LANE	Cache Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	13	0	r/w	XDATA_ECC_2ERR_ENABLE_LANE	Xdata Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	12	0	r/w	IRAM_ECC_1ERR_ENABLE_LANE	IRAM MEM ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	11	0	r/w	CACHE_ECC_1ERR_ENABLE_LANE	Cache Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	10	0	r/w	XDATA_ECC_1ERR_ENABLE_LANE	Xdata Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	9	0	r	IRAM_ECC_2ERR_LANE	IRAM MEM ECC 2 Bits Error Detected	
	8	0	r	CACHE_ECC_2ERR_LANE	Cache Mem ECC 2 Bits Error Detected	
	7	0	r	XDATA_ECC_2ERR_LANE	Xdata Mem ECC 2 Bits Error Detected	
	6	0	r	IRAM_ECC_1ERR_LANE	IRAM MEM ECC 1 Bit Error Detected	
	5	0	r	CACHE_ECC_1ERR_LANE	Cache Mem ECC 1 Bit Error Detected	
	4	0	r	XDATA_ECC_1ERR_LANE	Xdata Mem ECC 1 Bit Error Detected	
	[3:2]	2'h2	r/w	cache_rtsel_lane[1:0]	Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[1:0]	2'h1	r/w	cache_wtsel_lane[1:0]	Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
						
	# addr = 0x46cc			mcu_timer_ctrl_1_lane	MCU Ext Timer Control Register 7	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer_2ex_sel_lane[1:0]	MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[5:4]	2'h0	r/w	timer_2_sel_lane[1:0]	MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[3:2]	2'h0	r/w	timer_1_sel_lane[1:0]	MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[1:0]	2'h0	r/w	timer_0_sel_lane[1:0]	MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
						
	# addr = 0x46d0			mcu_timer_ctrl_2_lane	MCU Ext Timer Control Register 8	
	31	0	r/w	pwm0_en_lane	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm0_counter_lane[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0x46d4			mcu_timer_ctrl_3_lane	MCU Ext Timer Control Register 9	
	31	0	r/w	pwm1_en_lane	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm1_counter_lane[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0x46d8			mcu_timer_ctrl_4_lane	MCU Ext Timer Control Register 10	
	31	0	r/w	pwm2_en_lane	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm2_counter_lane[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0x46dc			mcu_timer_ctrl_5_lane	MCU Ext Timer Control Register 11	
	31	0	r/w	pwm3_en_lane	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'ha	r/w	pwm3_counter_lane[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0x46e0			mcu_timer_ctrl_6_lane	MCU Ext Timer Control Register 12	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	pwm3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	pwm2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	pwm1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	pwm0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x46e4			mcu_timer_ctrl_7_lane	MCU Ext Timer Control Register 13	
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	timer3_clk_sel_lane[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[5:4]	2'h0	r/w	timer2_clk_sel_lane[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[3:2]	2'h0	r/w	timer1_clk_sel_lane[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
	[1:0]	2'h0	r/w	timer0_clk_sel_lane[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
					10: RX clock	
					11: TX clock	
						
	# addr = 0x46e8			mcu_debug0_lane	Lane MCU Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug3_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug2_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug1_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug0_lane[7:0]	For Debug Only	internal
						
	# addr = 0x46ec			mcu_debug1_lane	Lane MCU Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug7_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debug6_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug5_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug4_lane[7:0]	For Debug Only	internal
						
	# addr = 0x46f0			mcu_debug2_lane	Lane MCU Debug Register 2	
	[31:24]	8'h0	r/w	mcu_debugb_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuga_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debug9_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debug8_lane[7:0]	For Debug Only	internal
						
	# addr = 0x46f4			mcu_debug3_lane	Lane MCU Debug Register 3	
	[31:24]	8'h0	r/w	mcu_debugf_lane[7:0]	For Debug Only	internal
	[23:16]	8'h0	r/w	mcu_debuge_lane[7:0]	For Debug Only	internal
	[15:8]	8'h0	r/w	mcu_debugd_lane[7:0]	For Debug Only	internal
	[7:0]	8'h0	r/w	mcu_debugc_lane[7:0]	For Debug Only	internal
						
	# addr = 0x46f8			mcu_debug_lane	Lane MCU Debug Register 4	
	[31:0]	32'h0	r/w	mcu_debug_lane[31:0]	For Debug Only	internal
						
	# addr = 0x46fc			ext_int_control0	Ext INT Control0	
	31	0	r/w	extint_tx_sft_rst_chg_rising_int_en_lane	Enable TX soft reset rising edge INT for EXT INT	internal
	30	0	r/w	extint_rx_sft_rst_chg_rising_int_en_lane	Enable RX soft reset rising INT for EXT INT	internal
	29	0	r/w	extint_tx_sft_rst_chg_falling_int_en_lane	Enable TX soft reset falling INT for EXT INT	internal
	28	0	r/w	extint_rx_sft_rst_chg_falling_int_en_lane	Enable RX soft reset falling INT for EXT INT	internal
	27	0	r/w	extint_int_cmn_irq_en_lane	Enable Int_cmn_irq	internal
	26	0	r/w	extint_tx_train_if_rsvd_int_en_lane	Enable Tx_train_if_rsvd_int_lane For EXT_INT	internal
	25	0	r/w	extint_trx_train_stop_int_en_lane	Enable Trx_train_stop_int_lane For EXT_INT	internal
	24	0	r/w	extint_rx_train_disable_int_en_lane	Enable Rx_train_disable_int_lane for EXT_INT	internal
	23	0	r/w	extint_lane_margin_en_int_en_lane	Enanle Lane_margin_en_int INT For EXT_INT	internal
	22	0	r/w	extint_tx_train_disable_int_en_lane	Enable Tx_train_disable_int_lane For EXT_INT	internal
	21	0	r/w	extint_refclk_dis_en_int_en_lane	Enable Refclk_dis_en_int For EXT_INT	internal
	20	0	r/w	extint_pin_papta_train_enable_int_en_lane	Enable pin_papta_train_enable_int INT For EXT_INT	internal
	19	0	r/w	extint_pin_papta_train_disable_int_en_lane	Enable pin_papta_train_disable_int INT For EXT_INT	internal
	18	0	r/w	extint_int_pu_ivref_chg_int_en_lane	Enable Pu_ivref_chg_int For  EXT_INT	internal
	17	0	r/w	extint_dphy_ana_lane_disable_chg_falling_int_en_lane	Enable dphy_ana_lane_disable_chg_falling_int_lane For EXT_INT	internal
	16	0	r/w	extint_dphy_ana_lane_disable_chg_rising_int_en_lane	Enable dphy_ana_lane_disable_chg_rising_int_lane For EXT_INT	internal
	15	0	r/w	extint_pm_others_chg_int_en_lane	Enable Pm_others_chg_int For  EXT_INT	internal
	14	0	r/w	extint_local_ctrl_field_ready_int_en_lane	Enable local_ctrl_field_ready_int For EXT_INT	internal
	13	0	r/w	extint_dme_dec_error_int_en_lane	Enable Dme_dec_error_int For  EXT_INT	internal
	12	0	r/w	extint_remote_balance_err_int_en_lane	Enable Remote_balance_err_int_lane For EXT_INT	internal
	11	0	r/w	extint_remote_ctrl_field_valid_mux_int_en_lane	Enable Remote_ctrl_field_valid_mux_int_lane For EXT_INT	internal
	10	0	r/w	extint_remote_status_field_valid_mux_int_en_lane	Enable Remote_status_field_valid_mux_int_lane For EXT_INT	internal
	9	0	r/w	extint_tx_train_enable_int_en_lane	Enable Tx_train_enable_int For  EXT_INT	internal
	8	0	r/w	extint_rx_train_enable_int_en_lane	Enable Rx_train_enable_int For  EXT_INT	internal
	7	0	r/w	extint_frame_lock_int_en_lane	Enable Frame_lock_int For  EXT_INT	internal
	6	0	r/w	extint_frame_unlock_int_en_lane	Enable Frame_unlock_int For  EXT_INT	internal
	5	0	r/w	extint_timer3_int_en_lane	Enable Timer4_int For  EXT_INT	internal
	4	0	r/w	extint_timer2_int_en_lane	Enable Timer3_int For  EXT_INT	internal
	3	0	r/w	extint_timer1_int_en_lane	Enable Timer2_int For  EXT_INT	internal
	2	0	r/w	extint_timer0_int_en_lane	Enable Timer1_int For  EXT_INT	internal
	1	0	r/w	extint_spd_int_gen_en_lane	Enable Spd_int_gen_lane For  EXT_INT	internal
	0	0	r/w	extint_pm_chg_int_en_lane	Enable Pm_chg_int For  EXT_INT	internal
						
	# addr = 0x4700			ext_int_control1	Ext INT Control1	
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	extint_int_power_state_valid_chg_rising_int_en_lane	Enable int_power_state_valid_chg_rising_int_lane for EXT_INT	internal
	6	0	r/w	extint_pm_pcie_func_chg_int_en_lane	Enable pm_pcie_func_chg_int_lane for EXT_INT	internal
	5	0	r/w	extint_rx_init_chg_rising_int_en_lane	Enable int_rx_init_chg_rising_int_lane for EXT_INT	internal
	4	0	r/w	extint_rx_init_chg_falling_int_en_lane	Enable int_rx_init_chg_falling_int_lane for EXT_INT	internal
	3	0	r/w	extint_refclk_dis_chg_rising_int_en_lane	Enable int_refclk_dis_chg_rising_int_lane For EXT_INT	internal
	2	0	r/w	extint_refclk_dis_chg_falling_int_en_lane	Enable int_refclk_dis_chg_falling_int_lane for EXT_INT	internal
	1	0	r/w	extint_pu_pll_or_chg_rising_int_en_lane	Enable int_pu_pll_or_chg_rising_int_lane for EXT_INT	internal
	0	0	r/w	extint_pu_pll_or_chg_falling_int_en_lane	Enable int_pu_pll_or_chg_falling_int_lane for EXT_INT	internal
						
	# addr = 0x4704			ana_if_trx_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	ana_reg_trx_wd_lane[7:0]	Force TRX Analog Register WD PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	[23:16]	0	r	ana_reg_trx_rd_out_lane[7:0]	TRX Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_trx_rst_lane	Force TRX Analog Register RST PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	12	0	r/w	ana_reg_trx_we_lane	Force TRX Analog Register WE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	11	0	r/w	ana_reg_trx_re_lane	Force TRX Analog Register RE PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
	10	0	r/w	ana_reg_trx_force_lane	TRX Analog Register Force	internal
					Force Analog TRX Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[9:0]	0	r/w	ana_reg_trx_addr_lane[9:0]	Force TRX Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_trx_force_lane is 1	
						
	# addr = 0x4708			ana_if_pll_ts_reg0	Analog PLL TX Interface Register 0	
	[31:24]	0	r/w	ana_reg_pll_ts_wd_lane[7:0]	Force PLL TS Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_ts_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_ts_rd_out_lane[7:0]	PLL TS Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_ts_rst_lane	Force PLL TS Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_ts_force_lane is 1	
	12	0	r/w	ana_reg_pll_ts_we_lane	Force PLL TS Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_ts_force_lane is 1	
	11	0	r/w	ana_reg_pll_ts_re_lane	Force PLL TS Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_ts_lane is 1	
	10	0	r/w	ana_reg_pll_ts_force_lane	PLL TS Analog Register Force	internal
					Force Analog PLL TS Lane Register PIN Control	
					1: Enable	
					0: Disable	
	9	0	r/w	RESERVED		
	[8:0]	0	r/w	ana_reg_pll_ts_addr_lane[8:0]	Force PLL TS Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_pll_TS force_lane is 1	
						
	# addr = 0x470c			ana_if_pll_rs_reg0	Analog PLL RX Interface Register 0	
	[31:24]	0	r/w	ana_reg_pll_rs_wd_lane[7:0]	Force PLL RS Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_rs_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_rs_rd_out_lane[7:0]	PLL RS Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_rs_rst_lane	Force PLL RS Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_rs_force_lane is 1	
	12	0	r/w	ana_reg_pll_rs_we_lane	Force PLL RS Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_rs_force_lane is 1	
	11	0	r/w	ana_reg_pll_rs_re_lane	Force PLL RS Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_rs_lane is 1	
	10	0	r/w	ana_reg_pll_rs_force_lane	PLL RS Analog Register Force	internal
					Force Analog PLL RS Lane Register PIN Control	
					1: Enable	
					0: Disable	
	9	0	r/w	RESERVED		
	[8:0]	0	r/w	ana_reg_pll_rs_addr_lane[8:0]	Force PLL RS Analog Register ADDR PIN	internal
						
	# addr = 0x4710			mcu_irq_isr_lane	MCU Ext Timer ISR Clear Control Register 1	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_cmn_isr_clear_lane	INT Form CMN MCU Clear	internal
	4	0	r/w	RESERVED		
	3	0	r/w	int_timer3_isr_clear_lane	Timer3 IRQ ISR Clear	internal
	2	0	r/w	int_timer2_isr_clear_lane	Timer2 IRQ ISR Clear	internal
	1	0	r/w	int_timer1_isr_clear_lane	Timer1 IRQ ISR Clear	internal
	0	0	r/w	int_timer0_isr_clear_lane	Timer0 IRQ ISR Clear	internal
						
	# addr = 0x4714			mcu_sdt_lane	MCU Watch Dong Timer Control Register 1	
	31	0	r/w	mcu_wdt_reset_lane	MCU Watch Dog Timer RESET.	internal
	[30:16]	0	r/w	RESERVED		
	15	0	r/w	mcu_wdt_en_lane	MCU Watch Dog Timer Enable	internal
	[14:0]	15'h400	r/w	mcu_wdt_cnt_hi_lane[14:0]	MCU Watch Dog Timer counter	internal
						
	# addr = 0x4718			mem_ecc_err_address0	MEMORY LANE ECC ERROR ADDR	
	[31:26]	0	r/w	RESERVED		
	[25:18]	0	r	CACHE_ECC_ERR_ADDR_LANE[7:0]	Cache LANE ECC Error Address	
	[17:10]	0	r	IRAM_ECC_ERR_ADDR_LANE[7:0]	Iram LANE ECC Error Address	
	[9:0]	0	r	XDATA_ECC_ERR_ADDR_LANE[9:0]	Xdata LANE ECC Error Address	
						
	# addr = 0x471c			xdata_mem_checksum_lane0	XDATA MEMORY LANE CHECKSUM Registers 0	
	[31:0]	32'hffffffff	r/w	XDATA_MEM_CHECKSUM_EXP_LANE[31:0]	Xdata Memory Checksum Expected Value	
						
	# addr = 0x4720			xdata_mem_checksum_lane1	XDATA MEMORY LANE CHECKSUM Registers 1	
	[31:0]	32'h0	r	XDATA_MEM_CHECKSUM_LANE[31:0]	Xdata Memory Checksum Readback	
						
	# addr = 0x4724			lane_mcu_address_reg	LANE MCU Address 	
	[31:18]	0	r/w	RESERVED		
	[17:0]	0	r	memaddr_lane[17:0]	LANE MCU instruction address read out	
						
	# addr = 0x4800			dfe_ctrl_reg0	DFE Control	
	31	0	r/w	dfe_ec_mode_lane	DFE Eye Check Mode	internal
	30	0	r/w	dfe_ee_mode_lane	DFE Edge Equalizer Mode	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:26]	2'h1	r/w	dfe_vref_mode_lane[1:0]	VREF Adaptation Mode Select	internal
					0: Track Mode	
					1: Init1 Mode	
					2: Init2 Mode	
	25	0	r/w	dfe_tap_refresh_lane	DFE Tap Refresh 	internal
	24	0	r/w	dfe_tap_restore_lane	DFE Tap Restore	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	dfe_adapt_adj_vref_dc_en_lane	Vref/Voff Adjustment Logic Enable	internal
					0: Disable	
					1: Enable	
	19	0	r/w	dfe_adapt_adj_vref_dc_mid_en_lane	Vref/Voff Adjustment Logic For Mid Enable	internal
					0: Disable	
					1: Enable	
	18	0	r/w	RESERVED		
	17	0	r	dfe_done_lane	DFE Done Flag	internal
					0: DFE adapting	
					1: DFE adaptation Done	
	16	0	r/w	dfe_start_lane	DFE Start	internal
					Positive edge trigger DFE Adaptation	
					Negative  edge clear DFE DONE	
	15	0	r/w	dfe_f0x_mode_lane	DFE F0X Mode	internal
					0: DFE Adaptation not in F0X Mode	
					1: DFE Adaptation in F0X Mode	
	14	0	r/w	dfe_adapt_abort_lane	Abort DFE Adaptation	internal
					0: No effect	
					1: Exit Adaptation.	
	13	0	r/w	dfe_adapt_cont_lane	DFE Continuous Adaptation Mode	internal
					0: DFE Adaptation time controlled by dfe_adapt_lpnum_lane	
					1: DFE Adaptation in continuous mode	
	12	1	r/w	dfe_f0a_mode_lane	DFE F0A Mode	internal
					0: DFE Adaptation not in F0A Mode	
					1: DFE Adaptation in F0A Mode	
	11	0	r/w	dfe_f0k_mode_lane	DFE F0 Peak Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0 Peak Mode	
	10	1	r/w	dfe_mmse_mode_lane	DFE Adaptation Algorithm	internal
					0: MAXEO Mode	
					1: MMSE Mode 	
	9	0	r/w	dfe_f0b_mode_lane	DFE F0B Mode	internal
					0: DFE Adaptation not in F0B Mode	
					1: DFE Adaptation in F0B Mode	
	8	0	r/w	dfe_f0d_mode_lane	DFE F0D Mode	internal
					0: DFE Adaptation not in F0D Mode	
					1: DFE Adaptation in F0D Mode	
	[7:4]	4'hf	r/w	dfe_adapt_splr_en_lane[3:0]	DFE Adaptation Sampler Selection	internal
					1: Enable This Sampler	
					0: Disable This Sampler	
					[0]: Data Even Sampler (DE) Enable	
					[1]: Data Odd Sampler (DO) Enable	
					[2]: Slicer Even Sampler (SE) Enable	
					[3]: Slicer Odd Sampler (SO) Enable	
	[3:0]	0	r/w	RESERVED		
						
	# addr = 0x4804			dfe_ctrl_reg1	DFE Control	
	31	0	r/w	dfe_fir_adapt_hp1_en_lane	FIR HP1 Close Loop Adapt Enable	internal
	30	0	r/w	dfe_fir_adapt_hn1_en_lane	FIR HN1 Close Loop Adapt Enable	internal
	29	0	r/w	dfe_edge_all_tran_en_lane	Edge All Transition Enable	internal
	28	0	r/w	dfe_fir_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For FIR	internal
	27	0	r/w	dfe_fir_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For FIR	internal
	26	0	r/w	dfe_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable	internal
	25	0	r/w	dfe_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable	internal
	24	0	r/w	dfe_f0b_dn1_msb_atran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For F0B	internal
	23	1	r/w	dfe_f0b_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For F0B	internal
	22	0	r/w	dfe_f0d_dn1_msb_tran_adapt_en_lane	Dn1 MSB Transition Adapt Enable For F0D	internal
	21	1	r/w	dfe_f0d_dn1_no_tran_adapt_en_lane	DN1 No Transition Adapt Enable For F0D	internal
	20	0	r/w	dfe_cmn_mode_tmb_lane	Common Mode Top Mid Bot	internal
					0: Top Mid Bot adapt independent	
					1: Top Mid Bot adapt to common mode	
	19	0	r/w	dfe_cmn_mode_mlsb_lane	Common Mode MSB LSB	
					0: MSB LSB adapt independent	
					1: MSB LSB adapt to common mode	
	18	0	r/w	dfe_tmb_vld_mode_dc_lane	Top Mid Bot Valid Mode For DC	internal
	17	0	r/w	dfe_tmb_vld_mode_vref_lane	Top Mid Bot Valid Mode For VREF	internal
	16	0	r/w	dfe_tmb_vld_mode_f0d_lane	Top Mid Bot Valid Mode For F0D	internal
	15	0	r/w	dfe_tmb_vld_mode_f2_lane	Top Mid Bot Valid Mode For F2	internal
	14	0	r/w	RESERVED		
	13	0	r/w	dfe_tmb_vld_mode_f1_lane	Top Mid Bot Valid Mode For F1	internal
	12	0	r/w	dfe_tmb_vld_mode_f0_lane	Top Mid Bot Valid Mode For F0	internal
	11	1	r/w	dfe_upper_eo_en_lane	F0D Upper Eye Enable	internal
	10	1	r/w	dfe_lower_eo_en_lane	F0D Lower Eye Enable	internal
	9	0	r/w	dfe_fbmd_vref_lane	VREF Adaptation Feedback Mode	internal
					0: Feedback to self	
					1: Feedback to both even and odd	
	8	0	r/w	dfe_fbmd_f0_lane	DFE F0 Feedback Mode	internal
					0: Feedback F0 Based On Dfe_fmbd_f1pn And Dfe_fbmd_dataslicer	
					1: Feedback F0 to all 4 sampler in even and odd	
	7	0	r/w	dfe_fbmd_ds_lane	Data/Slicer Feedback Mode	internal
					0: feedback value to self	
					1: feedback value to both Data and Slicer	
	6	0	r/w	dfe_fbmd_eo_lane	Even/Odd Feedback Mode	internal
					0: feedback to self	
					1: feedback to both Even and Odd	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	dfe_fbmd_f0d_lane	F0 Feedback Mode During F0D Adaptation	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	2	1	r/w	dfe_fbmd_f0k_lane	F0 Feedback Mode During F0K Adaptation	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	1	0	r/w	dfe_fbmd_dc_lane	DC Feedback Mode	internal
					0: Feedback to self	
					1: Feedback to all sampler clusters	
	0	0	r/w	dfe_fbmd_dce_lane	Edge DC Feedback Mode	internal
					0: Feedback to self	
					1: feedback to both Even and Odd	
						
	# addr = 0x4808			dfe_ctrl_reg2	DFE Control	
						internal
	31	0	r	dfe_updated_lane	DFE Updated	
					0: DFE is still updating.	
					1: DFE update finished for all taps, both analog and digital.	
	[30:22]	0	r/w	RESERVED		
	[21:16]	6'h00	r/w	dfe_update_f_en_lane[5:0]	DFE Update Enable For Floating Taps	internal
					Each bit corresponding to one floating tap, active high.	
					[0]: FF0	
					[1]: FF1	
					. . .	
					[5]: FF5	
	[15:0]	16'h0000	r/w	DFE_UPDATE_EN_LANE[15:0]	DFE Tap Adaptation Enable. 	
					Each bit corresponding to one fix tap.	
					[0]: F0	
					[1]: F1	
					. . .	
					[15]: F15	
						
	# addr = 0x480c			dfe_ctrl_reg3	DFE Control	
	31	0	r/w	RESERVED		
	30	1'h0	r/w	dfe_update_vref_mid_en_lane	VREF Middle Update Enable	internal
	29	1'h0	r/w	RESERVED		
	28	1'h0	r/w	RESERVED		
	27	1'h0	r/w	dfe_update_hp1_en_lane	FIR HP1 Update Enable	internal
	26	1'h0	r/w	dfe_update_hn1_en_lane	FIR HN1 Update Enable	internal
	25	1'h0	r/w	dfe_update_vref_en_lane	VREF Update Enable	internal
	24	1'h0	r/w	dfe_update_ee_en_lane	Edge F1P5 Update Enable	internal
	23	1'h0	r/w	dfe_update_dce_en_lane	Edge DC Update Enable	internal
	22	1'h0	r/w	DFE_UPDATE_DC_EN_LANE	DFE Update Enable For DC	
					0: Disable	
					1: Enable	
	[21:19]	3'h7	r/w	dfe_tmb_err_en_fir_lane[2:0]	Top Mid Bot Error Enable For FIR	internal
	[18:16]	3'h7	r/w	dfe_tmb_err_en_lane[2:0]	Top Mid Bot Error Enable	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	dfe_dce_ds_sel_lane	Edge DC Select From Data Or Slicer	internal
					Used when dfe_fbmd_dce = 1	
					0: Select Data	
					1: Select Slicer	
	7	1	r/w	dfe_vote_top_bot_outer_lane	Vote Top Bot On Outer Eye Only	internal
	[6:5]	2'h1	r/w	dfe_clr_frac_en_lane[1:0]	Enable Freg_frac Clear When Switching Sampler	internal
					0: Disable	
					1: Enable	
					[0]: F0,F2,F2,F4,DC,VREF	
					[1]: Other taps	
	4	1	r/w	dfe_data_f0_sel_lane	Set F0 To Be The Following Value When Sampler Selected As Data Path	internal
					0: 0	
					1: Average of F1P and F1N divided by 2	
	[3:0]	4'h1	r/w	dfe_float_sel_lane[3:0]	DFE Floating Tap Select	internal
					Valid range is 1,2  ... 11	
						
	# addr = 0x4810			dfe_ctrl_reg4	DFE Control	
	31	0	r/w	dfe_track_mode_lane	DFE Tracking Mode	internal
					0: Eq Training Mode	
					1: Data Tracking Mode 	
	30	0	r	dfe_dly_sat_f0_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	29	0	r	dfe_dly_sat_vref_lane	Delayed Saturation Status, Active High	internal
					0: Not saturated	
					1: Saturated	
	28	0	r	dfe_lock_lane	DFE Lock Indicator	internal
					0: Not locked	
					1: Locked	
	27	0	r/w	dfe_lock_clr_lane	Clear The Lock Flag To 1	internal
					0: Not clear	
					1: Clear	
	26	0	r	dfe_rt_sat_f0_lane	DFE Realtime F0 Saturation Flag	internal
	[25:24]	0	r/w	dfe_tap_settle_scale_lane[1:0]	Select Tap Settling Time Scale Factor	internal
					0: No Scaleing	
					1: 1/2	
					2: 1/4	
					3: 1/8	
	23	0	r	dfe_rt_sat_vref_lane	DFE Realtime VREF Saturation Flag	internal
	22	0	r/w	cdr_edge_path_sel_lane	Select Which Path To Use For Edge (even) Samplers In Full Rate Mode	internal
					0: Data path	
					1: Slicer path	
	21	0	r/w	dfe_coarse_step_en_lane	DFE Coarse Step Enable	internal
	20	0	r/w	dfe_fine_step_en_lane	DFE Fine Step Enable	internal
	19	0	r/w	dfe_dc_coarse_step_en_lane	DC Coarse Step Enable	internal
	18	0	r/w	dfe_dc_fine_step_en_lane	DC Fine Step Enable	internal
	17	0	r/w	dfe_vref_coarse_step_en_lane	VREF Coarse Step Enable	internal
	16	0	r/w	dfe_vref_fine_step_en_lane	VREF Fine Step Enable	internal
	15	0	r/w	dfe_f0_coarse_step_en_lane	DFE F0 Coarse Step Enable	internal
	14	0	r/w	dfe_f0_fine_step_en_lane	DFE F0 Fine Step Enable	internal
	13	0	r/w	dfe_f0b_coarse_step_en_lane	DFE F0B Coarse Step Enable	internal
	12	0	r/w	dfe_f0b_fine_step_en_lane	DFE F0B Fine Step Enable	internal
	11	0	r/w	dfe_f0d_coarse_step_en_lane	DFE F0D Coarse Step Enable	internal
	10	0	r/w	dfe_f0k_coarse_step_en_lane	DFE F0K Coarse Step Enable	internal
	[9:8]	0	r/w	dfe_rate_mode_lane[1:0]	DFE Full Rate Mode	internal
					0: Half Rate Mode	
					1: Full Rate Mode	
					2: Quarter Rate Mode	
	7	0	r/w	RESERVED		
	6	1	r/w	ana_rx_sel_mu_f_lane	CDR Mu Select	internal
					0: Initial value	
					1: Final value	
	[5:0]	0	r/w	eye_open_lane[5:0]	Eye Open To PIPE	internal
						
	# addr = 0x4814			dfe_ctrl_reg5	Dfe_ctrl Output Override	
	31	0	r/w	RESERVED		
	30	0	r	dfe_fsm_debug_pause_lane	DFE FSM Debug Pause Flag	internal
					0: Not in SWPP state	
					1: In SWPP State	
	29	0	r/w	dfe_fsm_debug_next_lane	DFE FSM Debug Mode Next Step Trigger	internal
					Positive Edge Active, Indicates Software Post-processing Is Done	
	28	0	r/w	dfe_fsm_debug_mode_lane	DFE FSM Debug Mode	internal
					0: Non-debug Mode	
					1: DFE FSM Debug Mode, DFE Adaptation FSM Pauses At Post-processing Stage	
	[27:25]	3'h0	r/w	dfe_ctrl_pol1_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	24	0	r/w	dfe_ctrl_pol0_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[23:16]	8'h0	r/w	dfe_ctrl_fb_sel_lane[7:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[15:13]	3'h0	r/w	dfe_ctrl_splr_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	[12:10]	3'h0	r/w	dfe_ctrl_pol2_lane[2:0]	Used When DFE_CTRL_BYPASS_LANE = 1	internal
	9	0	r/w	dfe_ctrl_adapt_lane	Used When DFE_CTRL_BYPASS_LANE = 1	internal
					0: Hold	
					1: Adapt	
	8	0	r/w	dfe_ctrl_bypass_lane	DFE Control Bypass	internal
					0: No override	
					1: Override DFE_CTRL Output To DFE HSL	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	dfe_dis_lane	Disable DFE From Speed Table	internal
					0: Not disabled	
					1: Disabled	
						
	# addr = 0x4818			dfe_ctrl_reg6	DFE Timing Control	
	[31:30]	0	r/w	RESERVED		
	[29:20]	10'h3f	r/w	dfe_switch_time_lane[9:0]	DFE Switch Time	internal
					Only during this time DFE adapts	
					Typically 31 63 127 255, unit is frame	
					Actual frame# = register value + 1	
	[19:10]	10'h1	r/w	dfe_pol_lpnum_lane[9:0]	Polarity Table Loop Number	internal
					Controls how many polarity table round for each sampler.	
					Loop number = register value + 1	
	[9:0]	10'h1	r/w	dfe_adapt_lpnum_lane[9:0]	DFE Adapt FSM Loop Number	internal
					Controls how many round of sampler sweeping for each DFE call.	
					Loop number = register value + 1	
						
	# addr = 0x481c			rx_eq_clk_ctrl	Dfe And Eom Clock Reset Control	
	31	0	r/w	dfe_en_fm_reg_lane	Select DFE_EN From Reg	internal
	30	0	r/w	dfe_pat_dis_fm_reg_lane	Select DFE_PAT_DIS From Reg	internal
	29	0	r/w	dfe_update_dis_fm_reg_lane	Select DFE_UPDATE_DIS From Reg	internal
	[28:19]	0	r/w	RESERVED		
	18	1	r/w	dfe_f0x_full_tran_adapt_en_lane	F0X Full Transition Adapt Enable	internal
	17	0	r/w	dfe_f0x_part_tran_adapt_en_lane	F0X Part Transition Adapt Enable	internal
	16	0	r/w	dfe_f0x_full_atran_adapt_en_lane	F0X Full Anti-Transition Adapt Enable	internal
	15	0	r/w	dfe_f0x_part_atran_adapt_en_lane	F0X Part Anti-Transition Adapt Enable	internal
	[14:10]	5'h1	r/w	dfe_f0x_sel_lane[4:0]	DFE F0X Select	internal
					10101 :  Fn5	
					10100 :  Fn4	
					10011 :  Fn3	
					10010 :  Fn2	
					10001 :  Fn1	
					00000 :  Reserved	
					00001 :  F1	
	9	0	r	int_dfe_en_lane	DFE_EN From PIN Readback	internal
	8	0	r/w	dfe_clk_on_lane	DFE Clock On	internal
					Debug use only, force on DFE clock	
					0: Normal	
					1: Force enable	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	DFE_PAT_DIS_LANE	DFE Pattern Protection Disable	
					0: Pattern Protection enabled	
					1: pattern protection disabled	
	4	1	r/w	DFE_EN_LANE	DFE Enable	
					Gate DFE High Speed Logic When Dfe Adaptation Is Not Needed	
					0: DFE won't be used for this link	
					1: DFE may be used for this link	
	3	0	r/w	DFE_UPDATE_DIS_LANE	Disable DFE Update	
					0: Disable	
					1: Not disable	
	2	1	r/w	reset_dfe_lane	Reset DFE Functio	internal
					Controlled By Firmware Function	
					0: No reset	
					1: Reset	
	1	0	r/w	dfe_mcu_clk_en_lane	DFE Use MCU Clock	internal
					0: Don't Use MCU_CLK As DFE_CLK	
					1: Use MCU_CLK as DFE_CLK	
	0	1	r/w	dfe_clk_off_lane	Gate DFE Clock When RX_CLK Is Not Valid	internal
						
	# addr = 0x4820			dfe_ana_reg0	DFE To Analog Force	
	[31:28]	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	ana_rx_dfe_f2_pol_s_force_lane	Analog Control Force Value	internal
	24	0	r/w	ana_rx_dfe_f2_pol_d_force_lane	Analog Control Force Value	internal
	23	0	r/w	ana_rx_dfe_f1_pol_s_force_lane	Analog Control Force Value	internal
	22	0	r/w	ana_rx_dfe_f1_pol_d_force_lane	Analog Control Force Value	internal
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	ana_rx_dfe_f0_pol_s_force_lane	Analog Control Force Value	internal
	18	0	r/w	ana_rx_dfe_f0_pol_d_force_lane	Analog Control Force Value	internal
	17	0	r/w	ana_rx_dfe_f2_pol_en_s_force_lane	Analog Control Force Value	internal
	16	0	r/w	ana_rx_dfe_f2_pol_en_d_force_lane	Analog Control Force Value	internal
	15	0	r/w	ana_rx_dfe_f1_pol_en_s_o_force_lane	Analog Control Force Value	internal
	14	0	r/w	RESERVED		
	13	0	r/w	ana_rx_dfe_f1_pol_en_s_e_force_lane	Analog Control Force Value	internal
	12	0	r/w	RESERVED		
	11	0	r/w	ana_rx_dfe_f1_pol_en_d_o_force_lane	Analog Control Force Value	internal
	10	0	r/w	RESERVED		
	9	0	r/w	ana_rx_dfe_f1_pol_en_d_e_force_lane	Analog Control Force Value	internal
	8	0	r/w	RESERVED		
	7	0	r/w	ana_rx_dfe_f0_pol_en_s_force_lane	Analog Control Force Value	internal
	6	0	r/w	ana_rx_dfe_f0_pol_en_d_force_lane	Analog Control Force Value	internal
	5	0	r/w	ana_rx_data_slicer_path_switch_o_force_lane	Analog Control Force Value	internal
	4	0	r/w	RESERVED		
	3	0	r/w	ana_rx_data_slicer_path_switch_e_force_lane	Analog Control Force Value	internal
	2	0	r/w	RESERVED		
	1	0	r/w	ana_rx_dfe_floating_sel_force_lane	Analog Control Force Value	internal
	0	0	r/w	dfe_ctrl_ana_bypass_lane	DFE Control To ANA Bypass	internal
					0: No override	
					1: Override dfe_ctrl outputs to Analog	
						
	# addr = 0x4824			dfe_ana_reg1	DFE To Analog Override 0	
	31	1	r/w	ana_pu_dfe_lane	Control Analog PU DFE	internal
	30	0	r/w	ana_rx_dfe_f2_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	29	0	r/w	ana_rx_dfe_f2_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	28	0	r/w	ana_rx_dfe_f0_pol_en_s_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	27	0	r/w	ana_rx_dfe_f0_pol_en_d_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[26:24]	0	r/w	ana_rx_dfe_f2_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	23	0	r/w	RESERVED		
	[22:20]	0	r/w	ana_rx_dfe_f2_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[19:17]	0	r/w	ana_rx_dfe_f1_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[16:14]	0	r/w	RESERVED		
	[13:11]	0	r/w	ana_rx_dfe_f1_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[10:8]	0	r/w	RESERVED		
	7	0	r/w	ana_rx_data_slicer_path_switch_o_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	6	0	r/w	RESERVED		
	5	0	r/w	ana_rx_data_slicer_path_switch_e_lane	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	4	0	r/w	RESERVED		
	[3:0]	4'h1	r/w	ana_rx_dfe_floating_sel_lane[3:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
						
	# addr = 0x4828			dfe_ana_reg2	DFE To Analog Override 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:27]	0	r/w	ana_rx_dfe_f0_pol_s_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[26:24]	0	r/w	ana_rx_dfe_f0_pol_d_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[23:21]	0	r/w	ana_rx_dfe_f1_pol_en_s_o_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[20:18]	0	r/w	ana_rx_dfe_f1_pol_en_s_e_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	
	[17:15]	0	r/w	RESERVED		
	[14:12]	0	r/w	RESERVED		
	[11:9]	0	r/w	ana_rx_dfe_f1_pol_en_d_o_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[8:6]	0	r/w	RESERVED		
	[5:3]	0	r/w	ana_rx_dfe_f1_pol_en_d_e_lane[2:0]	Override Corresponding Analog Signal When Dfe_ctrl_ana_bypass = 1	internal
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x482c			dfe_step_reg0	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_dc_lane[3:0]	DC Adaptation Fine Step Size. 	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h8	r/w	dfe_step_accu_dc_lane[3:0]	DC Adaptation Accurate Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h2	r/w	dfe_step_coarse_dc_lane[3:0]	DC Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h2	r/w	dfe_step_coarse_f0_lane[3:0]	DFE F0 Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[15:12]	4'h2	r/w	dfe_step_coarse_fx1_lane[3:0]	DFE Floating Tap Adaptation Coarse Step Size.	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[11:8]	4'h2	r/w	dfe_step_coarse_fx2_lane[3:0]	DFE Path Tap Adaptation Coarse Step Size.	internal
					X = 5 to 10	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[7:4]	4'h9	r/w	dfe_step_coarse_eo_up_lane[3:0]	Eye Open Adaptation Coarse Step Size For Up.	internal
					Used when dfe_f0d_coarse_step_en_lane  = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[3:0]	4'h1	r/w	dfe_step_coarse_eo_dn_lane[3:0]	Eye Open Adaptation Coarse Step Size For Dn.	internal
					Used when dfe_f0d_coarse_step_en_lane  = 1	
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
						
	# addr = 0x4830			dfe_step_reg1	DFE Step Size	
	[31:28]	4'h6	r/w	dfe_step_fine_f0_lane[3:0]	DFE F0 Adaptation Fine Step Size.	internal
					Used when dfe_f0_fine_step_en_lane = 1 and dfe_f0_coarse_step_en_lane = 0	
	[27:24]	4'h6	r/w	dfe_step_fine_fx1_lane[3:0]	DFE Floating Tap Adaptation Fine Step Size.	internal
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[23:20]	4'h6	r/w	dfe_step_fine_fx2_lane[3:0]	DFE Path Tap Adaptation Fine Step Size.	internal
					X = 5 to 10	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[19:16]	4'ha	r/w	dfe_step_fine_eo_up_lane[3:0]	Eye Open Adaptation Fine Step Size For Up.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[15:12]	4'h6	r/w	dfe_step_fine_eo_dn_lane[3:0]	Eye Open Adaptation Fine Step Size For Dn.	internal
					Used when dfe_f0d_en = 1 and dfe_step_coarse_en = 0	
	[11:8]	4'h8	r/w	dfe_step_accu_f0_lane[3:0]	DFE F0 Adaptation Accurate Step Size.	internal
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[7:4]	4'h8	r/w	dfe_step_accu_fx1_lane[3:0]	DFE Floating Tap Adaptation Accurate Step Size.	internal
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
	[3:0]	4'h8	r/w	dfe_step_accu_fx2_lane[3:0]	DFE Path Tap Adaptation Accurate Step Size.	internal
					X = 5 to 10	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
						
	# addr = 0x4834			dfe_step_reg2	DFE Step Size	
	[31:28]	4'h2	r/w	dfe_step_coarse_f0b_lane[3:0]	F0B Coarse Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[27:24]	4'h4	r/w	dfe_step_fine_f0b_lane[3:0]	F0B Fine Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[23:20]	4'h6	r/w	dfe_step_accu_f0b_lane[3:0]	F0B Accurate Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h9	r/w	dfe_step_coarse_peak_dn_lane[3:0]	F0K Down Coarse Step Size	internal
	[15:12]	4'ha	r/w	dfe_step_fine_peak_dn_lane[3:0]	F0K Down Fine Step Size	internal
	[11:8]	4'h1	r/w	dfe_step_coarse_peak_up_lane[3:0]	F0K Up Coarse Step Size	internal
	[7:4]	4'h6	r/w	dfe_step_fine_peak_up_lane[3:0]	F0K up Fine Step Size	internal
	[3:0]	4'h2	r/w	dfe_step_coarse_fx3_lane[3:0]	DFE Sampler Tap Adaptation Coarse Step Size.	internal
					X = 3 to 4	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 1	
						
	# addr = 0x4838			dfe_step_reg3	DFE Step Size	
	[31:28]	4'h2	r/w	dfe_step_coarse_ee_lane[3:0]	Edge Equalizer Coarse Step Size	internal
	[27:24]	4'h4	r/w	dfe_step_fine_ee_lane[3:0]	Edge Equalizer Fine Step Size	internal
	[23:20]	4'h6	r/w	dfe_step_accu_ee_lane[3:0]	Edge Equalizer Accurate Step Size	internal
	[19:16]	4'h2	r/w	dfe_step_coarse_f1_tune_lane[3:0]	F2 Tune Coarse Step Size	internal
	[15:12]	4'h4	r/w	dfe_step_fine_f1_tune_lane[3:0]	F2 Tune Fine Step Size	internal
	[11:8]	4'h6	r/w	dfe_step_accu_f1_tune_lane[3:0]	F2 Tune Accurate Step Size	internal
	[7:4]	4'h6	r/w	dfe_step_fine_fx3_lane[3:0]	DFE Sampler Tap Adaptation Fine Step Size.	internal
					X = 3 to 4	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[3:0]	4'h8	r/w	dfe_step_accu_fx3_lane[3:0]	DFE Sampler Tap Adaptation Accurate Step Size.	internal
					X = 3 to 4	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
						
	# addr = 0x483c			dfe_step_reg4	DFE Step Size	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_f1_thresh_tune_lane[5:0]	DFE F2 TUNE Thresh	internal
					0:2:64	
	[23:20]	4'h2	r/w	dfe_step_coarse_fir_lane[3:0]	FIR Coarse Step Size	internal
	[19:16]	4'h4	r/w	dfe_step_fine_fir_lane[3:0]	FIR Fine Step Size	internal
	[15:12]	4'h4	r/w	dfe_step_accu_fir_lane[3:0]	FIR Accurate Step Size	internal
	[11:8]	4'h2	r/w	dfe_step_coarse_vref_lane[3:0]	VREF Coarse Step Size	internal
	[7:4]	4'h4	r/w	dfe_step_fine_vref_lane[3:0]	VREF Fine Step Size	internal
	[3:0]	4'h6	r/w	dfe_step_accu_vref_lane[3:0]	VREF Accurate Step Size	internal
						
	# addr = 0x4840			dfe_static_reg0		
	[31:30]	2'h3	r/w	dfe_sat_en_lane[1:0]	DFE Saturate Protection Enable	internal
					0: Disable Saturation Protection Function	
					1: Enable saturation protection function	
					[0] F0	
					[1] VREF	
	29	1	r/w	dfe_sq_en_lane	DFE SQ Enable	internal
					0: DFE runs regardless of sq_detected value	
					1: DFE Freezes Adapt When Sq_detected Is 1	
	[28:24]	5'h6	r/w	dfe_adapt_adj_vref_dc_thresh_1_lane[4:0]	VREF DC Adjustment Threshold1	internal
					Valid range is 0 to 14	
	23	0	r/w	dfe_sat_hold_lane	DFE F0 Saturate Hold	internal
					0: F0 Keeps Update After F0 Is Saturated	
					1: F0 update is disabled when F0 is saturated.	
	22	0	r/w	dfe_couple_tap_mode_lane	DFE Couple Tap Mode	internal
					0: No couple	
					1: Couple certain tap's settling timer	
	[21:16]	6'h12	r/w	dfe_adapt_adj_vref_dc_thresh_2_lane[5:0]	VREF DC Adjustment Threshold2	internal
					Valid range is 0 to 30	
	[15:14]	2'h0	r/w	dfe_adapt_adj_vref_dc_swap_lane[1:0]	Swap Inc Dec Adjustment	internal
					[0]: Swap DC direction if high	
					[1]: Swap VREF direction if high	
	13	1	r/w	dfe_f1_thresh_tune_en_lane	F1 Thresh Tune Enable	internal
					0: F1 tune adaptation is not gated by F1 condition.	
					1: F1 tune adaptation is gated by F1 condition.	
	[12:8]	5'h4	r/w	dfe_eo_up_thre_fine_lane[4:0]	Fine UP/DN Voting Threshold In Eye Open Mode For F0	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	1	r/w	dfe_fr_even_sel_lane	DFE Full Rate Even Select	Internal
					0: Use odd data in full rate	
					1: Use even data in full rate	
	[4:0]	5'h3	r/w	dfe_eo_up_thre_coarse_lane[4:0]	Coarse UP/DN Voting Threshold In Eye Open Mode For F0	internal
						
	# addr = 0x4844			dfe_static_reg1		
	31	0	r/w	dfe_fast_settle_lane	DFE Fast Settle	internal
					For Simulation Only, Select Short Dfe Settling Time	
					0: use short dfe tap settling time	
					1: use actual dfe tap settling time	
	[30:24]	7'h8	r/w	dfe_ana_settle_pathon_lane[6:0]	DFE Analog Settling Time Path On	internal
					Settling Time When Turn On DFE Mode For Selected Path	
	[23:20]	4'h8	r/w	dfe_ana_settle_pathoff_lane[3:0]	DFE Analog Settling Time Path Off	internal
					Settling Time When Turn Off DFE Mode For Selected Path	
	[19:16]	4'h8	r/w	dfe_ana_settle_pathswitch_lane[3:0]	DFE Analog Settling Time Path Switch	internal
					Settling Time When Switching Between D And S Paths	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:12]	2'h2	r/w	dfe_ana_settle_f0to2_lane[1:0]	DFE F0-F2 Settle Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	[7:6]	2'h2	r/w	dfe_ana_settle_fir_lane[1:0]	DFE FIR Tap Settling Time	internal
					0: 1us	
					1: 2us	
					2: 4us	
					3: 8us	
	[5:4]	2'h2	r/w	dfe_ana_settle_f3to15_lane[1:0]	DFE F3-F15 Settling Time	internal
					0: 5ns	
					1: 10ns	
					2: 15ns	
					3: 20ns	
	[3:2]	2'h2	r/w	dfe_ana_settle_f1_tune_lane[1:0]	DFE F2_TUNE Tap Settling Time	internal
					0: 1ns	
					1: 2ns	
					2: 4ns	
					3: 8ns	
	[1:0]	2'h2	r/w	dfe_ana_settle_dc_lane[1:0]	DFE DC Settling Time	internal
					0: 100ns	
					1: 200ns	
					2: 300ns	
					3: 400ns	
						
	# addr = 0x4848			dfe_static_reg3	Polarity Flip Registers	
	31	0	r/w	RESERVED		
	30	0	r/w	dfe_vref_sign_xor_lane	DFE VREF Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	29	0	r/w	dfe_dc_e_sign_xor_lane	DFE DC Edge Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	28	0	r/w	dfe_dc_sign_xor_lane	DFE DC Sign XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[27:25]	3'h0	r/w	ana_rx_dfe_f1_pol_d_xor_lane[2:0]	ANA_RX_DFE_F1_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[24:22]	3'h0	r/w	RESERVED		
	[21:19]	3'h0	r/w	ana_rx_dfe_f1_pol_s_xor_lane[2:0]	ANA_RX_DFE_F1_POL_S XOR	
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[18:16]	3'h0	r/w	ana_rx_dfe_f0_pol_s_xor_lane[2:0]	ANA_RX_DFE_F0_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[15:13]	3'h0	r/w	ana_rx_dfe_f2_pol_d_xor_lane[2:0]	ANA_RX_DFE_F2_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[12:10]	3'h0	r/w	ana_rx_dfe_f2_pol_s_xor_lane[2:0]	ANA_RX_DFE_F2_POL_S XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	[9:7]	3'h0	r/w	RESERVED		
	[6:4]	3'h0	r/w	ana_rx_dfe_f0_pol_d_xor_lane[2:0]	ANA_RX_DFE_F0_POL_D XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	3	0	r/w	ana_rx_data_slicer_path_switch_o_xor_lane	ANA_RX_DATA_SLICER_PATH_SWITCH_O XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	2	0	r/w	RESERVED		
	1	0	r/w	ana_rx_data_slicer_path_switch_e_xor_lane	ANA_RX_DATA_SLICER_PATH_SWITCH_E XOR	internal
					1: Flip Corresponding Analog Port 0/1 Definition 0: Use Default	
	0	0	r/w	RESERVED		
						
	# addr = 0x484c			dfe_static_reg4	DFE tap dac settlement counter	
	[31:24]	8'hf	r/w	dfe_ana_settle_20ns_lane[7:0]	20 NS In Number Of DFE Clock	internal
	[23:16]	8'hb	r/w	dfe_ana_settle_15ns_lane[7:0]	15 NS In Number Of DFE Clock	internal
	[15:8]	8'h8	r/w	dfe_ana_settle_10ns_lane[7:0]	10 NS In Number Of DFE Clock	internal
	[7:0]	8'h4	r/w	dfe_ana_settle_5ns_lane[7:0]	5 NS In Number Of DFE Clock	internal
						
	# addr = 0x4850			dfe_static_reg5	DFE tap dac settlement counter	
	[31:24]	8'hff	r/w	dfe_ana_settle_400ns_lane[7:0]	400 NS In Number Of DFE Clock	internal
	[23:16]	8'hd3	r/w	dfe_ana_settle_300ns_lane[7:0]	300 NS In Number Of DFE Clock	internal
	[15:8]	8'h8d	r/w	dfe_ana_settle_200ns_lane[7:0]	200 NS In Number Of DFE Clock	internal
	[7:0]	8'h47	r/w	dfe_ana_settle_100ns_lane[7:0]	100 NS In Number Of DFE Clock	internal
						
	# addr = 0x4854			dfe_static_reg6	DFE tap dac settlement counter	
	[31:28]	0	r/w	RESERVED		
	[27:16]	12'h21	r/w	dfe_ana_settle_vref_track_lane[11:0]	DFE VREF Settling Time During Tracking	internal
	[15:12]	0	r/w	RESERVED		
	[11:0]	12'h21	r/w	dfe_ana_settle_vref_train_lane[11:0]	DFE VREF Settling Time During Training	internal
						
	# addr = 0x4858			dfe_static_reg7	DFE Peak Threshold	
	[31:24]	8'h1	r/w	dfe_ana_settle_1ns_lane[7:0]	1 NS In Number Of DFE Clock	internal
	[23:19]	5'h4	r/w	dfe_peak_dn_thre_fine_lane[4:0]	Fine UP/DN Voting Threshold In F0 Peak Mode	internal
	[18:5]	0	r/w	RESERVED		
	[4:0]	5'h3	r/w	dfe_peak_dn_thre_coarse_lane[4:0]	Coarse UP/DN Voting Threshold In F0 Peak Mode	internal
						
	# addr = 0x485c			dfe_static_reg8	DFE tap dac settlement counter	
	[31:22]	10'h2c3	r/w	dfe_ana_settle_1us_lane[9:0]	1 US In Number Of DFE Clock	internal
	[21:10]	12'h21	r/w	dfe_ana_settle_dce_lane[11:0]	DFE Edge Sampler Offset Settling Time	internal
	[9:6]	0	r/w	RESERVED		
	[5:3]	3'h0	r/w	ud_vref_flip_lane[2:0]	UP DOWN FLIP FOR TAP VREF	internal
	[2:0]	3'h0	r/w	ud_dc_flip_lane[2:0]	UP DOWN FLIP FOR TAP DC	internal
						
	# addr = 0x4860			dfe_static_reg9	DFE tap dac settlement counter	
	31	0	r/w	ud_f0_flip_lane	UP DOWN FLIP FOR FLOATING TAP F0	internal
	30	0	r/w	ud_f1_flip_lane	UP DOWN FLIP FOR FLOATING TAP F1	internal
	29	0	r/w	ud_f2_flip_lane	UP DOWN FLIP FOR FLOATING TAP F2	internal
	28	0	r/w	ud_f3_flip_lane	UP DOWN FLIP FOR FLOATING TAP F3	internal
	27	0	r/w	ud_f4_flip_lane	UP DOWN FLIP FOR FLOATING TAP F4	internal
	26	0	r/w	ud_f5_flip_lane	UP DOWN FLIP FOR FLOATING TAP F5	internal
	25	0	r/w	ud_15_flip_lane	UP DOWN FLIP FOR TAP F15	internal
	24	0	r/w	ud_14_flip_lane	UP DOWN FLIP FOR TAP F14	internal
	23	0	r/w	ud_13_flip_lane	UP DOWN FLIP FOR TAP F13	internal
	22	0	r/w	ud_12_flip_lane	UP DOWN FLIP FOR TAP F12	internal
	21	0	r/w	ud_11_flip_lane	UP DOWN FLIP FOR TAP F11	internal
	[20:19]	0	r/w	ud_10_flip_lane[1:0]	UP DOWN FLIP FOR TAP F10	internal
	18	0	r/w	RESERVED		
	[17:16]	0	r/w	ud_9_flip_lane[1:0]	UP DOWN FLIP FOR TAP F9	internal
	15	0	r/w	RESERVED		
	[14:13]	0	r/w	ud_8_flip_lane[1:0]	UP DOWN FLIP FOR TAP F8	internal
	12	0	r/w	RESERVED		
	[11:10]	0	r/w	ud_7_flip_lane[1:0]	UP DOWN FLIP FOR TAP F7	internal
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	[7:6]	0	r/w	ud_6_flip_lane[1:0]	UP DOWN FLIP FOR TAP F6	internal
	[5:4]	0	r/w	ud_5_flip_lane[1:0]	UP DOWN FLIP FOR TAP F5	internal
	[3:2]	0	r/w	RESERVED		
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0x4864			dfe_static_reg10	DFE tap dac settlement counter	
	31	0	r/w	ud_1ub_flip_lane	UP DOWN FLIP FOR TAP F1_TUNE	internal
	30	0	r/w	ud_1ut_flip_lane	UP DOWN FLIP FOR TAP F1_TUNE	internal
	29	0	r/w	ud_hn1_flip_lane	UP DOWN FLIP FOR TAP HN1	internal
	28	0	r/w	ud_hp1_flip_lane	UP DOWN FLIP FOR TAP HP1	internal
	27	0	r/w	ud_dce_flip_lane	UP DOWN FLIP FOR TAP DCE	internal
	[26:24]	0	r/w	ud_4_flip_lane[2:0]	UP DOWN FLIP FOR TAP F4	internal
	23	0	r/w	ud_1p5_flip_lane	UP DOWN FLIP FOR TAP F1P5	internal
	[22:21]	0	r/w	RESERVED		
	[20:18]	0	r/w	ud_3_flip_lane[2:0]	UP DOWN FLIP FOR TAP F3	internal
	[17:15]	0	r/w	RESERVED		
	[14:12]	0	r/w	ud_2_flip_lane[2:0]	UP DOWN FLIP FOR TAP F2	internal
	[11:9]	0	r/w	RESERVED		
	[8:6]	0	r/w	RESERVED		
	[5:3]	0	r/w	ud_1_flip_lane[2:0]	UP DOWN FLIP FOR TAP F1	internal
	[2:0]	0	r/w	ud_0_flip_lane[2:0]	UP DOWN FLIP FOR TAP F0	internal
						
	# addr = 0x4868			dfe_static_reg11	DFE tap dac settlement counter	
	[31:15]	0	r/w	RESERVED		
	[14:13]	2'h0	r/w	dfe_sat_vref_trig_on_lane[1:0]	VREF Saturation On Threshold	internal
					2'b00: 57	
					2'b01: 59	
					2'b10: 61	
					2'b11: 63	
	[12:11]	2'h0	r/w	dfe_sat_vref_trig_off_lane[1:0]	VREF Saturation Off Threshold	internal
					2'b00: 56	
					2'b01: 58	
					2'b10: 60	
					2'b11: 62	
	[10:9]	2'h0	r/w	dfe_sat_f0_trig_on_lane[1:0]	F0 Saturation On Threshold	internal
					2'b00: 57	
					2'b01: 59	
					2'b10: 61	
					2'b11: 63	
	[8:7]	0	r/w	RESERVED		
	[6:5]	2'h0	r/w	dfe_sat_f0_trig_off_lane[1:0]	F0 Saturation Off Threshold	internal
					2'b00: 56	
					2'b01: 58	
					2'b10: 60	
					2'b11: 62	
	[4:0]	5'h4	r/w	dfe_hold_time_lane[4:0]	DFE Hold Time	internal
					During this time DFE does not adapt	
					Typically 2 4 6 8 16, unit is frame	
					Actual frame# = register value + 1	
						
	# addr = 0x4870			dfe_fir_reg0	DFE FIR REG	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	dfe_fenhp1_lane	FIR HP1 Load	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	dfe_fexthp1_lane[3:0]	FIR HP1 External Value	internal
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	DFE_HP1_SM_LANE[3:0]	FIR HP1 Read Back In Sign-Magnitude Format	
	[7:0]	8'h0	r	DFE_HP1_2C_LANE[7:0]	FIR HP1 Read Back In 2's Complement Format	
						
	# addr = 0x4874			dfe_fir_reg1	DFE FIR REG	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	dfe_fenhn1_lane	FIR HN1 Load	internal
	[23:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	dfe_fexthn1_lane[3:0]	FIR HN1 External Value	internal
	[15:12]	0	r/w	RESERVED		
	[11:8]	4'h0	r	DFE_HN1_SM_LANE[3:0]	FIR HN1 Read Back In Sign-Magnitude Format	
	[7:0]	8'h0	r	DFE_HN1_2C_LANE[7:0]	FIR HN1 Read Back In 2's Complement Format	
						
	# addr = 0x4878			dfe_step_reg5	DFE Step Size	
	31	0	r/w	dfe_f0x_coarse_step_en_lane	DFE F0X Coarse Step Enable	internal
	30	0	r/w	dfe_f0x_fine_step_en_lane	DFE F0X Fine Step Enable	internal
	[29:25]	0	r/w	RESERVED		internal
	24	0	r/w	dfe_mon_read_en_lane	DFE Monitor Value Readback Enable	internal
	[23:20]	4'h2	r/w	dfe_step_coarse_f0x_lane[3:0]	F0X Coarse Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[19:16]	4'h4	r/w	dfe_step_fine_f0x_lane[3:0]	F0X Fine Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[15:12]	4'h6	r/w	dfe_step_accu_f0x_lane[3:0]	F0X Accurate Step Size	internal
					Step size encoding: 2^(11-reg_val / 2048) DFE DAC LSB	
	[11:8]	4'h2	r/w	dfe_step_coarse_fx4_lane[3:0]	DFE F1F2 Tap Adaptation Coarse Step Size.	internal
					X = 1 to 2	
					Used when dfe_step_coarse_en = 1	
	[7:4]	4'h6	r/w	dfe_step_fine_fx4_lane[3:0]	DFE F1F2 Tap Adaptation Fine Step Size.	internal
					X = 1 to 2	
					Used when dfe_step_fine_en = 1 and dfe_step_coarse_en = 0	
	[3:0]	4'h8	r/w	dfe_step_accu_fx4_lane[3:0]	DFE F1F2 Tap Adaptation Accurate Step Size.	internal
					X = 1 to 2	
					Used when dfe_step_fine_en = 0 and dfe_step_coarse_en = 0	
						
	# addr = 0x487c			dfe_mon_reg0	DFE Monitor Bus	
	[31:16]	0	r	dfe_mon_read_hsl_lane[15:0]	DFE HSL Monitor Value Readback	internal
	[15:0]	0	r	dfe_mon_read_ctrl_lane[15:0]	DFE CTRL Monitor Value Readback	internal
						
	#addr = 0x4880			dfe_fen_reg_odd0	DFE FEN REG ODD0	
	[31:29]	3'h0	r/w	dfe_fendc_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap DC	
	[28:26]	3'h0	r/w	dfe_fendc_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap DC	
	[25:23]	3'h0	r/w	dfe_fen0_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F0	
	[22:20]	3'h0	r/w	dfe_fen0_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F0	
	[19:17]	3'h0	r/w	dfe_fen1_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F1	
	[16:14]	3'h0	r/w	dfe_fen1_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F1	
	[13:12]	2'h0	r/w	dfe_fenf1_tune_d_o_lane[1:0]	DFE Tap Value External Load For DATA Sampler Tap F1_TUNE	
	[11:10]	2'h0	r/w	dfe_fenf1_tune_s_o_lane[1:0]	DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE	
	[9:7]	3'h0	r/w	dfe_fen2_d_o_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F2	
	[6:4]	3'h0	r/w	dfe_fen2_s_o_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F2	
	[3:1]	3'h0	r/w	dfe_fen3_o_lane[2:0]	DFE Tap Value External Load For Tap F3	
	0	0	r/w	RESERVED		
						
	#addr = 0x4884			dfe_fen_reg_odd1	DFE FEN REG ODD1	
	[31:29]	3'h0	r/w	dfe_fen4_o_lane[2:0]	DFE Tap Value External Load For Tap F4	
	[28:27]	2'h0	r/w	dfe_fen5_o_lane[1:0]	DFE Tap Value External Load For Tap F5	
	[26:25]	2'h0	r/w	dfe_fen6_o_lane[1:0]	DFE Tap Value External Load For Tap F6	
	[24:23]	2'h0	r/w	dfe_fen7_o_lane[1:0]	DFE Tap Value External Load For Tap F7	
	[22:21]	2'h0	r/w	dfe_fen8_o_lane[1:0]	DFE Tap Value External Load For Tap F8	
	[20:19]	2'h0	r/w	dfe_fen9_o_lane[1:0]	DFE Tap Value External Load For Tap F9	
	[18:17]	2'h0	r/w	dfe_fen10_o_lane[1:0]	DFE Tap Value External Load For Tap F10	
	16	0	r/w	dfe_fen11_o_lane	DFE Tap Value External Load For Tap F11	
	15	0	r/w	dfe_fen12_o_lane	DFE Tap Value External Load For Tap F12	
	14	0	r/w	dfe_fen13_o_lane	DFE Tap Value External Load For Tap F13	
	13	0	r/w	dfe_fen14_o_lane	DFE Tap Value External Load For Tap F14	
	12	0	r/w	dfe_fen15_o_lane	DFE Tap Value External Load For Tap F15	
	11	0	r/w	dfe_fenf0_o_lane	DFE Tap Value External Load For Tap FF0	
	10	0	r/w	dfe_fenf1_o_lane	DFE Tap Value External Load For Tap FF1	
	9	0	r/w	dfe_fenf2_o_lane	DFE Tap Value External Load For Tap FF2	
	8	0	r/w	dfe_fenf3_o_lane	DFE Tap Value External Load For Tap FF3	
	7	0	r/w	dfe_fenf4_o_lane	DFE Tap Value External Load For Tap FF4	
	6	0	r/w	dfe_fenf5_o_lane	DFE Tap Value External Load For Tap FF5	
	[5:3]	3'h0	r/w	dfe_fenvref_o_lane[2:0]	DFE Tap Value External Load For Tap VREF	
	2	0	r/w	dfe_fen1p5_o_lane	DFE Tap Value External Load For Tap F1P5	
	1	0	r/w	dfe_fendc_e_o_lane	DFE Tap Value External Load For Tap DC_E	
	0	0	r/w	RESERVED		
						
	#addr = 0x4888			dfe_fen_reg_even0	DFE FEN REG EVEN0	
	[31:29]	3'h0	r/w	dfe_fendc_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap DC	
	[28:26]	3'h0	r/w	dfe_fendc_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap DC	
	[25:23]	3'h0	r/w	dfe_fen0_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F0	
	[22:20]	3'h0	r/w	dfe_fen0_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F0	
	[19:17]	3'h0	r/w	dfe_fen1_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F1	
	[16:14]	3'h0	r/w	dfe_fen1_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F1	
	[13:12]	2'h0	r/w	dfe_fenf1_tune_d_e_lane[1:0]	DFE Tap Value External Load For DATA Sampler Tap F1_TUNE	
	[11:10]	2'h0	r/w	dfe_fenf1_tune_s_e_lane[1:0]	DFE Tap Value External Load For Slicer Sampler Tap F1_TUNE	
	[9:7]	3'h0	r/w	dfe_fen2_d_e_lane[2:0]	DFE Tap Value External Load For DATA Sampler Tap F2	
	[6:4]	3'h0	r/w	dfe_fen2_s_e_lane[2:0]	DFE Tap Value External Load For Slicer Sampler Tap F2	
	[3:1]	3'h0	r/w	dfe_fen3_e_lane[2:0]	DFE Tap Value External Load For Tap F3	
	0	0	r/w	RESERVED		
						
	#addr = 0x488c			dfe_fen_reg_even1	DFE FEN REG EVEN1	
	[31:29]	3'h0	r/w	dfe_fen4_e_lane[2:0]	DFE Tap Value External Load For Tap F4	
	[28:27]	2'h0	r/w	dfe_fen5_e_lane[1:0]	DFE Tap Value External Load For Tap F5	
	[26:25]	2'h0	r/w	dfe_fen6_e_lane[1:0]	DFE Tap Value External Load For Tap F6	
	[24:23]	2'h0	r/w	dfe_fen7_e_lane[1:0]	DFE Tap Value External Load For Tap F7	
	[22:21]	2'h0	r/w	dfe_fen8_e_lane[1:0]	DFE Tap Value External Load For Tap F8	
	[20:19]	2'h0	r/w	dfe_fen9_e_lane[1:0]	DFE Tap Value External Load For Tap F9	
	[18:17]	2'h0	r/w	dfe_fen10_e_lane[1:0]	DFE Tap Value External Load For Tap F10	
	16	0	r/w	dfe_fen11_e_lane	DFE Tap Value External Load For Tap F11	
	15	0	r/w	dfe_fen12_e_lane	DFE Tap Value External Load For Tap F12	
	14	0	r/w	dfe_fen13_e_lane	DFE Tap Value External Load For Tap F13	
	13	0	r/w	dfe_fen14_e_lane	DFE Tap Value External Load For Tap F14	
	12	0	r/w	dfe_fen15_e_lane	DFE Tap Value External Load For Tap F15	
	11	0	r/w	dfe_fenf0_e_lane	DFE Tap Value External Load For Tap FF0	
	10	0	r/w	dfe_fenf1_e_lane	DFE Tap Value External Load For Tap FF1	
	9	0	r/w	dfe_fenf2_e_lane	DFE Tap Value External Load For Tap FF2	
	8	0	r/w	dfe_fenf3_e_lane	DFE Tap Value External Load For Tap FF3	
	7	0	r/w	dfe_fenf4_e_lane	DFE Tap Value External Load For Tap FF4	
	6	0	r/w	dfe_fenf5_e_lane	DFE Tap Value External Load For Tap FF5	
	[5:3]	3'h0	r/w	dfe_fenvref_e_lane[2:0]	DFE Tap Value External Load For Tap VREF	
	2	0	r/w	dfe_fen1p5_e_lane	DFE Tap Value External Load For Tap F1P5	
	1	0	r/w	dfe_fendc_e_e_lane	DFE Tap Value External Load For Tap DC_E	
	0	0	r/w	RESERVED		
						
	#addr = 0x4890			dfe_fext_reg_odd0	DFE FEXT REG ODD0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap DC	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap DC	internal
						
	#addr = 0x4894			dfe_fext_reg_odd1	DFE FEXT REG ODD1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F0	internal
						
	#addr = 0x4898			dfe_fext_reg_odd2	DFE FEXT REG ODD2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F0	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F0	internal
						
	#addr = 0x489c			dfe_fext_reg_odd3	DFE FEXT REG ODD3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F1	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext1_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F1	internal
						
	#addr = 0x48a0			dfe_fext_reg_odd4	DFE FEXT REG ODD4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1	internal
	[15:12]	4'h0	r/w	dfe_fextf1_tune_top_d_o_lane[3:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F1_TUNE	internal
	[11:8]	4'h0	r/w	dfe_fextf1_tune_top_s_o_lane[3:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F1_TUNE	internal
	[7:4]	4'h0	r/w	dfe_fextf1_tune_bot_d_o_lane[3:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F1_TUNE	internal
	[3:0]	4'h0	r/w	dfe_fextf1_tune_bot_s_o_lane[3:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F1_TUNE	internal
						
	#addr = 0x48a4			dfe_fext_reg_odd5	DFE FEXT REG ODD5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_top_o_lane[5:0]	DFE Tap External Value For DATA Sampler TOP ODD Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_top_o_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP ODD Tap F2	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext2_d_mid_o_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE ODD Tap F2	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext2_s_mid_o_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE ODD Tap F2	internal
						
	#addr = 0x48a8			dfe_fext_reg_odd6	DFE FEXT REG ODD6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_bot_o_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM ODD Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_bot_o_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM ODD Tap F2	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext3_top_o_lane[6:0]	DFE Tap External Value For TOP ODD Tap F3	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext3_mid_o_lane[6:0]	DFE Tap External Value For MIDDLE ODD Tap F3	internal
						
	#addr = 0x48ac			dfe_fext_reg_odd7	DFE FEXT REG ODD7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext3_bot_o_lane[6:0]	DFE Tap External Value For BOTTOM ODD Tap F3	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext4_top_o_lane[6:0]	DFE Tap External Value For TOP ODD Tap F4	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext4_mid_o_lane[6:0]	DFE Tap External Value For MIDDLE ODD Tap F4	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext4_bot_o_lane[6:0]	DFE Tap External Value For BOTTOM ODD Tap F4	internal
						
	#addr = 0x48b0			dfe_fext_reg_odd8	DFE FEXT REG ODD8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext5_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F5	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext5_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F5	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext6_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F6	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext6_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F6	internal
						
	#addr = 0x48b4			dfe_fext_reg_odd9	DFE FEXT REG ODD9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext7_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F7	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext7_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F7	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext8_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F8	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext8_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F8	internal
						
	#addr = 0x48b8			dfe_fext_reg_odd10	DFE FEXT REG ODD10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F9	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F9	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_o_lane[5:0]	DFE Tap External Value For MSB ODD Tap F10	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_o_lane[5:0]	DFE Tap External Value For LSB ODD Tap F10	internal
						
	#addr = 0x48bc			dfe_fext_reg_odd11	DFE FEXT REG ODD11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext11_o_lane[4:0]	DFE Tap External Value For ODD Tap F11	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext12_o_lane[4:0]	DFE Tap External Value For ODD Tap F12	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext13_o_lane[4:0]	DFE Tap External Value For ODD Tap F13	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext14_o_lane[4:0]	DFE Tap External Value For ODD Tap F14	internal
						
	#addr = 0x48c0			dfe_fext_reg_odd12	DFE FEXT REG ODD12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext15_o_lane[4:0]	DFE Tap External Value For ODD Tap F15	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf0_o_lane[5:0]	DFE Tap External Value For ODD Tap FF0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf1_o_lane[5:0]	DFE Tap External Value For ODD Tap FF1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextf2_o_lane[5:0]	DFE Tap External Value For ODD Tap FF2	internal
						
	#addr = 0x48c4			dfe_fext_reg_odd13	DFE FEXT REG ODD13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextf3_o_lane[5:0]	DFE Tap External Value For ODD Tap FF3	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf4_o_lane[5:0]	DFE Tap External Value For ODD Tap FF4	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf5_o_lane[5:0]	DFE Tap External Value For ODD Tap FF5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_top_o_lane[6:0]	DFE Tap External Value For TOP ODD Tap VREF	internal
						
	#addr = 0x48c8			dfe_fext_reg_odd14	DFE FEXT REG ODD14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_mid_o_lane[6:0]	DFE Tap External Value For MIDDLE ODD Tap VREF	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextvref_bot_o_lane[6:0]	DFE Tap External Value For BOTTOM ODD Tap VREF	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1p5_o_lane[5:0]	DFE Tap External Value For ODD Tap F1P5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextdc_e_o_lane[6:0]	DFE Tap External Value For ODD Tap DC_E	internal
						
	#addr = 0x48cc			dfe_fext_reg_even0	DFE FEXT REG EVEN0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextdc_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap DC	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextdc_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap DC	internal
						
	#addr = 0x48d0			dfe_fext_reg_even1	DFE FEXT REG EVEN1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextdc_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap DC	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextdc_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap DC	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F0	internal
						
	#addr = 0x48d4			dfe_fext_reg_even2	DFE FEXT REG EVEN2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext0_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F0	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext0_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext0_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F0	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext0_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F0	internal
						
	#addr = 0x48d8			dfe_fext_reg_even3	DFE FEXT REG EVEN3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext1_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F1	internal
						
	#addr = 0x48dc			dfe_fext_reg_even4	DFE FEXT REG EVEN4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext1_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext1_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1	internal
	[15:12]	4'h0	r/w	dfe_fextf1_tune_top_d_e_lane[3:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F1_TUNE	internal
	[11:8]	4'h0	r/w	dfe_fextf1_tune_top_s_e_lane[3:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F1_TUNE	internal
	[7:4]	4'h0	r/w	dfe_fextf1_tune_bot_d_e_lane[3:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F1_TUNE	internal
	[3:0]	4'h0	r/w	dfe_fextf1_tune_bot_s_e_lane[3:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F1_TUNE	internal
						
	#addr = 0x48e0			dfe_fext_reg_even5	DFE FEXT REG EVEN5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_top_e_lane[5:0]	DFE Tap External Value For DATA Sampler TOP EVEN Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_top_e_lane[5:0]	DFE Tap External Value For Slicer Sampler TOP EVEN Tap F2	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext2_d_mid_e_lane[5:0]	DFE Tap External Value For DATA Sampler MIDDLE EVEN Tap F2	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext2_s_mid_e_lane[5:0]	DFE Tap External Value For Slicer Sampler MIDDLE EVEN Tap F2	internal
						
	#addr = 0x48e4			dfe_fext_reg_even6	DFE FEXT REG EVEN6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext2_d_bot_e_lane[5:0]	DFE Tap External Value For DATA Sampler BOTTOM EVEN Tap F2	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext2_s_bot_e_lane[5:0]	DFE Tap External Value For Slicer Sampler BOTTOM EVEN Tap F2	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext3_top_e_lane[6:0]	DFE Tap External Value For TOP EVEN Tap F3	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext3_mid_e_lane[6:0]	DFE Tap External Value For MIDDLE EVEN Tap F3	internal
						
	#addr = 0x48e8			dfe_fext_reg_even7	DFE FEXT REG EVEN7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fext3_bot_e_lane[6:0]	DFE Tap External Value For BOTTOM EVEN Tap F3	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fext4_top_e_lane[6:0]	DFE Tap External Value For TOP EVEN Tap F4	internal
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r/w	dfe_fext4_mid_e_lane[6:0]	DFE Tap External Value For MIDDLE EVEN Tap F4	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fext4_bot_e_lane[6:0]	DFE Tap External Value For BOTTOM EVEN Tap F4	internal
						
	#addr = 0x48ec			dfe_fext_reg_even8	DFE FEXT REG EVEN8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext5_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F5	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext5_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F5	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext6_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F6	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext6_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F6	internal
						
	#addr = 0x48f0			dfe_fext_reg_even9	DFE FEXT REG EVEN9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext7_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F7	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext7_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F7	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext8_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F8	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext8_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F8	internal
						
	#addr = 0x48f4			dfe_fext_reg_even10	DFE FEXT REG EVEN10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fext9_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F9	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fext9_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F9	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext10_msb_e_lane[5:0]	DFE Tap External Value For MSB EVEN Tap F10	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fext10_lsb_e_lane[5:0]	DFE Tap External Value For LSB EVEN Tap F10	internal
						
	#addr = 0x48f8			dfe_fext_reg_even11	DFE FEXT REG EVEN11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext11_e_lane[4:0]	DFE Tap External Value For EVEN Tap F11	internal
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	dfe_fext12_e_lane[4:0]	DFE Tap External Value For EVEN Tap F12	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	dfe_fext13_e_lane[4:0]	DFE Tap External Value For EVEN Tap F13	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	dfe_fext14_e_lane[4:0]	DFE Tap External Value For EVEN Tap F14	internal
						
	#addr = 0x48fc			dfe_fext_reg_even12	DFE FEXT REG EVEN12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	dfe_fext15_e_lane[4:0]	DFE Tap External Value For EVEN Tap F15	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf0_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF0	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf1_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF1	internal
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	dfe_fextf2_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF2	internal
						
	#addr = 0x4900			dfe_fext_reg_even13	DFE FEXT REG EVEN13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r/w	dfe_fextf3_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF3	internal
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r/w	dfe_fextf4_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF4	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fextf5_e_lane[5:0]	DFE Tap External Value For EVEN Tap FF5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextvref_top_e_lane[6:0]	DFE Tap External Value For TOP EVEN Tap VREF	internal
						
	#addr = 0x4904			dfe_fext_reg_even14	DFE FEXT REG EVEN14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r/w	dfe_fextvref_mid_e_lane[6:0]	DFE Tap External Value For MIDDLE EVEN Tap VREF	internal
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r/w	dfe_fextvref_bot_e_lane[6:0]	DFE Tap External Value For BOTTOM EVEN Tap VREF	internal
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	dfe_fext1p5_e_lane[5:0]	DFE Tap External Value For EVEN Tap F1P5	internal
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r/w	dfe_fextdc_e_e_lane[6:0]	DFE Tap External Value For EVEN Tap DC_E	internal
						
	#addr = 0x4908			dfe_read_sm_reg_odd0	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_DC_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap DC	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_DC_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap DC	
						
	#addr = 0x490c			dfe_read_sm_reg_odd1	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F0	
						
	#addr = 0x4910			dfe_read_sm_reg_odd2	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F0_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F0	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F0_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F0	
						
	#addr = 0x4914			dfe_read_sm_reg_odd3	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F1	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F1_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F1	
						
	#addr = 0x4918			dfe_read_sm_reg_odd4	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F1	
	[15:12]	4'h0	r	DFE_F1_TUNE_TOP_D_O_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler TOP ODD Tap F1_TUNE	
	[11:8]	4'h0	r	DFE_F1_TUNE_TOP_S_O_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler TOP ODD Tap F1_TUNE	
	[7:4]	4'h0	r	DFE_F1_TUNE_BOT_D_O_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler BOTTOM ODD Tap F1_TUNE	
	[3:0]	4'h0	r	DFE_F1_TUNE_BOT_S_O_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler BOTTOM ODD Tap F1_TUNE	
						
	#addr = 0x491c			dfe_read_sm_reg_odd5	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_TOP_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F2	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F2_D_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F2	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F2_S_MID_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F2	
						
	#addr = 0x4920			dfe_read_sm_reg_odd6	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_BOT_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F2	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F3_TOP_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F3	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F3_MID_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F3	
						
	#addr = 0x4924			dfe_read_sm_reg_odd7	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_F3_BOT_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F3	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_F4_TOP_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F4	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F4_MID_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F4	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F4_BOT_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F4	
						
	#addr = 0x4928			dfe_read_sm_reg_odd8	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F5_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F5	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F5_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F5	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F6_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F6	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F6_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F6	
						
	#addr = 0x492c			dfe_read_sm_reg_odd9	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F7_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F7	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F7_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F7	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F8_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F8	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F8_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F8	
						
	#addr = 0x4930			dfe_read_sm_reg_odd10	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F9_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F9	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F9_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F9	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F10_MSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F10	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F10_LSB_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F10	
						
	#addr = 0x4934			dfe_read_sm_reg_odd11	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F11_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F11	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F12_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F12	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F13_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F13	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F14_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F14	
						
	#addr = 0x4938			dfe_read_sm_reg_odd12	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F15_O_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F15	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF0_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF1_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_FF2_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF2	
						
	#addr = 0x493c			dfe_read_sm_reg_odd13	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_FF3_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF3	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF4_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF4	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF5_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_VREF_TOP_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap VREF	
						
	#addr = 0x4940			dfe_read_sm_reg_odd14	DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_VREF_MID_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap VREF	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_VREF_BOT_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap VREF	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1P5_O_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap F1P5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_DC_E_O_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For ODD Tap DC_E	
						
	#addr = 0x4944			dfe_read_sm_reg_even0	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_DC_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap DC	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_DC_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap DC	
						
	#addr = 0x4948			dfe_read_sm_reg_even1	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_DC_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap DC	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_DC_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap DC	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F0	
						
	#addr = 0x494c			dfe_read_sm_reg_even2	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F0_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F0	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F0_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F0_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F0	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F0_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F0	
						
	#addr = 0x4950			dfe_read_sm_reg_even3	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F1	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F1_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F1	
						
	#addr = 0x4954			dfe_read_sm_reg_even4	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F1_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F1	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F1_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F1	
	[15:12]	4'h0	r	DFE_F1_TUNE_TOP_D_E_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler TOP EVEN Tap F1_TUNE	
	[11:8]	4'h0	r	DFE_F1_TUNE_TOP_S_E_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler TOP EVEN Tap F1_TUNE	
	[7:4]	4'h0	r	DFE_F1_TUNE_BOT_D_E_LANE[3:0]	DFE Tap Read Back In Scale For DATA Sampler BOTTOM EVEN Tap F1_TUNE	
	[3:0]	4'h0	r	DFE_F1_TUNE_BOT_S_E_LANE[3:0]	DFE Tap Read Back In Scale For Slicer Sampler BOTTOM EVEN Tap F1_TUNE	
						
	#addr = 0x4958			dfe_read_sm_reg_even5	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_TOP_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F2	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F2_D_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F2	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F2_S_MID_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F2	
						
	#addr = 0x495c			dfe_read_sm_reg_even6	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F2_D_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F2	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F2_S_BOT_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F2	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F3_TOP_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F3	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F3_MID_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F3	
						
	#addr = 0x4960			dfe_read_sm_reg_even7	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_F3_BOT_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F3	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_F4_TOP_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F4	
	15	0	r/w	RESERVED		
	[14:8]	7'h0	r	DFE_F4_MID_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F4	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_F4_BOT_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F4	
						
	#addr = 0x4964			dfe_read_sm_reg_even8	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F5_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F5	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F5_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F5	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F6_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F6	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F6_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F6	
						
	#addr = 0x4968			dfe_read_sm_reg_even9	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F7_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F7	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F7_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F7	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F8_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F8	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F8_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F8	
						
	#addr = 0x496c			dfe_read_sm_reg_even10	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_F9_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F9	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_F9_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F9	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F10_MSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F10	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_F10_LSB_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F10	
						
	#addr = 0x4970			dfe_read_sm_reg_even11	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F11_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F11	
	[23:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r	DFE_F12_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F12	
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r	DFE_F13_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F13	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r	DFE_F14_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F14	
						
	#addr = 0x4974			dfe_read_sm_reg_even12	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r	DFE_F15_E_SM_LANE[4:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F15	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF0_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF0	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF1_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF1	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r	DFE_FF2_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF2	
						
	#addr = 0x4978			dfe_read_sm_reg_even13	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13	
	[31:30]	0	r/w	RESERVED		
	[29:24]	6'h0	r	DFE_FF3_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF3	
	[23:22]	0	r/w	RESERVED		
	[21:16]	6'h0	r	DFE_FF4_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF4	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_FF5_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_VREF_TOP_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap VREF	
						
	#addr = 0x497c			dfe_read_sm_reg_even14	DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14	
	31	0	r/w	RESERVED		
	[30:24]	7'h0	r	DFE_VREF_MID_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap VREF	
	23	0	r/w	RESERVED		
	[22:16]	7'h0	r	DFE_VREF_BOT_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap VREF	
	[15:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r	DFE_F1P5_E_SM_LANE[5:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F1P5	
	7	0	r/w	RESERVED		
	[6:0]	7'h0	r	DFE_DC_E_E_SM_LANE[6:0]	DFE Tap Read Back In Sign-magnitude Format For EVEN Tap DC_E	
						
	#addr = 0x4980			dfe_read_2c_reg_odd0	DFE TAP 2'S COMPLIMENT READ BACK REG ODD0	
	[31:24]	8'h0	r	DFE_DC_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC	
	[15:8]	8'h0	r	DFE_DC_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC	
	[7:0]	8'h0	r	DFE_DC_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC	
						
	#addr = 0x4984			dfe_read_2c_reg_odd1	DFE TAP 2'S COMPLIMENT READ BACK REG ODD1	
	[31:24]	8'h0	r	DFE_DC_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC	
	[15:8]	8'h0	r	DFE_F0_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0	
						
	#addr = 0x4988			dfe_read_2c_reg_odd2	DFE TAP 2'S COMPLIMENT READ BACK REG ODD2	
	[31:24]	8'h0	r	DFE_F0_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0	
	[23:16]	8'h0	r	DFE_F0_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0	
	[15:8]	8'h0	r	DFE_F0_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0	
						
	#addr = 0x498c			dfe_read_2c_reg_odd3	DFE TAP 2'S COMPLIMENT READ BACK REG ODD3	
	[31:24]	8'h0	r	DFE_F1_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1	
	[15:8]	8'h0	r	DFE_F1_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1	
	[7:0]	8'h0	r	DFE_F1_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1	
						
	#addr = 0x4990			dfe_read_2c_reg_odd4	DFE TAP 2'S COMPLIMENT READ BACK REG ODD4	
	[31:24]	8'h0	r	DFE_F1_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1	
	[15:8]	8'h0	r	DFE_F2_D_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2	
						
	#addr = 0x4994			dfe_read_2c_reg_odd5	DFE TAP 2'S COMPLIMENT READ BACK REG ODD5	
	[31:24]	8'h0	r	DFE_F2_D_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2	
	[23:16]	8'h0	r	DFE_F2_S_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2	
	[15:8]	8'h0	r	DFE_F2_D_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2	
						
	#addr = 0x4998			dfe_read_2c_reg_odd6	DFE TAP 2'S COMPLIMENT READ BACK REG ODD6	
	[31:24]	8'h0	r	DFE_F3_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F3	
	[23:16]	8'h0	r	DFE_F3_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3	
	[15:8]	8'h0	r	DFE_F3_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3	
	[7:0]	8'h0	r	DFE_F4_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F4	
						
	#addr = 0x499c			dfe_read_2c_reg_odd7	DFE TAP 2'S COMPLIMENT READ BACK REG ODD7	
	[31:24]	8'h0	r	DFE_F4_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4	
	[23:16]	8'h0	r	DFE_F4_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4	
	[15:8]	8'h0	r	DFE_F5_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F5	
	[7:0]	8'h0	r	DFE_F5_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F5	
						
	#addr = 0x49a0			dfe_read_2c_reg_odd8	DFE TAP 2'S COMPLIMENT READ BACK REG ODD8	
	[31:24]	8'h0	r	DFE_F6_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F6	
	[23:16]	8'h0	r	DFE_F6_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F6	
	[15:8]	8'h0	r	DFE_F7_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F7	
	[7:0]	8'h0	r	DFE_F7_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F7	
						
	#addr = 0x49a4			dfe_read_2c_reg_odd9	DFE TAP 2'S COMPLIMENT READ BACK REG ODD9	
	[31:24]	8'h0	r	DFE_F8_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F8	
	[23:16]	8'h0	r	DFE_F8_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F8	
	[15:8]	8'h0	r	DFE_F9_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F9	
	[7:0]	8'h0	r	DFE_F9_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F9	
						
	#addr = 0x49a8			dfe_read_2c_reg_odd10	DFE TAP 2'S COMPLIMENT READ BACK REG ODD10	
	[31:24]	8'h0	r	DFE_F10_MSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F10	
	[23:16]	8'h0	r	DFE_F10_LSB_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F10	
	[15:8]	8'h0	r	DFE_F11_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F11	
	[7:0]	8'h0	r	DFE_F12_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F12	
						
	#addr = 0x49ac			dfe_read_2c_reg_odd11	DFE TAP 2'S COMPLIMENT READ BACK REG ODD11	
	[31:24]	8'h0	r	DFE_F13_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F13	
	[23:16]	8'h0	r	DFE_F14_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F14	
	[15:8]	8'h0	r	DFE_F15_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F15	
	[7:0]	8'h0	r	DFE_FF0_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF0	
						
	#addr = 0x49b0			dfe_read_2c_reg_odd12	DFE TAP 2'S COMPLIMENT READ BACK REG ODD12	
	[31:24]	8'h0	r	DFE_FF1_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF1	
	[23:16]	8'h0	r	DFE_FF2_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF2	
	[15:8]	8'h0	r	DFE_FF3_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF3	
	[7:0]	8'h0	r	DFE_FF4_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF4	
						
	#addr = 0x49b4			dfe_read_2c_reg_odd13	DFE TAP 2'S COMPLIMENT READ BACK REG ODD13	
	[31:24]	8'h0	r	DFE_FF5_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap FF5	
	[23:16]	8'h0	r	DFE_VREF_TOP_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP ODD Tap VREF	
	[15:8]	8'h0	r	DFE_VREF_MID_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF	
	[7:0]	8'h0	r	DFE_VREF_BOT_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF	
						
	#addr = 0x49b8			dfe_read_2c_reg_odd14	DFE TAP 2'S COMPLIMENT READ BACK REG ODD14	
	[31:24]	8'h0	r	DFE_F1P5_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap F1P5	
	[23:16]	8'h0	r	DFE_DC_E_O_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For ODD Tap DC_E	
	[15:0]	0	r/w	RESERVED		
						
	#addr = 0x49bc			dfe_read_2c_reg_even0	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0	
	[31:24]	8'h0	r	DFE_DC_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC	
	[15:8]	8'h0	r	DFE_DC_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC	
	[7:0]	8'h0	r	DFE_DC_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC	
						
	#addr = 0x49c0			dfe_read_2c_reg_even1	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1	
	[31:24]	8'h0	r	DFE_DC_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC	
	[23:16]	8'h0	r	DFE_DC_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC	
	[15:8]	8'h0	r	DFE_F0_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0	
						
	#addr = 0x49c4			dfe_read_2c_reg_even2	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2	
	[31:24]	8'h0	r	DFE_F0_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0	
	[23:16]	8'h0	r	DFE_F0_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0	
	[15:8]	8'h0	r	DFE_F0_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0	
	[7:0]	8'h0	r	DFE_F0_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0	
						
	#addr = 0x49c8			dfe_read_2c_reg_even3	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3	
	[31:24]	8'h0	r	DFE_F1_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1	
	[15:8]	8'h0	r	DFE_F1_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1	
	[7:0]	8'h0	r	DFE_F1_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1	
						
	#addr = 0x49cc			dfe_read_2c_reg_even4	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4	
	[31:24]	8'h0	r	DFE_F1_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1	
	[23:16]	8'h0	r	DFE_F1_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1	
	[15:8]	8'h0	r	DFE_F2_D_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2	
						
	#addr = 0x49d0			dfe_read_2c_reg_even5	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5	
	[31:24]	8'h0	r	DFE_F2_D_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2	
	[23:16]	8'h0	r	DFE_F2_S_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2	
	[15:8]	8'h0	r	DFE_F2_D_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2	
	[7:0]	8'h0	r	DFE_F2_S_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2	
						
	#addr = 0x49d4			dfe_read_2c_reg_even6	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6	
	[31:24]	8'h0	r	DFE_F3_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F3	
	[23:16]	8'h0	r	DFE_F3_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3	
	[15:8]	8'h0	r	DFE_F3_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3	
	[7:0]	8'h0	r	DFE_F4_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F4	
						
	#addr = 0x49d8			dfe_read_2c_reg_even7	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7	
	[31:24]	8'h0	r	DFE_F4_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4	
	[23:16]	8'h0	r	DFE_F4_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4	
	[15:8]	8'h0	r	DFE_F5_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F5	
	[7:0]	8'h0	r	DFE_F5_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F5	
						
	#addr = 0x49dc			dfe_read_2c_reg_even8	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8	
	[31:24]	8'h0	r	DFE_F6_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F6	
	[23:16]	8'h0	r	DFE_F6_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F6	
	[15:8]	8'h0	r	DFE_F7_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F7	
	[7:0]	8'h0	r	DFE_F7_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F7	
						
	#addr = 0x49e0			dfe_read_2c_reg_even9	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9	
	[31:24]	8'h0	r	DFE_F8_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F8	
	[23:16]	8'h0	r	DFE_F8_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F8	
	[15:8]	8'h0	r	DFE_F9_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F9	
	[7:0]	8'h0	r	DFE_F9_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F9	
						
	#addr = 0x49e4			dfe_read_2c_reg_even10	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10	
	[31:24]	8'h0	r	DFE_F10_MSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F10	
	[23:16]	8'h0	r	DFE_F10_LSB_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F10	
	[15:8]	8'h0	r	DFE_F11_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F11	
	[7:0]	8'h0	r	DFE_F12_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F12	
						
	#addr = 0x49e8			dfe_read_2c_reg_even11	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11	
	[31:24]	8'h0	r	DFE_F13_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F13	
	[23:16]	8'h0	r	DFE_F14_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F14	
	[15:8]	8'h0	r	DFE_F15_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F15	
	[7:0]	8'h0	r	DFE_FF0_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF0	
						
	#addr = 0x49ec			dfe_read_2c_reg_even12	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12	
	[31:24]	8'h0	r	DFE_FF1_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF1	
	[23:16]	8'h0	r	DFE_FF2_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF2	
	[15:8]	8'h0	r	DFE_FF3_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF3	
	[7:0]	8'h0	r	DFE_FF4_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF4	
						
	#addr = 0x49f0			dfe_read_2c_reg_even13	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13	
	[31:24]	8'h0	r	DFE_FF5_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap FF5	
	[23:16]	8'h0	r	DFE_VREF_TOP_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF	
	[15:8]	8'h0	r	DFE_VREF_MID_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF	
	[7:0]	8'h0	r	DFE_VREF_BOT_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF	
						
	#addr = 0x49f4			dfe_read_2c_reg_even14	DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14	
	[31:24]	8'h0	r	DFE_F1P5_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap F1P5	
	[23:16]	8'h0	r	DFE_DC_E_E_2C_LANE[7:0]	DFE Tap Read Back In 2's Complement Format For EVEN Tap DC_E	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0x4a00			eom_err_reg00	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_P_LANE[31:0]	Error Count For Top Positive Eye	
						
	# addr = 0x4a04			eom_err_reg01	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_P_LANE[31:0]	Error Count For Mid Positive Eye	
						
	# addr = 0x4a08			eom_err_reg02	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_P_LANE[31:0]	Error Count For Bot Positive Eye	
						
	# addr = 0x4a0c			eom_err_reg10	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_TOP_N_LANE[31:0]	Error Count For Top Negative Eye	
						
	# addr = 0x4a10			eom_err_reg11	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_MID_N_LANE[31:0]	Error Count For Mid Negative Eye	
						
	# addr = 0x4a14			eom_err_reg12	EOM ERROR COUNT	
	[31:0]	0	r	EOM_ERR_CNT_BOT_N_LANE[31:0]	Error Count For Bot Negative Eye	
						
	# addr = 0x4a20			eom_vld_reg00	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_P_LANE[31:0]	Valid Count For Top Positive Eye	
						
	# addr = 0x4a24			eom_vld_reg01	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_P_LANE[31:0]	Valid Count For Mid Positive Eye	
						
	# addr = 0x4a28			eom_vld_reg02	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_P_LANE[31:0]	Valid Count For Bot Positive Eye	
						
	# addr = 0x4a2c			eom_vld_reg10	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_TOP_N_LANE[31:0]	Valid Count For Top Negative Eye	
						
	# addr = 0x4a30			eom_vld_reg11	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_MID_N_LANE[31:0]	Valid Count For Mid Negative Eye	
						
	# addr = 0x4a34			eom_vld_reg12	EOM VALID COUNT	
	[31:0]	0	r	EOM_VLD_CNT_BOT_N_LANE[31:0]	Valid Count For Bot Negative Eye	
						
	# addr = 0x4a38			eom_vld_msb_reg0	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_P_LANE[39:32]	Valid Count For Top Positive Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_P_LANE[39:32]	Valid Count For Mid Positive Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_P_LANE[39:32]	Valid Count For Bot Positive Eye	
						
	# addr = 0x4a3c			eom_vld_msb_reg1	EOM VALID COUNT MSB	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r	EOM_VLD_CNT_TOP_N_LANE[39:32]	Valid Count For Top Negative Eye	
	[15:8]	0	r	EOM_VLD_CNT_MID_N_LANE[39:32]	Valid Count For Mid Negative Eye	
	[7:0]	0	r	EOM_VLD_CNT_BOT_N_LANE[39:32]	Valid Count For Bot Negative Eye	
						
	# addr = 0x4a40			eom_ctrl_reg0	EOM CONTROL REG	
	[31:11]	0	r/w	RESERVED		
	10	0	r/w	eom_cnt_auto_clr_lane	EOM Counter Auto Clear.	internal
					0: Not auto clear	
					1: Clear ALL EOM Error counter and EOM Valid Counter automatically by lane margin enable function	
	9	0	r/w	eom_pol_force_lane	EOM Polarity Force.	internal
					0: DFE control polarity	
					1: User force polarity	
	8	0	r/w	eom_cnt_clr_lane	EOM Counter Clear.	internal
					0: Not clear	
					1: Clear ALL EOM Error counter and EOM Valid Counter	
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'hf	r/w	dfe_eom_sel_lane[3:0]	Select Samplers Used In EOM	internal
					Each bit corresponds to one sampler	
					1: Enable This Sampler for EOM	
					0: Disable This Sampler for EOM	
					[0]: Data Even Sampler (DE) Enable	
					[1]: Data Odd Sampler (DO) Enable	
					[2]: Slicer Even Sampler (SE) Enable	
					[3]: Slicer Odd Sampler (SO) Enable	
						
	# addr = 0x4a44			lane_margin_reg0	Lane Margin Reigster	
	[31:13]	0	r/w	RESERVED		
	12	0	r	dfe_margin_chg_lane	Lane Margin Offset Change Read	internal
	11	0	r/w	dfe_margin_ready_lane	DFE Is Ready For Lane Margin Function	internal
					0: DFE is not ready for lane margin	
					1: DFE is ready for lane margin. DFE_CTRL module sends "ACK" to PIPE.	
	10	0	r	dfe_margin_ack_lane	DFE Margin Acknowledge Read	internal
					Same signal as the "ACK" signal DFE_CTRL sends to PIPE	
	9	0	r	dfe_margin_dir_lane	Lane Margin Offset Direction Read	internal
	8	0	r	dfe_margin_en_lane	Lane Margin Offset Enable Read	internal
	7	0	r	dfe_margin_type_lane	Lane Margin Offset Type Read	internal
	[6:0]	0	r	dfe_margin_offset_lane[6:0]	Lane Margin Offset Read	internal
						
	# addr = 0x5000			dme_enc_reg0	DME Encoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	LOCAL_FIELD_FORCE_LANE	Force All 32 Local PHY Control And Status Bits To Use Register Value.	
					0: use hardware value	
					1: use register value	
	25	0	r/w	LOCAL_TX_INIT_FORCE_LANE	Force Tx_init Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	24	0	r/w	LOCAL_TRAIN_COMP_FORCE_LANE	Force Train_comp Status Bit To Use Register Value.	
					0: use hardware value	
					1: use register value	
	23	0	r/w	LOCAL_ERROR_FIELD_FORCE_LANE	Force All Error Response Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	22	0	r/w	LOCAL_STATUS_FIELD_FORCE_LANE	Force 6 Bits Local Status Field To Use Register Value.	
					0: use hardware value	
					1: use register value	
	21	0	r/w	LOCAL_CTRL_FIELD_FORCE_LANE	Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.	
					0: use hardware value	
					1: use register value	
	20	0	r/w	dme_enc_balance_inv_lane	DME Encoder Balance Inverter.	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	[19:18]	2'h0	r/w	dme_enc_mode_lane[1:0]	Differential Manchester Encoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	17	0	r/w	DME_ENC_EN_LANE	DME Encoder Enable.	
					tx_train_enable and dme_enc_en both enables DME encoder.	
					0: Not enabled	
					1: Enabled	
	[16:14]	0	r/w	RESERVED		
	13	0	r/w	fiber_channel_mode_lane	Fiber Channel Mode	internal
					0: Not enabled	
					1: Enabled	
	[12:10]	3'h2	r/w	error_frame_num_lane[2:0]	Error Response TTIU Frame Numbers To Be Sent	internal
					When local PHY needs to send error response TTIU to remote PHY, (error_frame_num+1) frames error response TTIU and (error_frame_num+1) normal TTIU are sent out continuously	
	9	0	r/w	disable_reset_status_lane	Disable Reset Status When Errors Received	internal
					0: When local PHY receives error from remote PHY, local PHY resets local status bits.	
					1: When local PHY receives error from remote PHY, local PHY does NOT reset local status bits.	
	8	0	r/w	LOCAL_RD_REQ_LANE	Update Local_ctrl_bits_rd And Local_status_bits_rd	
					0: hold	
					1: update	
	7	0	r/w	LOCAL_BALANCE_CAL_EN_LANE	DME Encoder Balance Bit Hardware Calculation Enable.	
					It is only used when local_field_force is high.	
					0: balance bit is from register	
					1: balance bit is from register	
	6	1	r/w	LOCAL_ERROR_EN_LANE	Enable Error Response TTIU.	
					It is only used in SAS-3 mode.	
					0: does not send error response TTIU	
					1: send error response TTIU	
	5	0	r/w	LOCAL_FIELD_VALID_LANE	Local Field Valid	
					All 32 local PHY control and status bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	4	0	r/w	LOCAL_TX_INIT_VALID_LANE	Local TX Init Valid	
					tx_init status bit is written to remote PHY at the rising edge of this register. 	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	3	0	r/w	LOCAL_TRAIN_COMP_VALID_LANE	Local Train Complete Valid	
					train_comp status bit is written to remote PHY at the rising edge of this signal.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	2	0	r/w	LOCAL_ERROR_FIELD_VALID_LANE	Local Error Field Valid	
					All error response bits is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	1	0	r/w	LOCAL_STATUS_FIELD_VALID_LANE	Local Status Field Valid	
					A 6-bit status field is written to remote PHY at the rising edge of this register.	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
	0	0	r/w	LOCAL_CTRL_FIELD_VALID_LANE	Local Control Field Valid	
					A 6-bit control field and 2-bit control field reset is written to remote PHY at the rising edge of this register	
					It is only used when register local_field_force is high.	
					0: use hardware value	
					1: use register value	
						
	# addr = 0x5004			dme_enc_reg1	DME Encoder Register 1	
	[31:16]	16'h0	r/w	LOCAL_CTRL_BITS_LANE[15:0]	Local Control Bits To Be Sent To Remote PHY. 	
					It is only used when firmware wants to write control bits to remote PHY.	
	[15:0]	16'h0	r/w	LOCAL_STATUS_BITS_LANE[15:0]	Local Status Bits To Be Sent To Remote PHY.	
					 It is only used when firmware wants to write status bits to remote PHY.	
						
	# addr = 0x5008			dme_enc_reg2	DME Encoder Register 2	
	[31:16]	0	r	local_ctrl_bits_rd_lane[15:0]	Local Control Bits To Be Sent To Remote PHY	internal
	[15:0]	0	r	local_status_bits_rd_lane[15:0]	Local Status Bits To Be Sent To Remote PHY.	internal
						
	# addr = 0x500c			dme_dec_reg0	DME Decoder Register 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	error_dec_rpt_en_lane	DME Decoder Repeat Check For Error Resopnse TTIU. 	internal
					0: The first new control or status bit is considered as error response TTIU.	
					1: Only second same control bits or status bits are considered. The first new control or status bit are not considered as error response TTIU.	
	28	0	r/w	always_check_coe_req_lane	Coefficient Request Check Always On	internal
					0: Only check the coefficient 1/2/3 request when the coefficient setting is 0 and the TRAIN COMP bit is 0.	
					1: Always check the coefficient 1/2/3 request regardless of the coefficient setting and the TRAIN COMP bit.	
	27	1	r/w	remote_train_comp_chk3_lane	Check Remote TX Train Complete Status Three Times	internal
					0: check remote_train_comp 1 time or 2 time depends on reg_dme_dec_rpt_en	
					1: check remote_train_comp 3 times	
	26	1	r/w	remote_error_en_lane	Remote Error Detect Enable.	internal
					It is used in TX training SAS3 mode.	
					0: Local PHY takes all the commands from remote PHY.	
					1: When remote control field has error, the command is not sent to local PHY	
	25	0	r/w	no_comb_error_lane	No Coefficient Request Combination Error	internal
					It is used in TX training SAS3 mode.	
					When reserved coefficient request combination is received, local PHY sends out error response code 1A	
					0: send error response	
					1: don't send error response	
	24	0	r/w	dme_dec_balance_inv_lane	DME Decoder Balance Bit Inverter	internal
					0: the number of ones are even	
					1: the number of ones are odd	
	23	0	r/w	REMOTE_RD_REQ_LANE	Update Remote_ctrl_bits And Remote_status Bits	
					0: Hold	
					1: Update	
					Set to 1 to update status registers, set to 0 to hold status registers and read out the register values	
	22	1	r/w	dme_dec_rpt_en_lane	DME Decoder Repeat Check.	internal
					0: New control and status are sent out	
					1: only second same control bits or status bits are output. The first new control or status are not sent out.	
	21	1	r/w	dec_err_chk_en_lane	DME Decoder Error Check Enable	internal
					0: ignore DME decoder error	
					1: if DME decoder has error, control bits and status bits are ignored 	
	20	1	r/w	balance_chk_en_lane	DME Decoder Balance Bit Check Enable.	internal
					0: ignore balance bit	
					1: check balance bit. If balance bit is wrong, control bits and status bits are ignored	
	[19:18]	2'h0	r/w	ctrl_bit_pos_lane[1:0]	During Dme Decoder, This Register Tells Which Bit In 5/4 Bits Are Used For Control/status Bits	internal
					2'b00: center (20bit), left (16bit)	
					2'b01: center (20bit), right (16bit)	
					2'b10: left (20bit), left (16bit)	
					2'b11: right (20bit), right (16bit)	
	[17:16]	2'h0	r/w	dme_dec_mode_lane[1:0]	Differential Manchester Decoding Mode	internal
					2'b00: trans on boundary, "1" middle has trans, "0" middle has no trans	
					2'b01: trans on boundary, "0" middle has trans, "1" middle has no trans	
					2'b10: trans on middle, "1" boundary has no trans, "0" boundary has trans	
					2'b11: trans on middle, "0" boundary has no trans, "1" boundary has trans	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	no_rsvd_ctrl_field_error_lane	No Reserved Control Field Error	internal
					0: When local PHY receives "3" in control 1/2/3 request, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "3" in control 1/2/3 request, it does not send error response TTIU to remote PHY.	
	2	0	r/w	no_rsvd_bit_error_in_error_lane	No Reserved Bit Error In Error Response TTIU	internal
					0: When local PHY receives "1" in reserved bit in error response TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in error response TTIU, it does not send error response TTIU to remote PHY.	
	1	0	r/w	no_rsvd_bit_error_in_normal_lane	No Reserved Bit Error In Normal TTIU	internal
					0: When local PHY receives "1" in reserved bit in control/status TTIU, it sends error response TTIU to remote PHY.	
					1: When local PHY receives "1" in reserved bit in control/status TTIU, it does not send error response TTIU to remote PHY.	
	0	0	r/w	no_rsvd_pt_type_error_lane	No Reserved Pattern Type Error	internal
					0: When local PHY receives 1/2/3/4/5/6 in pattern type, it sends error response TTIU to remote PHY	
					1: When local PHY receives 1/2/3/4/5/6 in pattern type, it does not send error response TTIU to remote PHY	
						
	# addr = 0x5010			dme_dec_reg1	DME Decoder Register 1	
	[31:16]	0	r	REMOTE_CTRL_BITS_LANE[15:0]	Remote Control Bits Value	
	[15:0]	0	r	REMOTE_STATUS_BITS_LANE[15:0]	Remote Status Bits Value	
						
	# addr = 0x5014			tx_train_if_reg0	TX Training Interface Register 0	
	31	0	r	tx_train_enable_rd_lane	Tx Training Enable Read Out	internal
	30	0	r	rx_train_enable_rd_lane	Rx Training Enable Read Out	internal
	29	1	r/w	update_then_hold_lane	TX Train Command Sequence	internal
					This bit is used to determine how to send command to remote PHY. It is only used in PHY layer training mode	
					0: send hold first and then send increase/decrease/reset command	
					1: send increase/decrease/reset command and then send hold command	
	28	0	r/w	PIN_TRAIN_COMPLETE_TYPE_LANE	PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type	
					0: de-assert PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE, PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_FAILED when tx_train_enable is low	
					1: PIN_TX_TRAIN_COMPLETE, PIN_RX_TRAIN_COMPLETE,  PIN_TX_TRAIN_FAILED and PIN_RX_TRAIN_COMPLETE only have one clock cycle	
	27	0	r/w	REMOTE_STATUS_RECHK_EN_LANE	Re-check Remote PHY Status	
					0: Don't send additional control command to re-check remote PHY status	
					1: When remote PHY's status is maximum or minimum, re-check its status by sending additional control command	
	26	1	r/w	remote_status_check_en_lane	Remote Status Check Enable.	internal
					0: Use loose rule to check	
					1: Use restrict rule to check	
	25	1	r/w	TX_TRAIN_CHK_INIT_LANE	Tx Train INIT Bit Check Enable	
					0: Starts the Tx training regardless of the local and remote TX INIT bits.	
					1: Starts the Tx training only when both the local and remote TX INIT bits are 0.	
	24	1	r/w	PATTERN_LOCK_LOST_TIMEOUT_EN_LANE	Pattern Lock Lost Timeout Enable	
					0: Timeout is not enabled	
					1: when pattern lock lost time is more than frame_det_max_time(default is 1ms), TX training completes and fails	
	[23:20]	4'h1	r/w	FRAME_DET_MAX_TIME_LANE[3:0]	Maximum Wait Time For Frame Detection	
					unit is 0.5ms, timeout duration is (n+1)*0.5ms	
	19	0	r/w	link_train_mode_lpbk_lane	Loop Back Mode When Link_train_mode Is High	internal
					0: Controlled by internal logic	
					1: All TX training related pins are connected accordingly inside phy for loopback, this is only for test purpose	
	18	0	r/w	RESERVED		
	17	0	r/w	link_train_if_mode_lane	TX Train Interface Mode	internal
					0: every command in interface are valid	
					1: commands in interfaces are directly from control and status fields	
					This bit is only used when link_train_mode is enabled	
	16	0	r/w	LINK_TRAIN_MODE_LANE	Special TX Training Mode	
					0: TX training control pins are not used; COMPHY takes care of TX training protocol.	
					1: TX training control pins are used by link layer	
	[15:13]	0	r/w	RESERVED		
	[12:11]	2'h0	r/w	TX_TRAIN_START_WAIT_TIME_LANE[1:0]	TX Training Start Wait Time	
					When TX training is enabled, wait a certain time to start training.	
					0: 0.5ms	
					1: 1ms	
					2: 1.5ms	
					3: 2ms	
	10	1	r/w	TRX_TRAIN_TIMEOUT_EN_LANE	TX/RX Training Timeout Enable	
					0: Disable timeout	
					1: TX/RX training triggers timeout when training time is more than TRX_TRAIN_TIMER or RX_TRAIN_TIMER. If timeout, TX/RX_TRAIN_FAILED is set to high.	
	9	0	r/w	RESERVED		
	8	1	r/w	status_det_timeout_en_lane	Status Detection Timeout Enable	internal
					0: Timeout is disabled	
					1: Timeout is enabled	
	[7:0]	8'h03	r/w	status_det_timeout_lane[7:0]	Status Detection Maximum Time, Unit Is 0.5ms, Use (n+1)/2 Ms	internal
						
	# addr = 0x5018			tx_train_if_reg1	TX Training Interface Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:16]	13'h0bb7	r/w	TRX_TRAIN_TIMER_LANE[12:0]	TX Training Maximum Time	
					unit is 1ms	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r	tx_train_start_wait_time_done_lane	TX Training Start Wait Time Done	internal
					When TX training is enabled, wait a certain time to start training.	
	[12:0]	13'h0013	r/w	RX_TRAIN_TIMER_LANE[12:0]	RX Train Maximum Timer	
					unit is 1ms	
						
	# addr = 0x501c			tx_train_if_reg2	TX Training Interface Register 2	
	31	0	r/w	LOCAL_CTRL_FM_REG_EN_LANE	Local Control From Register Enable.	
					0: From pin	
					1: From register	
	30	0	r/w	RESERVED		
	[29:28]	2'h0	r/w	local_ctrl_field_pat_lane[1:0]	Local Control Field Pattern.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	[27:24]	4'h0	r/w	local_ctrl_field_reset_lane[3:0]	Local Control Field Reset.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
	23	0	r/w	tx_ffe_train_done_lane	tx ffe train done	
	[22:17]	6'h0	r/w	local_ctrl_field_lane[5:0]	Local Control Field	internal
					It is only used when local_ctrl_fm_reg_en is set to high	
	16	0	r/w	local_status_fm_reg_en_lane	Local Status From Register Enable.	internal
					0: Not enabled	
					1: Enabled	
	15	0	r/w	remote_ctrl_field_ready_high_lane	Remote_ctrl_field_ready Always Asserted.	internal
					0: Use logic result	
					1: Force remote_ctrl_field_ready = 1	
	[14:13]	2'h0	r/w	PIN_TX_TRAIN_ERROR_LANE[1:0]	PIN_TX_TRAIN_ERROR	
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: No error	
					1: Error happened	
	12	0	r/w	pin_tx_train_failed_lane	Tx Train Fail Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: passed	
					1: Failed	
	11	0	r/w	pin_tx_train_complete_lane	Tx Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	10	0	r/w	local_train_comp_lane	Local Train Complete Flag.	internal
					This bit is only used when LOCAL_CTRL_FM_REG_EN is set to 1.	
					0: Not complete	
					1: Complete	
	9	0	r/w	remote_ctrl_field_ready_lane	Remote Control Field Ready.	internal
					This bit is only used when LOCAL_STATUS_FM_REG_EN is set to high	
					0: Not ready	
					1: Ready	
	8	0	r/w	local_status_field_reset_lane	Local Status Field Reset	internal
	[7:6]	2'h0	r/w	local_status_field_pat_lane[1:0]	Local Status Field Pattern	internal
	[5:0]	6'h0	r/w	local_status_field_lane[5:0]	Local Status Field	internal
						
	# addr = 0x5020			tx_train_if_reg3	TX Training Interface Register 3	
	31	0	r/w	remote_fm_reg_en_lane	Remote Signal From Register Enable.	internal
					0: The signals  local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from pins.	
					1: The signals local_ctrl_field_ready, remote_status_field_valid, remote_status_field, remote_ctrl_field_valid, remote_ctrl_field, remote_ctrl_field_reset are obtained from registers.	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	local_ctrl_field_ready_high_lane	Local_ctrl_field_ready Signal Always Asserted.	internal
					0:Local_ctrl_field_ready is controlled by logic	
					1: force local_ctrl_field_ready = 1	
	24	0	r/w	remote_train_comp_lane	Remote Train Complete	internal
					It is only used when remote_fm_reg_en is set to high	
					0: Not complete	
					1: Complete	
	23	1	r/w	remote_tx_init_lane	Remote TX Initialization	internal
					It is only used when remote_fm_reg_en is set to high	
					0: don't initialize	
					1: Initialize	
	[22:16]	7'h3	r/w	tx_train_comp_wait_frame_lane[6:0]	Wait Time For PIN_TX_TRAIN_COMPLETE	internal
					The wait time is 2*tx_train_comp_wait_frame[6:0] training frames.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r	frame_det_timeout_lane	Frame Detect Timeout Flag	internal
	8	0	r	REMOTE_TRAIN_COMP_RD_LANE	Remote PHY Train Complete Status	internal
					0: Not complete	
					1: Complete	
	7	0	r	LOCAL_TRAIN_COMP_RD_LANE	Local PHY Train Complete Status	internal
					0: Not complete	
					1: Complete	
	6	0	r	TX_TRAIN_COMPLETE_LANE	TX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	5	0	r	TX_TRAIN_FAILED_LANE	TX Training Failed Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	4	0	r	RX_TRAIN_COMPLETE_LANE	RX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	3	0	r	RX_TRAIN_FAILED_LANE	RX Training Falied Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	[2:1]	0	r	TX_TRAIN_ERROR_LANE[1:0]	TX Train Error Information	internal
					2'b00: pattern lock lost timer expires(only in auto mode)	
					2'b01: there are no additional, untried, commonly supported settings for local PHY	
					2'b10: MTTT timer expires for local PHY	
					2'b11: does not get remote PHY's complete status within MTTT timer	
	0	0	r	TRX_TRAIN_TIMEOUT_LANE	TX/RX Training Timeout Flag	internal
					0: No timeout	
					1: Timeout	
						
	# addr = 0x5024			tx_train_patttern_reg0	TX Training Pattern Register 0	
	[31:30]	2'h1	r/w	tx_train_pat_coding_sel_lane[1:0]	Tx Train Pattern Coding Selection	internal
					Default Tx pattern coding selection	
					2'b00: PAM2 encoder	
					2'b01: No encoder	
					2'b10: PAM4 gray encoder	
					2'b11: PAM4 with precoding	
	[29:28]	2'h0	r/w	tx_train_pat_coding_sel_rx_lane[1:0]	Tx Train Pattern Coding Selection In Rx	internal
					Default Tx pattern coding selection	
					2'b00: No use	
					2'b01: No use	
					2'b10: gray encoder	
					2'b11: with precoding	
	27	0	r/w	tx_train_pat_coding_sel_force_lane	Force Tx Train Pattern Coding Selection	internal
					0: Disable	
					1: Force Tx train pattern with tx_train_pat_coding_sel	
	26	0	r/w	TX_TRAIN_PAT_EN_LANE	Tx Train Pattern Enable.	
					0: Only when PIN_Tx_TRAIN_ENABLE is high or  tx_train_enable is high and link_train_mode is  Tx data is from the PHY generated pattern.	
	[25:19]	0	r/w	RESERVED		
					1: Tx data is from PHY generated pattern if link_train_mode is 0.	
	18	1	r/w	TX_TRAIN_PAT_TWO_ZERO_LANE	Enable To Set Last Two Bits Of TX Training Pattern To 0	
					0: Not set	
					1: Set last two bits of TX training pattern to 0	
	17	1	r/w	tx_train_pat_mode_lane	TX Training Pattern Mode	internal
					0: reset tx training pattern in each training frame, and inverted between each frame if tx_train_pat_toggle is 1	
					1: freeze tx training pattern during frame marker and control field	
	16	0	r/w	TX_TRAIN_PAT_TOGGLE_LANE	Toggle TX Training Pattern In Each Training Frame	
					It is used when tx_train_pat_mode is 0	
					0: Not toggle	
					1: Toggle	
	[15:12]	0	r/w	RESERVED		
	[11:10]	2'h0	r/w	ETHERNET_MODE_LANE[1:0]	Ethernet Mode Enable	
					00: SAS mode	
					01: Ethernet pam2 mode	
					10: Ethernet pam4 mode	
					11: Reserved	
	[9:0]	10'h42	r/w	TRAIN_PAT_NUM_LANE[9:0]	Training Patten Number Including Frame Marker.	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
						
	# addr = 0x5028			tx_train_driver_reg0	TX Training Driver Register 0	
	31	1	r/w	TX_POWER_PROTECT_EN_LANE	Tx Power Protection Enable	
					0: disable	
					1: when local PHY receives coefficient request with single argument, if TX power reaches TX_POWER_MAX[6:0], this coefficient keeps unchanged and returns max/min status.	
	[30:24]	7'h3f	r/w	TX_POWER_MAX_LANE[6:0]	Tx Maximum Power	
					It is used when TX_POWER_PROTECT_EN is set to high.	
	23	0	r/w	tx_amp_clamp_en_lane	Tx Main-cursor Emphasis Clamp Enable	internal
					0: disable	
					1: enable	
					When this register is set to 1, Tx main-cursor emphasis is clamped so that the Tx peak-to-peak maximum voltage is smaller than the register tx_p2p_vmax_lane.	
	[22:16]	7'h3f	r/w	tx_p2p_vmax_lane[6:0]	Tx Peak To Peak Maximum Voltage	internal
					It is used when tx_amp_clamp_en is set to high.	
	15	1	r/w	dual_arg_protect_en_lane	Dual Argument Protection Enable	internal
					0: disable	
					1: when local PHY receives coefficient request with dual arguments, if one coefficient can not be adjusted and the other one can be adjusted, both two coefficients keep unchanged. One coefficient status is max/min. The other coefficient status is updated.	
	[14:8]	7'h25	r/w	TX_AMP_MIN_LANE[6:0]	TX Amplitude Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	[6:0]	7'h3f	r/w	TX_AMP_MAX_LANE[6:0]	TX Amplitude Maximum Index Used For TX Training	
						
	# addr = 0x502c			tx_train_driver_reg1	TX Training Driver Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	TX_EMPH1_MIN_LANE[4:0]	TX Emphasis 1 Minimum Index Used For TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	5'h0f	r/w	TX_EMPH1_MAX_LANE[4:0]	TX Emphasis 1 Maximum Index Used For TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH0_MIN_LANE[4:0]	TX Emphasis 0 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0f	r/w	TX_EMPH0_MAX_LANE[4:0]	TX Emphasis 0 Maximum Index Used For TX Training	
						
	# addr = 0x5030			tx_train_driver_reg2	TX Training Driver Register 2	
	[31:23]	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	1	r/w	TX_VMA_PROTECT_EN_LANE	TX Voltage Modulation Amplitude Protection Enable	
					If this register is set to 1, the TX VMA can't be smaller than the register value of TX_VMA_MIN_LANE[4:0].	
					0: disable TX VMA protection	
					1: enable TX VMA protection	
	[20:16]	5'h6	r/w	TX_VMA_MIN_LANE[4:0]	TX Minimum Voltage Modulation Amplitude	
					During TX training, the TX VMA can't be smaller than this register value when the register TX_VMA_PROTECT_EN_LANE is set to 1.	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_MIN_LANE[4:0]	TX Emphasis 2 Minimum Index Used For TX Training	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h06	r/w	TX_EMPH2_MAX_LANE[4:0]	TX Emphasis 2 Maximum Index Used For TX Training	
						
	# addr = 0x5034			tx_train_driver_reg3	TX Training Driver Register 3	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	tx_emph2_index_valid_lane	Tx Second Pre-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph2_index_force_lane is set to 1.	
					The register tx_emph2_default1 is sampled at its rising edge.	
	22	0	r/w	tx_emph2_index_force_lane	Tx Second Pre-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph2_default1	
	21	0	r/w	tx_emph1_index_valid_lane	Tx Post-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph1_index_force_lane is set to 1.	
					The register tx_emph1_default1 is sampled at its rising edge.	
	20	0	r/w	tx_emph1_index_force_lane	Tx Post-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph1_default1	
	19	0	r/w	tx_emph0_index_valid_lane	Tx First Pre-cursor Emphasis Index Valid	internal
					It is only used when the register tx_emph0_index_force_lane is set to 1.	
					The register tx_emph0_default1 is sampled at its rising edge.	
	18	0	r/w	tx_emph0_index_force_lane	Tx First Pre-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_emph0_default1	
	17	0	r/w	tx_amp_index_valid_lane	Tx Main-cursor Emphasis Index Valid	internal
					It is only used when the register tx_amp_index_force_lane is set to 1.	
					The register tx_amp_default1 is sampled at its rising edge.	
	16	0	r/w	tx_amp_index_force_lane	Tx Main-cursor Emphasis Index Force	internal
					0: use internal logic	
					1: use register tx_amp_default1	
	15	0	r/w	RESERVED		
	[14:8]	0	r/w	tx_amp_offset_lane[6:0]	TX Amplitude Offset For PCIE GEN3	internal
	[7:4]	4'h2	r/w	LOCAL_TX_PRESET_INDEX_LANE[3:0]	Local TX Coefficient Preset Index 	
					When TX train begin, local TX set it's TX coefficient to different preset value	
					4'h1: default 1	
					4'h2: default 2	
					4'h3: default 3	
					4'h4: default 4	
					4'h5: default 5	
					4'h6: default 6	
					4'h7: default 7	
					4'h8: default 8	
					4'h9: default 9	
					4'ha: default 10	
					4'hb: default 11	
					Other: reserved	
	3	0	r/w	tx_coe_fm_tx_train_dis_lane	Disable Tx Coefficient From Tx Training	internal
					This bit disables the Tx coefficient from Tx training	
					0: Save Tx coefficient to Gen table.	
					1: Gen table not updated by Tx training.	
	2	1	r/w	TX_COE_FM_PIN_PCIE3_EN_LANE	Tx Coefficient From Pin Enable For PCIE3 Mode.	
					This field is used in the PCIE3 mode.	
					0: Tx coefficient is from tx_margin tx_deemph	
					1: Tx coefficient is from PIN_RESERVED_INPUT_P[17:0]	
	1	1	r/w	local_tx_preset_en_lane	Enable Local TX Coefficient Preset In The Beginning Of TX Training	internal
					0: local TX coefficient doesn't preset in the beginning of TX training	
					1: local TX coefficient presets in the beginning of TX training	
	0	0	r/w	tx_train_coe_update_en_lane	Tx Training Coefficients Update Enable.	internal
					0: Only when Tx training or frame lock detection enable is high, Tx coefficients can be updated by the remote PHY.	
					1: When this bit =1  or Tx training is high or frame lock detection enable are 1, Tx coefficients can be updated by the remote PHY.	
						
	# addr = 0x5038			tx_train_driver_reg4	TX Training Driver Register 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	0	r	FM_TRAIN_TX_EMPH2_LANE[4:0]	TX Pre 2 Emphasis During TX Training	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	0	r	FM_TRAIN_TX_EMPH1_LANE[4:0]	TX Post Emphasis During TX Training	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	0	r	FM_TRAIN_TX_EMPH0_LANE[4:0]	TX Pre Emphasis During TX Training	
	7	0	r/w	RESERVED		
	[6:0]	0	r	FM_TRAIN_TX_AMP_LANE[6:0]	TX Amplitude During TX Training	
						
	# addr = 0x503c			tx_train_default1	TX Training Default 1	
	[31:23]	0	r/w	RESERVED		
	[22:16]	7'h2f	r/w	TX_AMP_DEFAULT3_LANE[6:0]	TX Main Cursor	
	15	0	r/w	RESERVED		
	[14:8]	7'h2f	r/w	TX_AMP_DEFAULT2_LANE[6:0]	TX Main Cursor	
	7	0	r/w	RESERVED		
	[6:0]	7'h3f	r/w	TX_AMP_DEFAULT1_LANE[6:0]	TX Main Cursor	
						
	# addr = 0x5040			tx_train_default2	TX Training Default 2	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0F	r/w	TX_EMPH0_DEFAULT3_LANE[4:0]	TX Pre Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h09	r/w	TX_EMPH0_DEFAULT2_LANE[4:0]	TX Pre Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH0_DEFAULT1_LANE[4:0]	TX Pre Cursor	
						
	# addr = 0x5044			tx_train_default3	TX Training Default 3	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH1_DEFAULT3_LANE[4:0]	TX Post Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h06	r/w	TX_EMPH1_DEFAULT2_LANE[4:0]	TX Post Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH1_DEFAULT1_LANE[4:0]	TX Post Cursor	
						
	# addr = 0x5048			tx_train_default4	TX Training Default 4	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	TX_EMPH2_DEFAULT3_LANE[4:0]	TX Pre 2 Cursor	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	TX_EMPH2_DEFAULT2_LANE[4:0]	TX Pre 2 Cursor	
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	TX_EMPH2_DEFAULT1_LANE[4:0]	TX Pre 2 Cursor	
						
	#addr = 0x504c			prbs_train0	PRBS Train Control	
	[31:16]	0	r/w	RESERVED		
	[15:12]	4'h7	r/w	train_prbs_data_window_offset_end_lane[3:0]	PRBS Train Data Window Offset End	internal
					Skip the last number of PRBS data to check in a frame	
	[11:8]	4'h7	r/w	train_prbs_data_window_offset_start_lane[3:0]	PRBS Train Data Window Offset Start	internal
					Skip the first number of PRBS data to check in a frame	
	[7:4]	0	r/w	RESERVED		
	3	0	r/w	TRAIN_PRBS_CHECK_EN_LANE	PRBS Train Check Data Enable	
					0 : Disable	
					1 : Enable	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0x5054			trx_train0	TRX Training Result0	
	31	0	r/w	RESERVED		
	[30:29]	2'h0	r/w	int_local_ctrl_g_lane[1:0]	Internal Local Ctrl Coefficient Control For PAM4	internal
	[28:26]	3'h0	r/w	int_local_ctrl_sel_lane[2:0]	Internal Local Ctrl Coefficient Selection For PAM4	internal
	[25:24]	2'h0	r/w	int_local_ctrl_pat_lane[1:0]	Internal Local Ctrl Pattern Selection For PAM4	internal
	23	0	r/w	int_local_ctrl_reset_lane	Internal Local Ctrl Reset	internal
	[22:21]	2'h0	r/w	int_local_ctrl_gn1_lane[1:0]	Internal Local Ctrl GN1 Value	internal
	[20:19]	2'h0	r/w	int_local_ctrl_g1_lane[1:0]	Internal Local Ctrl G1 Value	internal
	[18:17]	2'h0	r/w	int_local_ctrl_g0_lane[1:0]	Internal Local Ctrl G0 Value	internal
	16	0	r/w	int_local_ctrl_req_lane	Internal Local Ctrl Request	internal
	[15:8]	0	r/w	RESERVED		
	[7:4]	4'h2	r/w	int_tx_preset_index_lane[3:0]	Internal Remote TX Coefficient Preset Index 	internal
	3	0	r/w	int_tx_train_complete_lane	Internal TX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	2	0	r/w	int_tx_train_failed_lane	Internal TX Training Failed Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
	1	0	r/w	int_rx_train_complete_lane	Internal RX Training Complete Status	internal
					0: Not complete	
					1: Complete	
	0	0	r/w	int_rx_train_failed_lane	Internal RX Training Falied Status	internal
					It is in TXCLK domain	
					0: passed	
					1: Failed	
						
	# addr = 0x5058			trx_train1	TRX Training Result1	
	[31:16]	0	r/w	RESERVED		
	[15:13]	3'h0	r	int_remote_status_g_lane[2:0]	Internal Remote Status Coefficient Control For PAM4	internal
	[12:10]	3'h0	r	int_remote_status_sel_lane[2:0]	Internal Remote Status Coefficient Selection For PAM4	internal
	[9:8]	2'h0	r	int_remote_status_pat_lane[1:0]	Internal Remote Status Pattern Selection For PAM4	internal
	7	0	r	int_remote_status_reset_lane	Internal Remote Status Reset Updated For PAM4	internal
	[6:5]	2'h0	r	int_remote_status_gn1_lane[1:0]	Internal Remote Status GN1 Value	internal
	[4:3]	2'h0	r	int_remote_status_g1_lane[1:0]	Internal Remote Status G1 Value	internal
	[2:1]	2'h0	r	int_remote_status_g0_lane[1:0]	Internal Remote Status G0 Value	internal
	0	0	r	int_remote_status_ack_lane	Internal Remote Status Acknowledge	internal
						
	# addr = 0x505c			clk_gen	Clock Enable And Reset	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	rst_dme_dec_clk_lane	Reset For Differential Manchester Decoding Clock	internal
	7	0	r/w	dme_dec_clk_on_lane	Turn On Differential Manchester Decoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	6	1	r/w	dme_dec_clk_en_lane	Internal Logic Enable for  Differential Manchester Decoding Clock	internal
					0: clock gate is not  controlled by internal logic	
					1: clock gate is controlled by internal logic	
	5	0	r/w	rst_dme_enc_clk_lane	Reset For Differential Manchester Encoding Clock	internal
	4	0	r/w	dme_enc_clk_on_lane	Turn On Differential Manchester Encoding Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	3	1	r/w	dme_enc_clk_en_lane	Internal Logic Enable for  Differential Manchester Encoding Clock 	internal
					0: clock gate is not controlled by internal logic	
					1: clock gate is controlled by internal logic	
	2	0	r/w	rst_tx_train_if_clk_lane	Reset For TX Training Interface Clock	internal
	1	0	r/w	tx_train_if_clk_on_lane	Turn On TX Training Interface Clock	internal
					0: clock gate is controlled by internal logic	
					1: clock is on.	
	0	1	r/w	tx_train_if_clk_en_lane	Internal Logic Enable for TX Training Interface Clock Enable	internal
					0: clock gate is not controlled by internal logic	
					1: clock gate is controlled by internal logic	
						
	# addr = 0x5060			interrupt_reg0	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	local_ctrl_field_ready_isr_lane	Local Ctrl Field Ready Interrupt	
					1:  local ctrl field ready 	
					0:  local ctrl field not ready 	
	26	0	r/w	pin_papta_train_disable_isr_lane	PAPTA train disable interrupt.	
					1: PAPTA trainingis disable.	
					0: PAPTA training is not enable.	
	25	0	r/w	pin_papta_train_enable_isr_lane	PAPTA train Enable interrupt.	
					1: PAPTA trainingis enable.	
					0: PAPTA training is not enable.	
	24	0	r/w	rx_train_disable_isr_lane	Rx Train Disable Interrupt.	
					0: RX training is not disable.	
					1: RX training is disable.	
	23	0	r/w	tx_train_disable_isr_lane	Tx Train Disable Interrupt.	
					0: Tx training is not disable.	
					1: Tx training is disable.	
	22	0	r/w	remote_status_field_valid_mux_isr_lane	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_lane	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	20	0	r/w	trx_train_stop_isr_lane	TRx Train Stop Interrupt.	
					0: TRX training is not stop.	
					1: TRX training is stop.	
	19	0	r/w	rx_train_enable_isr_lane	Rx Train Enable Interrupt.	
					0: RX training is not enable.	
					1: RX training is enable.	
	18	0	r/w	tx_train_enable_isr_lane	Tx Train Enable Interrupt.	
					0: Tx training is not enable.	
					1: Tx training is enable.	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_LANE	Rx Train Complete Interrupt. 	
					0: RX training is not done	
					1: RX training is done. 	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_LANE	Tx Train Complete Interrupt.	
					0: TX training is not done	
					1: TX training is done. If TX training is failed, this interrupt is also asserted.	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_LANE	Local Field Done Interrupt	
					Firmware can use this bit to determine if a new command has been sent out or not.	
					0: Local PHY does not sent out new command yet.	
					1: Local PHY sends out new commands after local_field_valid is high. 	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_LANE	Local Control Field Valid Interrupt.	
					0: There is no control fields from local PHY TX training engine.	
					1: There is control fields from local PHY TX training engine.	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_LANE	Local Status Field Valid Interrupt.	
					0: There is no status fields from local PHY TX training engine.	
					1: There is status fields from local PHY TX training engine.	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_LANE	Local Error Response Field Valid Interrupt.	
					0: There is no unsupported control fields from remote PHY.	
					1: There is unsupported control fields from remote PHY. Local PHY sends error response to remote PHY.	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_LANE	Local Phy Tx Train Complete Interrupt.	
					0: Local PHY has not completed TX training or TX training has failed	
					1: Local PHY has completed TX training. If TX training is failed, this interrupt is not asserted.	
	10	0	r/w	LOCAL_TX_INIT_ISR_LANE	Local Phy Tx Train Initialization Done Interrupt.	
					0: Local PHY is not ready to do TX training.	
					1: Local PHY is ready to do TX training.	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_LANE	Remote Phy Tx Train Complete Interrupt. 	
					0: Remote PHY has not completed TX training.	
					1: Remote PHY has completed TX training.	
	8	0	r/w	REMOTE_TX_INIT_ISR_LANE	Remote Phy Tx Train Initializating Done Interrupt.	
					0: Remote PHY is not ready to do TX training.	
					1: Remote PHY is ready to do TX training.	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_LANE	Remote Error Response Field Valide Interrupt. 	
					0: There is no new error response bits from remote PHY	
					1: There is new error response bits from remote PHY. It is only applied to SAS-3 protocol.	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_LANE	Remote Status Field Valid Interrupt.	
					0: There is no new status bits from remote PHY.	
					1: There is new status bits from remote PHY.	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_LANE	Remote Control Field Valid Interrupt. 	
					0: There is no new control bits from remote PHY.	
					1: There is new control bits from remote PHY.	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_LANE	Remote Ttiu Balance Bit Error Interrupt. 	
					It is only applied to SAS-3 protocol.	
					0: Balance bit is correct	
					1: Balance bit is wrong.	
	3	0	r/w	DME_DEC_ERROR_ISR_LANE	Dme Decoder Error Interrupt. 	
					0: Differential Manchester decoding is correct	
					1: There is something wrong with differential Manchester decoding	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_LANE	Frame Detection Timeout Interrupt.	
					0: No timeout	
					1: Frame detection timeout.	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_LANE	Tx/Rx Training Timeout Interrupt.	
					0: No timeout	
					1: TX/RX training timeout.	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_LANE	Status Detection Timeout Interrupt.	
					0: Local PHY can get correct coefficient status from remote PHY.	
					1: Local PHY cannot get correct coefficient status from remote PHY.	
						
	# addr = 0x5064			interrupt_reg1	Interrupt 1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	local_ctrl_field_ready_mask_lane	Local Ctrl Field Ready Interrupt Mask	
					1: Mask	
					0: Enable	
	26	0	r/w	pin_papta_train_disable_mask_lane	PAPTA train disable Interrupt Mask	
					1: Mask	
					0: Enable	
	25	0	r/w	pin_papta_train_enable_mask_lane	PAPTA train Enable interrupt Mask	
					1: Mask	
					0: Enable	
	24	0	r/w	rx_train_disable_mask_lane	Rx Train Disable Interrupt Mask.	
					0: Enable	
					1: Mask	
	23	0	r/w	tx_train_disable_mask_lane	Tx Train Disable Interrupt Mask.	
					0: Enable	
					1: Mask	
	22	0	r/w	remote_status_field_valid_mux_mask_lane	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	21	0	r/w	remote_ctrl_field_valid_mux_mask_lane	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	20	0	r/w	trx_train_stop_mask_lane	TRx Train Stop Interrupt Mask.	
					0: Enable	
					1: Mask	
	19	0	r/w	rx_train_enable_mask_lane	Rx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	18	0	r/w	tx_train_enable_mask_lane	Tx Train Enable Interrupt Mask.	
					0: Enable	
					1: Mask	
	17	1	r/w	RX_TRAIN_COMPLETE_MASK_LANE	Rx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	16	1	r/w	TX_TRAIN_COMPLETE_MASK_LANE	Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	15	0	r/w	LOCAL_FIELD_DONE_MASK_LANE	Local Field Done Interrupt Mask.	
					0: Enable	
					1: Mask	
	14	0	r/w	LOCAL_CTRL_VALID_MASK_LANE	Local Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	13	0	r/w	LOCAL_STATUS_VALID_MASK_LANE	Local Status Field Valid Interrupt Mask	
					0: Enable	
					1: Mask	
	12	0	r/w	LOCAL_ERROR_VALID_MASK_LANE	Local Error Response Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	11	0	r/w	LOCAL_TRAIN_COMP_MASK_LANE	Local Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	10	0	r/w	LOCAL_TX_INIT_MASK_LANE	Local Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	9	0	r/w	REMOTE_TRAIN_COMP_MASK_LANE	Remote Phy Tx Train Complete Interrupt Mask	
					0: Enable	
					1: Mask	
	8	0	r/w	REMOTE_TX_INIT_MASK_LANE	Remote Phy Tx Train Initializating Done Interrupt Mask	
					0: Enable	
					1: Mask	
	7	0	r/w	REMOTE_ERROR_VALID_MASK_LANE	Remote Error Response Field Valide Interrupt Mask.	
					0: Enable	
					1: Mask	
	6	0	r/w	REMOTE_STATUS_VALID_MASK_LANE	Remote Status Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	5	0	r/w	REMOTE_CTRL_VALID_MASK_LANE	Remote Control Field Valid Interrupt Mask.	
					0: Enable	
					1: Mask	
	4	0	r/w	REMOTE_BALANCE_ERR_MASK_LANE	Remote TTIU Balance Bit Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	3	0	r/w	DME_DEC_ERROR_MASK_LANE	Dme Decoder Error Interrupt Mask.	
					0: Enable	
					1: Mask	
	2	0	r/w	FRAME_DET_TIMEOUT_MASK_LANE	Frame Detection Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	1	0	r/w	TRX_TRAIN_TIMEOUT_MASK_LANE	Trx Training Timeout Interrupt Mask.	
					0: Enable	
					1: Mask	
	0	0	r/w	STATUS_DET_TIMEOUT_MASK_LANE	Status Detection Timeout Interrupt Mask. 	
					0: Enable	
					1: Mask	
						
	# addr = 0x5068			trx_train_if_interrupt_clear_lane	Interrupt 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	local_ctrl_field_ready_isr_clear_lane	Local Ctrl Field Ready Interrupt Clear	
	26	0	r/w	pin_papta_train_disable_isr_clear_lane	PAPTA train disable Interrupt Clear	
	25	0	r/w	pin_papta_train_enable_isr_clear_lane	PAPTA train Enable interrupt Clear	
	24	0	r/w	rx_train_disable_isr_clear_lane	Rx Train Disable Interrupt Clear	
	23	0	r/w	tx_train_disable_isr_clear_lane	Tx Train Disable Interrupt Clear	
	22	0	r/w	remote_status_field_valid_mux_isr_clear_lane	Remote Status Field Valid Interrupt Clear	
	21	0	r/w	remote_ctrl_field_valid_mux_isr_clear_lane	Remote Control Field Valid Interrupt Clear	
	20	0	r/w	trx_train_stop_isr_clear_lane	TRx Train Stop Interrupt Clear	
	19	0	r/w	rx_train_enable_isr_clear_lane	Rx Train Enable Interrupt Clear	
	18	0	r/w	tx_train_enable_isr_clear_lane	Tx Train Enable Interrupt Clear	
	17	0	r/w	RX_TRAIN_COMPLETE_ISR_CLEAR_LANE	Rx Train Complete Interrupt Clear	
	16	0	r/w	TX_TRAIN_COMPLETE_ISR_CLEAR_LANE	Tx Train Complete Interrupt Clear	
	15	0	r/w	LOCAL_FIELD_DONE_ISR_CLEAR_LANE	Local Field Done Interrupt Clear	
	14	0	r/w	LOCAL_CTRL_VALID_ISR_CLEAR_LANE	Local Control Field Valid Interrupt Clear	
	13	0	r/w	LOCAL_STATUS_VALID_ISR_CLEAR_LANE	Local Status Field Valid Interrupt Clear	
	12	0	r/w	LOCAL_ERROR_VALID_ISR_CLEAR_LANE	Local Error Response Field Valid Interrupt Clear	
	11	0	r/w	LOCAL_TRAIN_COMP_ISR_CLEAR_LANE	Local Phy Tx Train Complete Interrupt Clear	
	10	0	r/w	LOCAL_TX_INIT_ISR_CLEAR_LANE	Local Phy Tx Train Initialization Done Interrupt Clear	
	9	0	r/w	REMOTE_TRAIN_COMP_ISR_CLEAR_LANE	Remote Phy Tx Train Complete Interrupt Clear	
	8	0	r/w	REMOTE_TX_INIT_ISR_CLEAR_LANE	Remote Phy Tx Train Initializating Done Interrupt Clear	
	7	0	r/w	REMOTE_ERROR_VALID_ISR_CLEAR_LANE	Remote Error Response Field Valide Interrupt Clear	
	6	0	r/w	REMOTE_STATUS_VALID_ISR_CLEAR_LANE	Remote Status Field Valid Interrupt Clear	
	5	0	r/w	REMOTE_CTRL_VALID_ISR_CLEAR_LANE	Remote Control Field Valid Interrupt Clear	
	4	0	r/w	REMOTE_BALANCE_ERR_ISR_CLEAR_LANE	Remote Ttiu Balance Bit Error Interrupt Clear	
	3	0	r/w	DME_DEC_ERROR_ISR_CLEAR_LANE	Dme Decoder Error Interrupt Clear	
	2	0	r/w	FRAME_DET_TIMEOUT_ISR_CLEAR_LANE	Frame Detection Timeout Interrupt Clear	
	1	0	r/w	TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE	Tx/Rx Training Timeout Interrupt Clear	
	0	0	r/w	STATUS_DET_TIMEOUT_ISR_CLEAR_LANE	Status Detection Timeout Interrupt Clear	
						
	# addr = 0x506c			tx_emphasis_control0	Tx Emphasis Control0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	0	r/w	tx_em_pre2_ctrl_lane[4:0]	Tx Second Pre-cursor Emphasis Control	internal
	[23:22]	0	r/w	RESERVED		
	21	0	r/w	tx_em_pre2_ctrl_force_lane	Tx Second Pre-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[20:16]	0	r/w	tx_em_post_ctrl_lane[4:0]	Tx Post-cursor Emphasis Control	internal
	15	0	r/w	tx_em_post_ctrl_force_lane	Tx Post-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	14	0	r/w	RESERVED		
	13	0	r/w	tx_em_main_ctrl_force_lane	Tx Main-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[12:8]	0	r/w	tx_em_pre_ctrl_lane[4:0]	Tx First Pre-cursor Emphasis Control	internal
	7	0	r/w	tx_em_pre_ctrl_force_lane	Tx First Pre-cursor Emphasis Control Force	internal
					0: use internal logic	
					1: use register	
	[6:0]	7'h3f	r/w	tx_em_main_ctrl_lane[6:0]	Tx Main-cursor Emphasis Control	internal
						
	# addr = 0x5070			tx_emphasis_control1	Tx Emphasis Control1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	tx_fir_c_ctrl3_lane[5:0]	Tx FIR Tap Control 3	internal
	[23:22]	0	r/w	tx_fir_sel_lane[1:0]	Tx FIR Tap Select	internal
	[21:16]	0	r/w	tx_fir_c_ctrl2_lane[5:0]	Tx FIR Tap Control 2	internal
	[15:10]	0	r/w	tx_fir_c_ctrl1_lane[5:0]	Tx FIR Tap Control 1	internal
	9	0	r/w	RESERVED		
	8	0	r/w	tx_fir_update_lane	Tx FIR Tap Update	internal
	7	0	r/w	tx_fir_update_force_lane	Tx FIR Tap Update Force	internal
					0: use internal logic	
					1: use register	
	[6:1]	0	r/w	tx_fir_tap_pol_lane[5:0]	Tx FIR Tap Polarity Control	internal
	0	0	r/w	tx_fir_tap_pol_force_lane	Tx FIR Tap Polarity Control Force	internal
					0: use internal logic	
					1: use register	
						
	# addr = 0x5074			tx_emphasis_control2	Tx Emphasis Control2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r	to_ana_tx_fir_c0_lane[5:0]	Tx FIR Tap 0 Readout	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	0	r	to_ana_tx_fir_c1_lane[5:0]	Tx FIR Tap 1 Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	0	r	to_ana_tx_fir_c2_lane[5:0]	Tx FIR Tap 2 Readout	internal
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	0	r	to_ana_tx_fir_c3_lane[5:0]	Tx FIR Tap 3 Readout	internal
						
	# addr = 0x5078			tx_emphasis_control3	Tx Emphasis Control3	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	0	r	to_ana_tx_fir_c4_lane[5:0]	Tx FIR Tap 4 Readout	internal
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	[21:16]	0	r	to_ana_tx_fir_c5_lane[5:0]	Tx FIR Tap 5 Readout	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	0	r	to_ana_tx_fir_tap_pol_lane[5:0]	Tx FIR Tap Polarity Readout	internal
	7	0	r/w	tx_fir_tap_p_force_lane	Register to force the value of virtual coefficient CP in FIR Calculation from FW register.	internal
					1'b0: CP is driven by coefficient updating logic. (Default)	
					1'b1: CP is forced to be driven by FW register reg_tap_p_lane	
	[6:1]	0	r/w	tx_fir_tap_p_lane[5:0]	Value of virtual coefficient CP controlled by FW register.	internal
	0	0	r	to_ana_tx_fir_update_lane	Tx FIR Tap Update Readout	internal
						
	# addr = 0x507c			tx_train_pattern_reg1	Tx _training_pattern_reg1	
	[31:26]	0	r/w	RESERVED		
	[25:16]	10'h42	r/w	TRAIN_PAT_NUM_RX_LANE[9:0]	Training Patten Number Including Frame Marker In RX	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'h42	r/w	TX_TRAIN_PAT_NUM_LANE[9:0]	Training Patten Number on TX side  Including Frame Marker.	
					The unit is 32bit in 8/16/32 bit mode or 40bit in 10/20/40 bit mode. It is the actual number minus 1. If n is the total bit number in one frame. Train_pat_num=(n/40-1) or (n/32-1). For SAS, n=2680, train_pat_num=0x42. For Ethernet PAM2 mode, n=4384, train_pat_num=0x88. For Ethernet PAM4 mode, n=16672, train_pat_num=0x208. 	
						
	# addr = 0x5080			tx_train_control_reg0	TX Training Control Register 0	
	[31:18]	0	r/w	RESERVED		
	[17:16]	2'b00	r/w	ctrl_field_start_adjust_lane[1:0]	Control Field Start Adjust	
					2'b11: generate  ctrl field start 3 txdclk earlier	
					2'b10: generate  ctrl field start 2 txdclk earlier	
					2'b01: generate  ctrl field start 1 txdclk earlier	
					2'b00: default value	
	15	0	r/w	RESERVED		
	14	0	r/w	force_tx_train_pat_tx_en_lane	Force Tx Training Pat Enable on Tx side	internal
	13	1	r/w	auto_force_dis_tx_lane	Disable HW to generate force_pll_ready and force_sel_bits 	internal
					0:  Not Disabled	
					1: Disabled	
	12	1	r/w	auto_force_dis_rx_lane	Disable HW to generate force_pll_ready and force_sel_bits 	internal
					0:  Not Disabled	
					1: Disabled	
	11	0	r/w	force_clk_ready_lane	Force Clk_8bit_ready and Clk_10bit_ready 	internal
					0: Not enabled	
					1: Enabled	
	10	0	r/w	PCIE_MODE_LANE	Pice mode is enable during tx training 	internal
					0: Not PCIE mode	
					1:  PCIE mode	
	[9:8]	2'b00	r/w	strx_train_coe_valid_dly_lane[1:0]	delay  strx_train_coe_valid	internal
					2'b11: delay 4 txdclk 	
					2'b10: delay 3 txdclk 	
					2'b01: delay 2 txdclk 	
					2'b00: delay 1 txdclk 	
	7	1	r/w	force_control_rx_en_lane	Force Control Enable bit on RX side	internal
					0: Not enabled	
					1: Enabled	
	6	0	r/w	force_tx_train_pat_rx_en_lane	force Tx Training Pat Enable on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	5	0	r/w	force_sel_bits_rx_lane	Force sel bit  on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	4	0	r/w	force_pll_ready_rx_lane	Force PLL READY on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	3	0	r/w	extend_trx_train_clk_rx_en_lane	Extend TRx Train Clock Enable on Rx side	internal
					This bit is only used when force_control_rx_en_lane  is set to 1.	
	2	1	r/w	force_control_tx_en_lane	Force Control Enable bit on TX side.	internal
					0: Not enabled	
					1: Enabled	
	1	0	r/w	force_sel_bits_tx_lane	Force sel bit  on Tx side	internal
					This bit is only used when force_control_tx_en_lane  is set to 1.	
	0	0	r/w	force_pll_ready_tx_lane	Force PLL  READY on Tx side	internal
					This bit is only used when force_control_tx_en_lane  is set to 1.	
						
	# addr = 0x5084			tx_train_control_reg1	TX Training Control Register 1	
	[31:11]	0	r/w	RESERVED		
	10	0	r/w	remote_valid_interrupt_ctrl_lane	 remote valid interrupt control 	internal
	9	0	r/w	control_32g_lane	extra control on 32G PHY	internal
					1: Enabled	
					0: Not enabled	
	8	0	r/w	pin_tx_train_enable_sel_lane	 tx_train_enable selection bit.	internal
	7	0	r/w	tx_coe_fm_pipe_lane	reset for  tx_coe_fm_pipe 	internal
	6	1	r/w	err_rsp_rpt_en_lane	 err_rsp_rpt_en	internal
	5	0	r/w	train_pin_fm_reg_en_lane	 train_pin_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	4	0	r/w	train_err_fm_reg_en_lane	 train_err_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	3	0	r/w	remote_comp_fm_reg_en_lane	 remote_comp_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	2	0	r/w	remote_init_fm_reg_en_lane	 remote_init_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	1	0	r/w	train_rdy_fm_reg_en_lane	 train_rdy_fm_reg_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
	0	0	r/w	remote_valid_lane	 remote_valid_enable	internal
					This bit is only used when 32g_control_lane  is set to 1.	
						
	# addr = 0x5088			tx_train_control_reg2	TX Training Control Register 2	
	[31:15]	0	r/w	RESERVED		
	14	0	r	train_end_rd_lane	TX Training End	internal
	13	0	r	clock_sel_not_in_training_rd_lane	Clock used for normal data transfer	internal
					0: 40 bits clock is used	
					1: 32 bits clock is used	
	12	0	r	clock_sel_in_training_rd_lane	Clock used for Training	internal
					0: 40 bits clock is used	
					1: 32 bits clock is used	
	11	0	r	clk_10bit_ready_rd_lane	40 bit clock is stable	internal
	10	0	r	clk_8bit_ready_rd_lane	32 bit clock is stable	internal
	9	0	r	pll_ready_rx_rd_lane	PLL Ready RX  Read	internal
	8	0	r	tx_train_start_rd_lane	TX Training Start Read	internal
	[7:4]	0	r	pin_rx_preset_hint_rd_lane[3:0]	rx preset hint rd	internal
	3	0	r/w	RESERVED		
	2	0	r	eye_open_en_rd_lane	eye open en rd	internal
	1	0	r	pin_papta_train_enable_rd_lane	Read Out PAPTA train_enable	internal
	0	0	r	local_ctrl_field_ready_rd_lane	local ctrl field ready	internal
						
	# addr = 0x508c			tx_emph_ctrl_reg0	Tx Emphasis Control Register 0	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'hc	r/w	tx_emph1_pipe0_lane[4:0]	Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -6dB De-emphasis	internal
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	23	0	r/w	RESERVED		
	[22:16]	7'h21	r/w	tx_amp_pipe0_lane[6:0]	Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -6dB De-emphasis	internal
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
	15	0	r/w	RESERVED		
	14	0	r	tx_swing_rd_lane	Read Out For PIPE Ctrl Dphy_ana_tx_swing	internal
	13	1	r/w	PCIE_GEN12_SEL_LANE	PCIe/USB3 Gen1/2 Mode Select	internal
					This field is used in the PCIe/USB3 mode.	
					0: GEN3/4/5 mode is selected	
					1: GEN1/2 mode is selected	
	[12:8]	5'h0	r/w	tx_emph1_pipe2_lane[4:0]	Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 No De-emphasis	internal
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	7	0	r/w	RESERVED		
	[6:0]	7'h2d	r/w	tx_amp_pipe2_lane[6:0]	Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 No De-emphasis	internal
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
						
	# addr = 0x5090			tx_emph_ctrl_reg1	Tx Emphasis Control Register 1	
	[31:13]	0	r/w	RESERVED		
	[12:8]	5'h8	r/w	tx_emph1_pipe1_lane[4:0]	Set TX Emphasis Post Cursor Ratio For PCIe/USB3 Gen1/2 -3dB De-emphasis	internal
					0000:  0	
					0001: 1/45	
					...	
					1111:  1/3	
	7	0	r/w	RESERVED		
	[6:0]	7'h25	r/w	tx_amp_pipe1_lane[6:0]	Set Peak Amplitude Decrease Step For PCIe/USB3 Gen1/2 -3dB De-emphasis	internal
					0000:  0, Nominal amplitude	
					0001: (1-1/45) of nominal amp.	
					...	
					1110:  (1-14/45) of nominal amp.	
						
	# addr = 0x5094			tx_amp_ctrl_reg0	Tx Amplitude Control Register 0	
	[31:28]	4'h4	r/w	tx_margin_v7_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 7	
					0000-1111: 0.76-1.06v, step=20mV	
	[27:24]	4'h5	r/w	tx_margin_v6_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 6	
					0000-1111: 0.76-1.06v, step=20mV	
	[23:20]	4'h6	r/w	tx_margin_v5_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 5	
					0000-1111: 0.76-1.06v, step=20mV	
	[19:16]	4'h3	r/w	tx_margin_v4_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 4	
					0000-1111: 0.76-1.06v, step=20mV	
	[15:12]	4'h8	r/w	tx_margin_v3_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 3	
					0000-1111: 0.76-1.06v, step=20mV	
	[11:8]	4'h9	r/w	tx_margin_v2_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 2	
					0000-1111: 0.76-1.06v, step=20mV	
	[7:4]	4'ha	r/w	tx_margin_v1_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 1	
					0000-1111: 0.76-1.06v, step=20mV	
	[3:0]	4'h7	r/w	tx_margin_v0_lane[3:0]	Tx Margin Voltage	internal
					Selected when PIPE PIN tx_margin is 0	
					0000-1111: 0.76-1.06v, step=20mV	
						
	# addr = 0x5098			tx_amp_ctrl_reg1	Tx Amplitude Control Register 1	
	[31:6]	0	r/w	RESERVED		
	[5:2]	4'h7	r/w	tx_vref_tx_sel_lane[3:0]	Tx Margin Voltage	internal
					0000-1111: 0.76-1.06v, step=20mV	
	1	1	r/w	tx_vref_txdrv_sel_fm_margin_pcie_en_lane	Tx Driver Reference Voltage Selection From Margin Level Enable For PCIE Mode	internal
					Used when tx_vref_txdrv_sel_force is 0.	
					1: Select from gen table	
					0: Select from registers tx_margin_v0/1/2/3/4/5/6/7	
	0	0	r/w	tx_vref_txdrv_sel_force_lane	Force Tx Drive Reference Voltage Selection	internal
					0: use internal logic	
					1: use gen table	
						
	# addr = 0x5100			pll_rs_lane_reg0	Rx Side PLL Lane Register 0	
	[31:16]	0	r	pll_rs_fbc_pllcal_cnt_lane[15:0]	Analog Rx Side Feedback Clock Count Result	internal
					This value is used to compare Rx Side Feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	pll_rs_fbc_cnt_timer_lane[15:0]	Analog Rx Side Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0x5104			pll_rs_lane_reg1	Rx Side PLL Lane Register 1	
	31	1	r/w	pll_rs_reset_ana_lane	Reset Rx Side PLL Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	30	0	r/w	ana_pll_rs_ld_cal_data_lane	Analog Rx Side PLL Load Calibration Data	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r	pll_rs_fbc_pllcal_cnt_ready_lane	Rx Side Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	26	0	r/w	rst_pll_rs_fbc_pllcal_clk_lane	Reset Rx Side FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	pll_rs_fbc_cnt_start_lane	Rx Side Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
	24	0	r/w	RESERVED		
	23	0	r/w	ref_clk_en_rs_lane	Force Reference Clock Rx Side Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	22	0	r/w	rst_ref_clk_rs_lane	Reset Reference Clock Rx Side Lane	internal
					1: Reset	
					0: Not reset	
	[21:20]	2'h0	r/w	ana_pll_rs_tempc_level_todig_lane[1:0]	Analog Rx Side PLL temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	19	0	r/w	ana_pll_rs_tempc_level_todig_fm_reg_lane	Analog Rx Side PLL temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	18	1	r/w	ana_pll_rs_tempc_level_todig_rd_req_lane	Rx Side PLL temperature Calibration Analog Feedback Read Request	internal
					0: Freeze ana_tempc_level_todig_rd	
					1: Keep updating ana_tempc_level_todig_rd	
	[17:16]	0	r	ana_pll_rs_tempc_level_todig_rd_lane[1:0]	Analog Rx Side PLL temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
	[15:0]	16'h0	r/w	PLL_RS_INIT_FOFFS_LANE[15:0]	Initial RX Frequency Offset	
					Rx Side PLL initial frequency offset. Unit is 0.95ppm.	
						
	# addr = 0x5108			pll_rs_lane_reg2	Rx Side PLL Lane Register 2	
	31	0	r/w	pll_rs_lcpll_tempc_cal_en_lane	Rx Side LCPLL Temperature Compensation Calibration Enable	internal
	30	0	r	pll_rs_lcpll_tempc_cal_done_lane	Rx Side LCPLL Temperature Compensation Calibration Done	internal
	29	1'h0	r/w	pll_rs_lcpll_tempc_step_lane	Rx Side LCPLL Calibration Code Step	internal
					1'b0 : 1 LSB	
					1'b1 : 2 LSB	
	28	0	r/w	pll_rs_lcpll_todig_tempc_polarity_lane	Rx Side LCPLL Temperature Compensation TODIG Polarity	internal
	27	0	r/w	pll_rs_lcpll_tempc_dis_lane	Rx Side LCPLL Temperature Calibration External Disable	internal
	26	0	r/w	pll_rs_lcpll_tempc_dac_max_min_overwrite_lane	Rx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite	internal
	[25:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	pll_rs_lcpll_tempc_mux_hold_sel_min_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_hold_sel Min Value	internal
	[15:12]	4'ha	r/w	pll_rs_lcpll_tempc_mux_hold_sel_max_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_hold_sel Max Value	internal
	[11:8]	4'h5	r/w	pll_rs_lcpll_cal_wait_tempc_5us_lane[3:0]	Rx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle	internal
	[7:4]	4'h5	r/w	pll_rs_lcpll_cal_wait_tempc_40us_lane[3:0]	Rx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle	internal
	[3:0]	4'h6	r/w	pll_rs_lcpll_cal_wait_tempc_100us_lane[3:0]	Rx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle	internal
						
	# addr = 0x510c			pll_rs_lane_reg3	Rx Side PLL Lane Register 3	
	[31:24]	8'h0	r/w	pll_rs_lcpll_tempc_dac_min_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MIN Valve	internal
	[23:16]	8'h2	r/w	pll_rs_lcpll_tempc_dac_min_p2_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2	internal
	[15:8]	8'hff	r/w	pll_rs_lcpll_tempc_dac_max_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MAX Valve	internal
	[7:0]	8'hfd	r/w	pll_rs_lcpll_tempc_dac_max_m2_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2	internal
						
	# addr = 0x5110			pll_rs_lane_reg4	Rx Side PLL Lane Register 4	
	[31:28]	4'h2	r/w	pll_rs_lcpll_tempc_mux_sel_ext_lane[3:0]	Rx Side LCPLL Temperature Compensation  Mux_hold_sel External Value	internal
	[27:24]	4'h2	r/w	pll_rs_lcpll_tempc_mux_hold_sel_ext_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_sel External Value	internal
	[23:16]	8'h0	r/w	pll_rs_lcpll_tempc_dac_sel_ext_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC External Valve	internal
	15	1'h0	r/w	pll_rs_lcpll_tempc_dac_valid_ext_lane	Rx Side LCPLL Temperature Compensation DAC VALID External Value	internal
	14	1'b1	r/w	pll_rs_lcpll_tempc_ext_en_lane	Rx Side LCPLL Temperature Compensation  External Value Enable	internal
	[13:0]	0	r/w	RESERVED		
						
	# addr = 0x5114			pll_rs_lane_reg5	Rx Side PLL Lane Register 5	
	[31:28]	4'h3	r	pll_rs_lcpll_tempc_mux_sel_lane[3:0]	Rx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value	internal
	[27:24]	4'h3	r	pll_rs_lcpll_tempc_mux_hold_sel_lane[3:0]	Rx Side LCPLL Temperature Compensation Mux_sel  Read Value	internal
	[23:16]	8'h0	r	pll_rs_lcpll_tempc_dac_sel_lane[7:0]	Rx Side LCPLL Temperature Compensation DAC  Read Valve	internal
	15	1'h0	r	pll_rs_lcpll_tempc_dac_valid_lane	Rx Side LCPLL Temperature Compensation DAC Read VALID  Value	internal
	[14:13]	2'b0	r	pll_rs_lcpll_tempc_level_todig_lane[1:0]	Rx Side LCPLL Temperature Compensation  TODIG Read Value	internal
	[12:0]	0	r/w	RESERVED		
						
	# addr = 0x5118			pll_rs_dtx_reg0	Rx Side PLL Lane Register 6	
	[31:30]	0	r/w	pll_rs_dtx_floop_step_size_lane[1:0]	DTX Frequency Loop Step Size For Rx Side PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	29	0	r/w	RESERVED		
	28	1	r/w	PLL_RS_DTX_FOFFSET_SEL_LANE	DTX Frequency Offset Selection For Rx Side PLL	internal
					0: Use Rx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	27	0	r/w	pll_rs_foff_inv_force_lane	Frequency Offset Invert Force For Tx PLL.	internal
	26	0	r/w	pll_rs_foff_inv_lane	Frequency Offset Invert For Tx PLL.	internal
	25	0	r/w	RESERVED		
	24	1	r/w	reset_pll_rs_dtx_lane	Reset RX DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	23	1	r/w	pll_rs_dtx_clk_off_lane	RX DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r	PLL_RS_DTX_CLAMPING_TRIGGER_LANE	DTX Clamping Trigger	
					A value of 1 in this register indicates the DTX clamping is triggered.	
	21	1	r/w	PLL_RS_DTX_CLAMPING_EN_LANE	DTX Clamping Enable	
					Enable DTX clamping protection logic. This is valid only in repeat mode.	
	20	0	r/w	PLL_RS_DTX_CLAMPING_TRIGGER_CLEAR_LANE	DTX Clamping Trigger Clear	
					Manually clear DTX Clamping trigger flag.	
	[19:18]	2'h1	r/w	PLL_RS_DTX_CLAMPING_SEL_LANE[1:0]	DTX Clamping Select	
					DTX Clamping Select. This is valid only in repeat mode.	
					2'b00: Clamp at +/- 122 ppm.	
					2'b01: Clamp at +/- 244 ppm.	
					2'b10: Clamp at +/- 488 ppm.	
					2'b11: Clamp at +/- 976 ppm.	
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x511c			pll_rs_dtx_reg1	Rx Side PLL Lane Register 7	
	[31:28]	4'h0	r/w	RESERVED		
	27	1	r/w	pll_rs_dtx_floop_foffset_rd_req_lane	DTX Frequency Loop Offset Read Request	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[26:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	pll_rs_dtx_floop_foffset_lane[15:0]	DTX Frequency Loop Offset	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 0.48ppm	
						
	# addr = 0x5120			pll_rs_lane_reg8	Rx Side PLL Lane Register 8	
	[31:28]	0	r	pll_rs_rsvd_pll_out_rd_lane[3:0]	PLL_RS_RSVD_PLL_OUT Value	internal
	[27:24]	4'h0	r/w	ana_pll_rs_rsvd_pll_out_lane[3:0]	Analog Rx Side PLL Reserved Output	internal
					Set value of ana_pll_rs_rsvd_pll_out when register ana_pll_rs_rsvd_pll_out_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	ana_pll_rs_rsvd_pll_out_fm_reg_lane	Force Value Of Ana_pll_rs_rsvd_pll_out From Register	internal
	[22:16]	0	r/w	RESERVED		
	[15:12]	4'b1100	r/w	ana_pll_rs_rsvd0_lane[3:0]	Analog Rx Side PLL Reserved Register	internal
	11	0	r/w	ana_pll_rs_lock_lane	Set Value Of ana_pll_rs_lock 	internal
					This register is valid when register ana_pll_rs_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	10	0	r/w	ana_pll_rs_lock_fm_reg_lane	Value Of pll_rs_lock Control From Register Selection.	internal
					This register is used with register pll_rs_lock	
	9	0	r	ANA_PLL_RS_LOCK_RD_LANE	Rx Side PLL Lock Indicator	
					0: Rx Side PLL is not locked. Real time signal.	
					1: Rx Side PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_RX instead.	
	8	1	r/w	ANA_PLL_RS_FBCK_SEL_LANE	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Rx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	7	0	r/w	ana_pll_rs_pu_pll_lane	Power Up RX Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	6	0	r/w	ana_pll_rs_pu_pll_dly_lane	Power Up RX Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	5	0	r/w	RESERVED		
	4	0	r/w	ana_pll_rs_pu_pll_force_lane	RX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pll_rs_pu_pll to control ana_pll_rs_pu_pll	
					ana_pll_rs_pu_pll_dly to control ana_pll_rs_pu_pll_dly	
	3	0	r/w	RESERVED		
	2	0	r/w	ana_pll_rs_clk_ready_lane	PLL_CLK_READY Signal Value For RX LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	1	0	r/w	ana_pll_rs_clk100m_125m_sel_lane	Analog Rx Side PLL Clock 100M Or 125M Select	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	0	0	r/w	ana_pll_rs_clk100mor125m_en_lane	Analog Rx Side PLL Clock 100M Or 125M Enable	
						
	# addr = 0x5124			pll_rs_dtx_reg2	Rx Side PLL Lane DTX Register 2	
	31	0	r/w	RESERVED		
	[30:27]	0	r/w	pll_rs_ssc_step_125ppm_lane[3:0]	SSC Step Value For 125PPM	internal
	26	0	r/w	pll_rs_ssc_acc_factor_lane	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:13]	0	r/w	RESERVED		
	[12:0]	13'h05cf	r/w	pll_rs_ssc_m_lane[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
						
	# addr = 0x5128			pll_rs_lane_reg9	Rx Side PLL Lane Register 9	
	31	0	r/w	pll_rs_repeat_mode_en_fm_reg_lane	Rx Side PLL Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	pll_rs_repeat_mode_en_lane	Rx Side PLL Repeat Mode Enable	internal
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	29	0	r/w	pll_rs_local_dig_rx2tx_lpbk_en_fm_reg_lane	Rx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register	internal
	28	0	r/w	pll_rs_local_dig_rx2tx_lpbk_en_lane	Rx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).	internal
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	27	0	r/w	pll_rs_rx2pll_freq_tran_en_fm_reg_lane	Rx Side PLL Force Value Of rx2pll_freq_tran_en From Register	internal
	26	0	r/w	pll_rs_rx2pll_freq_tran_en_lane	Rx Side PLL DTX Rx to PLL Frequency Transfer Enable	internal
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use Rx DTX frequency offset.	
	25	0	r/w	pll_rs_fifo_cnt_chg_valid_fm_reg_lane	Rx Side PLL Force Value Of fifo_cnt_chg_valid From Register	internal
	24	0	r/w	pll_rs_fifo_cnt_chg_valid_lane	Rx Side PLL fifo_cnt_chg_valid	internal
	23	0	r/w	pll_rs_fifo_cnt_chg_fm_reg_lane	Rx Side PLL Force Value Of fifo_cnt_chg From Register	internal
	[22:19]	0	r/w	pll_rs_fifo_cnt_chg_lane[3:0]	Rx Side PLL fifo_cnt_chg	internal
	18	0	r/w	pll_rs_fifo_empty_fm_reg_lane	Rx Side PLL Force Value Of fifo_empty From Register	internal
	17	0	r/w	pll_rs_fifo_empty_lane	Rx Side PLL fifo_empty	internal
	16	0	r/w	pll_rs_fifo_full_fm_reg_lane	Rx Side PLL Force Value Of fifo_full From Register	internal
	15	0	r/w	pll_rs_fifo_full_lane	Rx Side PLL fifo_full	internal
	14	0	r/w	pll_rs_txclk_sync_en_fm_reg_lane	Rx Side PLL Force Value Of txclk_sync_en From Register	internal
	13	0	r/w	pll_rs_txclk_sync_en_lane	Rx Side PLL txclk_sync_en	internal
	12	0	r/w	pll_rs_sft_rst_no_reg_fm_reg_lane	Rx Side PLL Soft Reset Without Register From Register	internal
	11	0	r/w	pll_rs_sft_rst_no_reg_lane	Rx Side PLL Soft Reset Without Register	internal
	[10:9]	0	r	pll_rs_id_rd_lane[1:0]	Rx Side PLL ID Read value	
	8	0	r/w	ana_pll_rs_refclk_sel_lane	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	[7:0]	8'h18	r/w	pll_rs_ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x512c			pll_rs_lane_reg6	Rx Side PLL Lane Register 6	
	31	0	r/w	pll_rs_ssc_amp_fm_reg_lane	SSC Amplitude Setting From Register	internal
	[30:24]	0	r/w	pll_rs_ssc_amp_lane[6:0]	SSC Amplitude Setting	internal
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	23	1	r/w	pll_rs_ssc_dspread_rs_lane	Rx Side PLL Spread Spectrum Clock Down-spread Select	internal
					0: Center-spread	
					1: Down-spread	
	22	0	r/w	pll_rs_ssc_dspread_rs_fm_reg_lane	Rx Side PLL Spread Spectrum Clock Down-spread Select From Register	internal
	21	0	r/w	pll_rs_ssc_en_fm_reg_lane	Rx Side PLL SSC Enable From Register	internal
	20	0	r/w	pll_rs_ssc_en_lane	Rx Side PLL SSC Enable	internal
	[19:18]	0	r/w	RESERVED		
	17	0	r/w	pll_rs_rx_foffset_valid_fm_reg_lane	Rx Side PLL Force Value Of rx_foffset_valid From Register	internal
	16	0	r/w	pll_rs_rx_foffset_valid_lane	Rx Side PLL rx_foffset_valid	internal
	15	0	r/w	pll_rs_to_dtx_rx_foffset_fm_reg_lane	Rx Side PLL Force Value Of to_dtx_rx_foffset From Register	internal
	[14:0]	0	r/w	pll_rs_to_dtx_rx_foffset_lane[14:0]	Rx Side PLL to_dtx_rx_foffset	internal
						
	# addr = 0x5130			pll_rs_lane_reg10	Rx Side PLL Lane Register 10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_pll_rs_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_pll_rs_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x5134			pll_rs_lane_reg11	Rx Side PLL Lane Register 11	
	[31:16]	0	r/w	testbus_sel_swap_pll_rs_lane[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	dig_test_bus_pll_rs_lane[15:0]	Digital Test Bus Register Read Out.	internal
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0x5138			pll_rs_dtx_phy_align_reg0	PLL_RS Dtx_phy_align Register 0	
	[31:24]	0	r/w	pll_rs_lane_align_poffset_lane[7:0]	PLL RS Lane Alignment Phase Offset	internal
	23	0	r/w	pll_rs_lane_align_poffset_force_lane	PLL RS Lane Alignment Phase Offset Force	internal
	22	1	r/w	PLL_RS_INIT_TXFOFFS_EN_LANE	Enable Tx Initial Frequency Offset For PLL_RS	
					0: Disable Tx initial frequency offset. Tx initial frequency offset is 0 no matter of the reference clock frequency.	
					1: Enable Tx initial frequency offset.	
	[21:0]	0	r/w	RESERVED		
						
	# addr = 0x513c			pll_rs_lane_reg7	Rx Side PLL Lane Register 7	
	31	0	r/w	pll_rs_rx2tx_foffset_fm_reg_lane	Rx To Tx Frequency Offset From Register	internal
	[30:18]	13'h0	r/w	pll_rs_rx2tx_foffset_lane[12:0]	Rx To Tx Frequency Offset Setting	internal
	17	0	r/w	pll_rs_rx2tx_foffset_valid_fm_reg_lane	Rx To Tx Frequency Offset Valid From Register	internal
	16	0	r/w	pll_rs_rx2tx_foffset_valid_lane	Rx To Tx Frequency Offset Valid Setting	internal
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	pll_rs_phase_offs_fm_reg_lane	Rx To Tx Phase Offset From Register	internal
	[9:2]	8'h0	r/w	pll_rs_phase_offs_lane[7:0]	Rx To Tx Phase Offset Setting	internal
	1	0	r/w	pll_rs_phase_offs_valid_fm_reg_lane	Rx To Tx Phase Offset Valid From Register	internal
	0	0	r/w	pll_rs_phase_offs_valid_lane	Rx To Tx Phase Offset Valid Setting	internal
						
	# addr = 0x5140			pll_rs_lane_reg12	Rx Side PLL Lane Register 12	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	rx_pll_rate_sel_lane[4:0]	RX PLL rate sel.	internal
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	pll_rs_fbdiv_cal_lane[9:0]	PLL RS FBDIV.	internal
						
	# addr = 0x5200			pll_ts_lane_reg0	Tx Side PLL Lane Register 0	
	[31:16]	0	r	pll_ts_fbc_pllcal_cnt_lane[15:0]	Analog Tx Side Feedback Clock Count Result	internal
					This value is used to compare Tx Side Feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	pll_ts_fbc_cnt_timer_lane[15:0]	Analog Tx Side Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0x5204			pll_ts_lane_reg1	Tx Side PLL Lane Register 1	
	31	1	r/w	pll_ts_reset_ana_lane	Reset Tx Side PLL Analog Circuitry	internal
					This register controls analog input RESET_ANA. This register must follow power control and speed change sequence. It is controlled by firmware.	
	30	0	r/w	ana_pll_ts_ld_cal_data_lane	Analog Tx Load Calibration Data	internal
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r	pll_ts_fbc_pllcal_cnt_ready_lane	Tx Side Feedback Clock Count Result Ready	internal
					This register is set to 1 to indicate the feedback clock count result fbc_pllcal_cnt[] is ready to read	
	26	0	r/w	rst_pll_ts_fbc_pllcal_clk_lane	Reset Tx FBC PLL Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	pll_ts_fbc_cnt_start_lane	Tx Side Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
	24	0	r/w	RESERVED		
	23	0	r/w	ref_clk_en_ts_lane	Force Reference Clock Tx Side Enable Lane. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	22	0	r/w	rst_ref_clk_ts_lane	Reset Reference Clock Tx Side Lane	internal
					1: Reset	
					0: Not reset	
	[21:20]	2'h0	r/w	ana_pll_ts_tempc_level_todig_lane[1:0]	Analog Tx Side Temp Calibration Level To Digital	internal
					Set value of ana_tempc_level_todig when register ana_tempc_level_todig_fm_reg is 1 or PHY is in isolation/scan mode.	
	19	0	r/w	ana_pll_ts_tempc_level_todig_fm_reg_lane	Analog Tx Side Temp Calibration Level To Digital Control From Register Selection	internal
					Force value of ana_tempc_level_todig from register ana_tempc_level_todig.	
	18	1	r/w	ana_pll_ts_tempc_level_todig_rd_req_lane	Tx Side Temperature Calibration Analog Feedback Read Request	internal
					0: Freeze ana_tempc_level_todig_rd	
					1: Keep updating ana_tempc_level_todig_rd	
	[17:16]	0	r	ana_pll_ts_tempc_level_todig_rd_lane[1:0]	Analog Tx Side Temp Calibration Level To Digital Indicator	internal
					Analog output flag ANA_TEMPC_LEVEL_TODIG valid during temp calibration 	
	[15:0]	16'h0	r/w	PLL_TS_INIT_FOFFS_LANE[15:0]	Initial TX Frequency Offset	
					Tx Side PLL initial frequency offset. Unit is 0.95ppm.	
						
	# addr = 0x5208			pll_ts_lane_reg2	Tx Side PLL Lane Register 2	
	31	0	r/w	pll_ts_lcpll_tempc_cal_en_lane	Tx Side LCPLL Temperature Compensation Calibration Enable	internal
	30	0	r	pll_ts_lcpll_tempc_cal_done_lane	Tx Side LCPLL Temperature Compensation Calibration Done	internal
	29	1'h0	r/w	pll_ts_lcpll_tempc_step_lane	Tx Side LCPLL Calibration Code Step	internal
					1'b0 : 1 LSB	
					1'b1 : 2 LSB	
	28	0	r/w	pll_ts_lcpll_todig_tempc_polarity_lane	Tx Side LCPLL Temperature Compensation TODIG Polarity	internal
	27	0	r/w	pll_ts_lcpll_tempc_dis_lane	Tx Side LCPLL Temperature Calibration External Disable	internal
	26	0	r/w	pll_ts_lcpll_tempc_dac_max_min_overwrite_lane	Tx Side LCPLL Temperature Calibration Dac Max Min Value Overwrite	internal
	[25:20]	0	r/w	RESERVED		
	[19:16]	4'h0	r/w	pll_ts_lcpll_tempc_mux_hold_sel_min_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_hold_sel Min Value	internal
	[15:12]	4'ha	r/w	pll_ts_lcpll_tempc_mux_hold_sel_max_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_hold_sel Max Value	internal
	[11:8]	4'h5	r/w	pll_ts_lcpll_cal_wait_tempc_5us_lane[3:0]	Tx Side LCPLL  Temperature Compensation 5us Timer For Analog Settle	internal
	[7:4]	4'h5	r/w	pll_ts_lcpll_cal_wait_tempc_40us_lane[3:0]	Tx Side LCPLL  Temperature Compensation 40us Timer For Analog Settle	internal
	[3:0]	4'h6	r/w	pll_ts_lcpll_cal_wait_tempc_100us_lane[3:0]	Tx Side LCPLL  Temperature Compensation 100us Timer For Analog Settle	internal
						
	# addr = 0x520c			pll_ts_lane_reg3	Tx Side PLL Lane Register 3	
	[31:24]	8'h0	r/w	pll_ts_lcpll_tempc_dac_min_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MIN Valve	internal
	[23:16]	8'h2	r/w	pll_ts_lcpll_tempc_dac_min_p2_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MIN Valve Plus 2	internal
	[15:8]	8'hff	r/w	pll_ts_lcpll_tempc_dac_max_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MAX Valve	internal
	[7:0]	8'hfd	r/w	pll_ts_lcpll_tempc_dac_max_m2_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC MAX Valve Minus 2	internal
						
	# addr = 0x5210			pll_ts_lane_reg4	Tx Side PLL Lane Register 4	
	[31:28]	4'h2	r/w	pll_ts_lcpll_tempc_mux_sel_ext_lane[3:0]	Tx Side LCPLL Temperature Compensation  Mux_hold_sel External Value	internal
	[27:24]	4'h2	r/w	pll_ts_lcpll_tempc_mux_hold_sel_ext_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_sel External Value	internal
	[23:16]	8'h0	r/w	pll_ts_lcpll_tempc_dac_sel_ext_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC External Valve	internal
	15	1'h0	r/w	pll_ts_lcpll_tempc_dac_valid_ext_lane	Tx Side LCPLL Temperature Compensation DAC VALID External Value	internal
	14	1'b1	r/w	pll_ts_lcpll_tempc_ext_en_lane	Tx Side LCPLL Temperature Compensation  External Value Enable	internal
	[13:0]	0	r/w	RESERVED		
						
	# addr = 0x5214			pll_ts_lane_reg5	Tx Side PLL Lane Register 5	
	[31:28]	4'h3	r	pll_ts_lcpll_tempc_mux_sel_lane[3:0]	Tx Side LCPLL Temperature Compensation  Mux_hold_sel  Read Value	internal
	[27:24]	4'h3	r	pll_ts_lcpll_tempc_mux_hold_sel_lane[3:0]	Tx Side LCPLL Temperature Compensation Mux_sel  Read Value	internal
	[23:16]	8'h0	r	pll_ts_lcpll_tempc_dac_sel_lane[7:0]	Tx Side LCPLL Temperature Compensation DAC  Read Valve	internal
	15	1'h0	r	pll_ts_lcpll_tempc_dac_valid_lane	Tx Side LCPLL Temperature Compensation DAC Read VALID  Value	internal
	[14:13]	2'b0	r	pll_ts_lcpll_tempc_level_todig_lane[1:0]	Tx Side LCPLL Temperature Compensation  TODIG Read Value	internal
	[12:0]	0	r/w	RESERVED		
						
	# addr = 0x5218			pll_ts_dtx_reg0	Tx Side PLL Lane Register 6	
	[31:30]	0	r/w	pll_ts_dtx_floop_step_size_lane[1:0]	DTX Frequency Loop Step Size For Tx Side PLL	internal
					0: 1/512	
					1: 1/1024	
					2: 1/2048	
					3: 1/4096	
	29	0	r/w	RESERVED		
	28	1	r/w	PLL_TS_DTX_FOFFSET_SEL_LANE	DTX Frequency Offset Selection For Tx Side PLL	internal
					0: Use Tx Frequency Offset	
					1: Use Far End Loopback FIFO information generated frequency offset	
	27	0	r/w	pll_ts_foff_inv_force_lane	Frequency Offset Invert Force For Tx Side PLL.	internal
	26	0	r/w	pll_ts_foff_inv_lane	Frequency Offset Invert For Tx Side PLL.	internal
	25	0	r/w	RESERVED		
	24	1	r/w	reset_pll_ts_dtx_lane	Reset TX DTX	internal
					Reset DTX function. This signal is a part of power control sequence. It is controlled by firmware.	
	23	1	r/w	pll_ts_dtx_clk_off_lane	TX DTX Clock Off	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	22	0	r	PLL_TS_DTX_CLAMPING_TRIGGER_LANE	DTX Clamping Trigger	
					A value of 1 in this register indicates the DTX clamping is triggered.	
	21	1	r/w	PLL_TS_DTX_CLAMPING_EN_LANE	DTX Clamping Enable	
					Enable DTX clamping protection logic. This is valid only in repeat mode.	
	20	0	r/w	PLL_TS_DTX_CLAMPING_TRIGGER_CLEAR_LANE	DTX Clamping Trigger Clear	
					Manually clear DTX Clamping trigger flag.	
	[19:18]	2'h1	r/w	PLL_TS_DTX_CLAMPING_SEL_LANE[1:0]	DTX Clamping Select	
					DTX Clamping Select. This is valid only in repeat mode.	
					2'b00: Clamp at +/- 122 ppm.	
					2'b01: Clamp at +/- 244 ppm.	
					2'b10: Clamp at +/- 488 ppm.	
					2'b11: Clamp at +/- 976 ppm.	
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0x521c			pll_ts_dtx_reg1	Tx Side PLL Lane Register 7	
	[31:28]	4'h0	r/w	RESERVED		
	27	1	r/w	pll_ts_dtx_floop_foffset_rd_req_lane	DTX Frequency Loop Offset Read Request	internal
					when this bit is high, dtx_floop_foffset read value is updated.	
	[26:16]	0	r/w	RESERVED		
	[15:0]	16'h0	r	pll_ts_dtx_floop_foffset_lane[15:0]	DTX Frequency Loop Offset	internal
					It is 2's complement value. This is from far end loopback FIFO status	
					The unit is 0.48ppm	
						
	# addr = 0x5220			pll_ts_lane_reg8	Tx Side PLL Lane Register 8	
	[31:28]	0	r	pll_ts_rsvd_pll_out_rd_lane[3:0]	PLL_TS_RSVD_PLL_OUT Value	internal
	[27:24]	4'h0	r/w	ana_pll_ts_rsvd_pll_out_lane[3:0]	Analog Tx Side PLL Reserved Output	internal
					Set value of ana_pll_ts_rsvd_pll_out when register ana_pll_ts_rsvd_pll_out_fm_reg is 1 or in isolation/scan mode.	
	23	0	r/w	ana_pll_ts_rsvd_pll_out_fm_reg_lane	Force Value Of Ana_pll_ts_rsvd_pll_out From Register	internal
	[22:16]	0	r/w	RESERVED		
	[15:12]	4'b1100	r/w	ana_pll_ts_rsvd0_lane[3:0]	Analog Tx Side PLL Reserved Register	internal
	11	0	r/w	ana_pll_ts_lock_lane	Set Value Of Tx_ana_pll_lock 	internal
					This register is valid when register tx_ana_pll_lock_fm_reg is 1 or PHY is in isolation/scan Mode.	
	10	0	r/w	ana_pll_ts_lock_fm_reg_lane	Value Of Tx_ana_pll_lock Control From Register Selection.	internal
					This register is used with register tx_ana_pll_lock	
	9	0	r	ANA_PLL_TS_LOCK_RD_LANE	Tx Side PLL Lock Indicator	
					0: Tx Side PLL is not locked. Real time signal.	
					1: Tx Side PLL is locked.	
					It is a real time signal and is only used for debug purpose. Do not use this bit for the hardware and firmware designs. Use PLL_READY_TX and PLL_READY_TX instead.	
	8	1	r/w	ANA_PLL_TS_FBCK_SEL_LANE	PLL Feedback Clock Selection	
					Select the feedback clock source from phase interpolator or not. If SSC is required or there is any Tx frequency offset, this register shall be set to 1. Otherwise the phase interpolator is not taking effect.	
					0: Feedback clock is not from phase interpolator. The phase interpolator is off.	
					1: Feedback clock is from phase interpolator. The phase interpolator is on, which consumes extra power.	
	7	0	r/w	ana_pll_ts_pu_pll_lane	Power Up TX Analog PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL	
					0: Power down analog PLL	
	6	0	r/w	ana_pll_ts_pu_pll_dly_lane	Power Up TX Analog PLL Delay	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
					1: Power up analog PLL Delay	
					0: Power down analog PLL Delay	
	5	0	r/w	RESERVED		
	4	0	r/w	ana_pll_ts_pu_pll_force_lane	TX PU_PLL/PU_PLL2/PU_PLL_DELAY Force Selection	internal
					0: Controlled by internal logic	
					1: Use registers ana_pll_ts_pu_pll to control ana_pll_ts_pu_pll	
					ana_pll_ts_pu_pll_dly to control ana_pll_ts_pu_pll_dly	
	3	0	r/w	RESERVED		
	2	0	r/w	ana_pll_ts_clk_ready_lane	PLL_CLK_READY Signal Value For TX LC PLL	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	1	0	r/w	ana_pll_ts_clk100m_125m_sel_lane	Analog Tx Side PLL Clock 100M Or 125M Select	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	0	0	r/w	ana_pll_ts_clk100mor125m_en_lane	Analog Tx Side PLL Clock 100M Or 125M Enable	
						
	# addr = 0x5224			pll_ts_dtx_reg2	Tx Side PLL Lane DTX Register 2	
	31	0	r/w	RESERVED		
	[30:27]	0	r/w	pll_ts_ssc_step_125ppm_lane[3:0]	SSC Step Value For 125PPM	internal
	26	0	r/w	pll_ts_ssc_acc_factor_lane	SSC Accumulator Factor	internal
					It is used as a SSC Amplitude gain setting. This setting is used to keep the SSC amplitude the same for different bit rates. As the bit rates change, the clock rate may change, this signals setting compensates for the change in clock rate. Firmware sets this register based on value in speed table.	
					0: SSC is updated every two clock cycle	
					1: SSC is updated every four clock cycle	
	[25:13]	0	r/w	RESERVED		
	[12:0]	13'h05cf	r/w	pll_ts_ssc_m_lane[12:0]	SSC Parameter	internal
					This field indicates how many clock cycles are contained in one 31.5 KHz period of SSC. Firmware sets this register based on value in speed table.	
						
	# addr = 0x5228			pll_ts_lane_reg9	Tx Side PLL Lane Register 9	
	31	0	r/w	pll_ts_repeat_mode_en_fm_reg_lane	Tx Side PLL Force Value Of Repeat_mode_en From Register	internal
	30	0	r/w	pll_ts_repeat_mode_en_lane	Tx Side PLL Repeat Mode Enable	internal
					0: Repeat mode is disable. The input signal repeat mode enable is ignored.	
					1: Repeat mode is enable. The input signal repeat mode enable is valid	
	29	0	r/w	pll_ts_local_dig_rx2tx_lpbk_en_fm_reg_lane	Tx Side PLL Force Value Of local_dig_rx2tx_lpbk_en From Register	internal
	28	0	r/w	pll_ts_local_dig_rx2tx_lpbk_en_lane	Tx Side PLL Far End Loopback Enable (Receiver To Transmitter In Local PHY).	internal
					0: loopback not enabled.	
					1: Send received data back through the transmitter.	
	27	0	r/w	pll_ts_rx2pll_freq_tran_en_fm_reg_lane	Tx Side PLL Force Value Of rx2pll_freq_tran_en From Register	internal
	26	0	r/w	pll_ts_rx2pll_freq_tran_en_lane	Tx Side PLL DTX Rx to PLL Frequency Transfer Enable	internal
					0: use other frequency offset source, such as SSC and initial frequency offset	
					1: use Rx DTX frequency offset.	
	25	0	r/w	pll_ts_fifo_cnt_chg_valid_fm_reg_lane	Tx Side PLL Force Value Of fifo_cnt_chg_valid From Register	internal
	24	0	r/w	pll_ts_fifo_cnt_chg_valid_lane	Tx Side PLL fifo_cnt_chg_valid	internal
	23	0	r/w	pll_ts_fifo_cnt_chg_fm_reg_lane	Tx Side PLL Force Value Of fifo_cnt_chg From Register	internal
	[22:19]	0	r/w	pll_ts_fifo_cnt_chg_lane[3:0]	Tx Side PLL fifo_cnt_chg	internal
	18	0	r/w	pll_ts_fifo_empty_fm_reg_lane	Tx Side PLL Force Value Of fifo_empty From Register	internal
	17	0	r/w	pll_ts_fifo_empty_lane	Tx Side PLL fifo_empty	internal
	16	0	r/w	pll_ts_fifo_full_fm_reg_lane	Tx Side PLL Force Value Of fifo_full From Register	internal
	15	0	r/w	pll_ts_fifo_full_lane	Tx Side PLL fifo_full	internal
	14	0	r/w	pll_ts_txclk_sync_en_fm_reg_lane	Tx Side PLL Force Value Of txclk_sync_en From Register	internal
	13	0	r/w	pll_ts_txclk_sync_en_lane	Tx Side PLL txclk_sync_en	internal
	12	0	r/w	pll_ts_sft_rst_no_reg_fm_reg_lane	Tx Side PLL Soft Reset Without Register From Register	internal
	11	0	r/w	pll_ts_sft_rst_no_reg_lane	Tx Side PLL Soft Reset Without Register	internal
	[10:9]	0	r	pll_ts_id_rd_lane[1:0]	Tx Side PLL ID Read value	
	8	0	r/w	ana_pll_ts_refclk_sel_lane	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	[7:0]	8'h18	r/w	pll_ts_ref1m_gen_div_lane[7:0]	Reference 1 MHz Generation Divider	internal
						
	# addr = 0x522c			pll_ts_lane_reg6	Tx Side PLL Lane Register 6	
	31	0	r/w	pll_ts_ssc_amp_fm_reg_lane	SSC Amplitude Setting From Register	internal
	[30:24]	0	r/w	pll_ts_ssc_amp_lane[6:0]	SSC Amplitude Setting	internal
					SSC Amplitude, Unit is around 125ppm, check user manual for detail	
	[23:22]	0	r/w	RESERVED		
	21	1	r/w	pll_ts_ssc_dspread_ts_lane	Tx Side PLL Spread Spectrum Clock Down-spread Select	internal
					0: Center-spread	
					1: Down-spread	
	20	0	r/w	pll_ts_ssc_dspread_ts_fm_reg_lane	Tx side PLL Spread Spectrum Clock Down-spread Select From Register	internal
	19	0	r/w	pll_ts_ssc_en_fm_reg_lane	Tx Side PLL SSC Enable From Register	internal
	18	0	r/w	pll_ts_ssc_en_lane	Tx Side PLL SSC Enable	internal
	17	0	r/w	pll_ts_rx_foffset_valid_fm_reg_lane	Tx Side PLL Force Value Of rx_foffset_valid From Register	internal
	16	0	r/w	pll_ts_rx_foffset_valid_lane	Tx Side PLL rx_foffset_valid	internal
	15	0	r/w	pll_ts_to_dtx_rx_foffset_fm_reg_lane	Tx Side PLL Force Value Of to_dtx_rx_foffset From Register	internal
	[14:0]	0	r/w	pll_ts_to_dtx_rx_foffset_lane[14:0]	Tx Side PLL to_dtx_rx_foffset	internal
						
	# addr = 0x5230			pll_ts_lane_reg10	Tx Side PLL Lane Register 10	
	[31:30]	0	r/w	RESERVED		
	[29:24]	0	r/w	RESERVED		
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_hi1_pll_ts_lane[5:0]	First Level Test Bus Selection For Optional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[15:14]	0	r/w	RESERVED		
	[13:8]	0	r/w	RESERVED		
	[7:6]	0	r/w	RESERVED		
	[5:0]	0	r/w	testbus_sel_lo1_pll_ts_lane[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
						
	# addr = 0x5234			pll_ts_lane_reg11	Tx Side PLL Lane Register 11	
	[31:16]	0	r/w	testbus_sel_swap_pll_ts_lane[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	dig_test_bus_pll_ts_lane[15:0]	Digital Test Bus Register Read Out.	internal
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0x5238			pll_ts_dtx_phy_align_reg0	PLL_TS Dtx_phy_align Register 0	
	[31:24]	0	r/w	pll_ts_lane_align_poffset_lane[7:0]	PLL TS Lane Alignment Phase Offset	internal
	23	0	r/w	pll_ts_lane_align_poffset_force_lane	PLL TS Lane Alignment Phase Offset Force	internal
	22	1	r/w	PLL_TS_INIT_TXFOFFS_EN_LANE	Enable Tx Initial Frequency Offset For PLL_TS	
					0: Disable Tx initial frequency offset. Tx initial frequency offset is 0 no matter of the reference clock frequency.	
					1: Enable Tx initial frequency offset.	
	[21:0]	0	r/w	RESERVED		
						
	# addr = 0x523c			pll_ts_lane_reg7	Tx Side PLL Lane Register 7	
	31	0	r/w	pll_ts_rx2tx_foffset_fm_reg_lane	Rx To Tx Frequency Offset From Register	internal
	[30:18]	13'h0	r/w	pll_ts_rx2tx_foffset_lane[12:0]	Rx To Tx Frequency Offset Setting	internal
	17	0	r/w	pll_ts_rx2tx_foffset_valid_fm_reg_lane	Rx To Tx Frequency Offset Valid From Register	internal
	16	0	r/w	pll_ts_rx2tx_foffset_valid_lane	Rx To Tx Frequency Offset Valid Setting	internal
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	pll_ts_phase_offs_fm_reg_lane	Rx To Tx Phase Offset From Register	internal
	[9:2]	8'h0	r/w	pll_ts_phase_offs_lane[7:0]	Rx To Tx Phase Offset Setting	internal
	1	0	r/w	pll_ts_phase_offs_valid_fm_reg_lane	Rx To Tx Phase Offset Valid From Register	internal
	0	0	r/w	pll_ts_phase_offs_valid_lane	Rx To Tx Phase Offset Valid Setting	internal
						
	# addr = 0x5240			pll_ts_lane_reg12	Tx Side PLL Lane Register 12	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	tx_pll_rate_sel_lane[4:0]	TX PLL rate sel.	internal
	[15:10]	0	r/w	RESERVED		
	[9:0]	10'h0	r/w	pll_ts_fbdiv_cal_lane[9:0]	PLL TS FBDIV.	internal
						
	# addr = 0x5300			LANE_CFG0 	Lane Configuration 0	
	31	0	r/w	cfg_force_lane_disable_lane	Force To Disable This Lane	internal
					0: enable this lane	
					1: force to disable this lane	
	30	0	r/w	spare_reg_181_14_lane	Spare_register	internal
	29	0	r/w	spare_reg_181_13_lane	Spare_register	internal
	28	0	r/w	spare_reg_181_12_lane	Spare_register	internal
	27	0	r/w	CFG_USE_GEN3_PLL_CAL_LANE	Use Gen3 Speed For PLL Calibration	
					1'b0: use gen1 speed for PLL calibration	
					1'b1: use gen3 speed for PLL calibration	
	26	0	r/w	CFG_USE_GEN2_PLL_CAL_LANE	Use Gen2 Speed For PLL Calibration	
					1'b0: use gen1 speed for PLL calibration	
					1'b1: use gen2 speed for PLL calibration	
	25	0	r/w	CFG_USE_MAX_PLL_RATE_LANE	Use Max PLL Rate Mode At Common PHY.	
					1'b0: non-max PLL rate mode at Common PHY	
					1'b1:  max PLL rate mode at Common PHY mode	
	24	0	r/w	CFG_SPD_CHANGE_WAIT_LANE	Speed Change Wait Period When Max PLL Rate Mode.	
					1'b0: 3.2us	
					1'b1: 6.4us	
	23	0	r/w	CFG_DISABLE_TXDETVAL_LANE	Disable Txdetrx Valid Signal During TX Detect RX	
					1'b0: enable txdetrx valid signal for TX Detect RX	
					1'b1: disable txdetrx valid signal for TX Detect RX	
	22	1	r/w	CFG_TXDETRX_MODE_LANE	Tx Detect Rx Mode	
					1'b0: Tx Detect Rx at low-z mode	
					1'b1: Tx Detect Rx at high-z mode	
	21	0	r/w	CFG_ALIGN_IDLE_HIZ_LANE	Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal	
					1'b0: not aligned  high-z off before low-off	
					1'b1: aligned  both high-z off and low-off at the same phase	
	[20:19]	2'h0	r/w	CFG_GEN2_TXDATA_DLY_LANE[1:0]	Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode	
					2'b00: no delay	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycles	
					2'b11: delayed by 3 clock cycles	
	[18:17]	2'h0	r/w	CFG_GEN1_TXDATA_DLY_LANE[1:0]	Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode	
					2'b00: no delay	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycles	
					2'b11: delayed by 3 clock cycles	
	16	1	r/w	CFG_TXELECIDLE_MODE_LANE	Tx Electrical Idle Mode Enable	
					1'b0: Transmitter is at low impedance mode during Electrical Idle	
					1'b1: Transmitter is at high impedance mode during Electrical Idle	
	[15:14]	0	r/w	CFG_FORCE_RXPRESENT_LANE[1:0]	Receiver Detection Override	
					2'b00: use value from UNIPHY	
					2'b01: force receiver NOT detected for this lane	
					2'b10: force receiver detected for this lane	
					2'b11: force receiver detected for this lane	
	13	0	r/w	CFG_FAST_SYNCH_LANE	Fast Synchronization At 125 MHz Pclk Frequency	
					0: single-cycle synchronization	
					1: half-cycle synchronization	
	12	0	r/w	spare_reg_180_12_lane	Spare_register	internal
	[11:6]	6'h0	r/w	CFG_TX_ALIGN_POS_LANE[5:0]	TX Alignment Shift Position (for Dphy_ana_txdata)	
					6'h0:shift by 0 bits	
					6'h1:shift by 1 bits	
					6'h2:shift by 2 bits	
					6'h3:shift by 3 bits	
					6'h4:shift by 4 bits	
					6'h5:shift by 5 bits	
					6'h6:shift by 6 bits	
					6'h7:shift by 7 bits	
					6'h8:shift by 8 bits	
					6'h9:shift by 9 bits	
					6'ha:shift by 10 bits	
					6'hb:shift by 11 bits	
					6'hc:shift by 12 bits	
					6'hd:shift by 13 bits	
					6'he:shift by 14 bits	
					6'hf: shift by 15 bits	
					6'h10 ~ 6'h27: shift by the selected number of bits	
					6'h28 ~ 6'h2f: reserved	
	5	0	r/w	PRD_TXSWING_LANE	Replaces Mac_phy_txswing When Mode_margin_override=1	
	[4:2]	0	r/w	PRD_TXMARGIN_LANE[2:0]	Replaces Mac_phy_txmargin When Mode_margin_override=1	
	1	0	r/w	PRD_TXDEEMPH1_LANE	Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1	
	0	0	r/w	PRD_TXDEEMPH0_LANE	Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1	
						
	# addr = 0x5304			LANE_STATUS0 	Lane Status 0	
	[31:26]	0	r	PM_STATE_LANE[5:0]	PM State[5:0]	
					6'b000000: Reset	
					6'b000010: PHY calibration	
					6'b001101: GEN1 L1 CLKREQ state	
					6'b001111: P2 state (link L2)	
					6'b010001: GEN2 L1 CLKREQ state	
					6'b010101: TX receiver detection	
					6'b011000: GEN1 P1 state	
					6'b011001: GEN1 DATA PATH reset	
					6'b011010: GEN1 p0 or p0s state	
					6'b011011: GEN1 clock off for speed change	
					6'b011100: GEN2 p1 state	
					6'b011101: GEN2 data path reset	
					6'b011110: GEN2 p0 or p0s state	
					6'b011111: GEN2 clock off for speed change	
					6'b100101: GEN3 L1 CLKREQ state	
					6'b101000: GEN3 P1 state	
					6'b101001: GEN3 data path reset	
					6'b101010: GEN3 p0 or p0s state	
					6'b101011: GEN3 clock off for speed change	
	25	0	r	PM_CLK_REQ_N_LANE	CLKREQ Control Status	
					0: request to enable REFCLK	
					1: request to disable REFCLK	
	24	0	r	PM_PIPE_64B_LANE	PIPE Is Operating In 64bit Mode	
	23	0	r	PM_ASYNC_RST_N_LANE	PIPE Internal Power Management Reset	
					0: reset mode	
					1: normal working mode	
	22	0	r	PM_DP_RST_N_LANE	PIPE Internal PCS Data-path Reset	
					0: reset mode	
					1: normal working mode	
	21	0	r	PM_OSCCLK_AUX_CLK_EN_LANE	AUX_CLK Switchinh Between Txdclk And Oscclk Status	
					0: AUX_CLK source is txdclk from pll	
					1: AUX_CLK source is OSCCLK from SOC	
	20	0	r	PM_OSCCLK_PCLK_EN_LANE	PCLK Switching Between Txdclk And Oscclk Status	
					0: pclk source si txdclk from pll	
					1: pclk source is oscclk from SoC	
	19	0	r	PM_PCLK_DPCLK_EN_LANE	Pipe Internal PCS Data-path Clock Status	
					0: dpclk is disabled	
					1: dpclk is enabled	
	18	0	r	PM_TXDCLK_PCLK_EN_LANE	PCLK Output Enable Status:	
					0: PCLK is disabled	
					1: PCLK is enabled, indicates that the PHY is ready and send out PCLK to the MAC	
	17	0	r	PM_TX_VCMHOLD_EN_LANE	Control Comphy Tx Common Mode	
					0: disable comphy tx common mode holder	
					1: enable comphy tx common mode holder	
	16	0	r	PM_BEACON_RX_EN_LANE	Low- Frequency Beacon Detection Enable	
					0: disable low-frequency beacon detection	
					1: enable low-frequency beacon detection	
	15	0	r	PM_BEACON_TX_EN_LANE	Beacon Transmission Enable	
					0: no operation	
					1: trigger comphy to transmit beacon	
	14	0	r	PM_PU_IVREF_LANE	Power Up Comphy Current And Voltage Reference	
					0: power down	
					1: power up	
	13	0	r	PM_TXDETECTRX_EN_LANE	Control Comphy To Perform Tx Receiver Detection	
					0: no operation	
					1: triggers comphy to perform tx receiver detection	
	12	0	r	PM_TX_IDLE_HIZ_LANE	Control Comphy Tx Driver Idle In High Impedance Mode	
					0: tx driver at low impedance mode	
					1: tx driver at high impedance mode	
	11	0	r	PM_TX_IDLE_LOZ_LANE	Control Comphy Tx Driver	
					0: tx driver output valid	
					1: tx driver at common mode voltage (idle)	
	10	0	r	PM_RX_INIT_LANE	Control Comphy Receiver Initialization	
					0: no operation	
					1: triggers the comphy to start acquisition for phase of DEF FFE	
	[9:7]	0	r	PM_RX_RATE_SEL_LANE[2:0]	Control Comphy RX Signaling Rate	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	[6:4]	0	r	PM_TX_RATE_SEL_LANE[2:0]	Control Comphy TX Signaling Rate	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	3	0	r	PM_PU_RX_LANE	Power Up Comphy Receiver	
					1'b0: power down	
					1'b1: power up	
	2	0	r	PM_PU_TX_LANE	Power Up Comphy Transmitter	
					1'b0: power down	
					1'b1: power up	
	1	0	r	PM_PU_PLL_LANE	Power Up Comphy PLL	
					1'b0: power down	
					1'b1: power up	
	0	0	r	PM_RESET_LANE	Common PHY Reset	
					1'b0: normal working mode	
					1'b1: reset mode	
						
	# addr = 0x5308			LANE_CFG_STATUS2_LANE	Lane configuration and Status 2	
	31	0	r	BEACON_DETECTED_LANE	Low-frequency Beacon Is Detected	
	30	1	r/w	CFG_POWER_SETTLE_WAIT_LANE	Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.	
					0: Send LFPS as long as TxElecIdle is de-asserted	
					1: Wait for power state settle before sending LFPS even TxElecIdle is de-asserted	
	[29:24]	6'ha	r/w	CFG_RXEIDETECT_DLY_LANE[5:0]	PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.	
	23	1	r/w	CFG_IVREF_MODE_LANE	Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States	
					0: PU_IVREF is 0	
					1: PU_IVREF is 1	
	22	0	r/w	CFG_BEACON_MODE_LANE	Beacon/LFPS Protocol Control Mode	
					0: new protocol	
					1: legacy protocol	
	[21:18]	4'h0	r/w	CFG_BEACON_TXLOZ_WAIT_LANE[3:0]	Beacon Transmit Low-z Wait Period. In Units Of 20us	
	17	0	r/w	CFG_BEACON_RX_EN_LANE	Rx Beacon Mode Enable	
	16	1	r/w	CFG_BEACON_TX_EN_LANE	Tx Beacon Mode Enable	
	15	0	r	MAC_PHY_TXDETECTRX_LOOPBACK_LANE	Control TX Receiver Detection Or Loopback From MAC	
					0: normal operation	
					1: trigger tx receiver detection or rx to tx loopback	
	14	0	r	MAC_PHY_TXELECIDLE_LANE	Contrl Tx Electrical Idle From MAC	
					0: sending data or beacon	
					1: set transmitter to electrical idle	
	[13:12]	0	r	MAC_PHY_POWERDOWN_LANE[1:0]	Control Power State From MAC	
					2'b00: P0, normal operation	
					2'b01: P0s, power saving state, low recovery time latency	
					2'b10: P1, lower power state, longer recovery time latency	
					2'b11: P2, lowest power state, longest recovery time latency	
	[11:9]	0	r	MAC_PHY_RATE_LANE[2:0]	Control Signaling Rate From MAC	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	8	0	r	PHY_MAC_RXVALID_LANE	RX Data Valid Status At PIPE Interface	
					0: no valid data received	
					1: indicate symbol lock and valid data at PIPE interface	
	7	0	r	PHY_MAC_RXELECIDLE_LANE	RX Electrical IDLE Status At PIPE Interface	
					0: receiving data or beacon	
					1: indicates detection of an electrical idle	
	6	0	r	ANA_DPHY_PLL_READY_TX_LANE	Comphy PLL Ready For TX	
					0: comphy tx clock is not ready	
					1: indicates that Comphy tx clock is ready and TX can sent out data	
	5	0	r	MAC_PHY_RX_TERMINATION_LANE	Receiver Termination Control From MAC For USB3 Mode	
	4	0	r	ANA_DPHY_PLL_READY_RX_LANE	Comphy PLL Ready For RX	
					0: comphy rx clock is not ready	
					1: indicates that Comphy RX clock is ready and RX can receive data	
	3	0	r	ANA_DPHY_TXDETRX_VALID_LANE	Comphy TX Detect RX Ouput Valid	
					0: TX detect Rx output is not valid	
					1: TX detect Rx output is valid for ana_dphy_rxpresent	
	2	0	r	ANA_DPHY_RX_INIT_DONE_LANE	Comphy Receiver Initialization Done Status	
					0: Comphy DTL and DFE is no optimized	
					1: indicate that Comphy DTL and DFE have entered optimized states	
	1	0	r	ANA_DPHY_SQ_DETECTED_LANE	Comphy Squelch Detector Ouput Status	
					0: signal detected	
					1: no signal detected	
	0	0	r	ANA_DPHY_RXPRESENT_LANE	Tx Receiver Detection Status:	
					0: receiver is not present	
					1: receiver is present (during Tx receiver detection	
						
	# addr = 0x530c			LANE_CFG2_LANE	Lane Configuration 2	
	31	1	r/w	ebuf_threshold_wide_lane	Elastic Buffer Threshold Hysteresis	internal
					0: add or del skip when over or under threshold	
					1: add or del skip when over threshold+1 or  under threshold -1	
	[30:26]	5'h13	r/w	cfg_high_water_mark_lane[4:0]	Elastic Buffer High Water Mark Threshold  Gen3 Mode	internal
					When samples in the buffer are above the high water mark, elastic buffer drops samples	
	[25:21]	5'h0	r/w	cfg_low_water_mark_lane[4:0]	Elastic Buffer Low Water Mark Threshold  Gen3 Mode	internal
					When samples in the buffer are below the low water mark, elastic buffer inserts EDB samples.	
	[20:16]	5'h8	r/w	CFG_ELB_THRESHOLD_LANE[4:0]	Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.	
	15	0	r/w	blk_align_at_sync_ok_lane	Block Re Align At Sync_ok Phase	internal
					1'b0: always go to SYNC FAILED when get new align position	
					1'b1:re align with new get new align position	
	14	0	r/w	blk_align_at_pre_sync_lane	Block Re Align At Pre Sync Phase	internal
					1'b0: always go to SYNC FAILED when get new align position	
					1'b1:re align with new get new align position	
	13	0	r/w	CFG_BLK_ALIGN_CTRL_LANE[2]	Block Alignment Control	
					0: reset block alignment state machine until detecting differential signaling	
					1: reset block alignment state machine until Comphy is ready. Rx_init is done and/or rx train is completed	
	[12:11]	0	r/w	CFG_BLK_ALIGN_CTRL_LANE[1:0]	Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic	
					2'b00: disable pin MAC_PHY_BLOCKALIGNCTRL on controlling block alignment logic	
					2'b01: disable pin MAC_PHY_BLOCKALIGNCTRL on controlling block alignment logic	
					2'b10: when MAC_PHY_BLOCKALIGNCTRL = 0, disable searching new block alignment, when MAC_PHY_BLOCKALIGNCTRL = 1, enable searching new block alignment	
					2'b11: when MAC_PHY_BLOCKALIGNCTRL = 0, reset block alignment state machine, when MAC_PHY_BLOCKALIGNCTRL = 1, enable searching new block alignment	
	10	1	r/w	use_txdatavalid_sample_txelecidle_lane	Use The MAC_PHY_TXDATAVALID Signal To Sample The MAC_PHY_TXELECIDLE Signal During 128B/130B Encoding	internal
					0: do not sample the MAC_PHY_TXELECIDLE signal	
					1: sample the MAC_PHY_TXELECIDLE signal	
	9	1	r/w	txelecidle_clear_reminder_lane	Use The MAC_PHY_TXELECIDLE Signal To Clear The Reminder Counter Of The 128B/130B Encoder	internal
					0: do not clear the reminder counter	
					1: clear the reminder counter	
	[8:7]	0	r/w	CFG_GEN3_TXDATA_DLY_LANE[1:0]	Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.	
					2'b00: no delay	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycle	
					2'b11: delayed by 3 clock cycle	
	[6:5]	0	r/w	CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]	ComPHY Tx_idle_hiz Timing  Gen3	
					2'b00: tx_idle_hiz is synchronous with txdata	
					2'b01: delayed by 1 clock cycle	
					2'b10: delayed by 2 clock cycle	
					2'b11: delayed by 3 clock cycle	
	4	0	r/w	cfg_ignore_sq_detect_lane	Squelch Detect Signal Handling On Block Alignment	internal
					1'b0: block alignment state machine is affected by squelch detect signal	
					1'b1: block alignment state machine ignores squelch detect signal	
	3	0	r/w	cfg_det_all_skp_lane	Enable To Detect All SKP Patterns	internal
					1'b0: detect 130-bit SKP ordered set only	
					1'b1:detect all possible size SKP ordered set	
	2	0	r/w	cfg_det_fts_window_lane	Set FTS Detection Window	internal
					1'b0: always detect FTS pattern	
					1'b1:detect FTS pattern only at L0S exit	
	1	0	r/w	cfg_use_skp_lock_lane	Enable To Use SKP Ordered Set For Block Alignment	internal
					1'b0: disable to use SKP pattern	
					1'b1: enable to use SKP pattern	
	0	1	r/w	cfg_use_fts_lock_lane	Enable To Use FTS For Block Alignment	internal
					1'b0:disable to use FTS pattern	
					1'b1:enable to use FTS pattern	
						
	# addr = 0x5310			LANE_CFG4 	Lane Configuration 4	
	[31:24]	8'h0	r/w	cfg_phy_reserved_ctrl_lane[7:0]	PHY Reserved Control Signals.	internal
	23	1	r/w	cfg_data_bit_map_lane	Select Data Bit Mapping Scheme While Mapping 32-Bit Valid TxData Into 40-Bit Dphy_Ana_Txdata[39:0] Bus	internal
					0: pad 2 0's in between 2 valid 8-bit data bytes	
					1: pad 8 0's at the 8 MSB of the 40-bit bus	
	22	0	r/w	cfg_rx_train_sel_lane	USB3 Mode: PIPE Rx Training Control Select To Handle Rxvalid Signaling	internal
					0: enable rxvalid signaling when COMPHY Rx training is in progress and register bit cfg_ignore_rxeq is set	
					1: disable rxvalid signaling when COMPHY Rx training is in progress regardless of the setting of register bit cfg_ignore_rxeq	
					Note: This bit is used for USB3 mode only	
	21	0	r/w	cfg_signal_det_sel_lane	Rx Signaling Detection Select For Rx_init Control	internal
					0: use squelch detect signal	
					1: use rxdata signal	
	20	0	r/w	CFG_RXEI_DG_WEIGHT_LANE	RxEelcIdle De-glitching Tap Weight	
					1'b0: 3-tap de-glitching	
					1'b1: 1-tap de-glitching	
	19	0	r/w	CFG_RXEIDET_DG_EN_LANE	Enable Rx Electrical Idle Deglitch	
					1'b0: disable the RxElecIdle de-glitch logic	
					1'b1: enable the RxElecIdle de-glitch logic	
	18	1	r/w	CFG_RX_EQ_CTRL_LANE	PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.	
					0: disable Rx Training	
					1: enable Rx Training	
	17	0	r/w	CFG_SQ_DET_SEL_LANE	Squelch Detect Signal Select For Rx_init Control	
					0: use squelch detect signal directly from SerDes	
					1: use filtered squelch detect signal	
	16	0	r/w	CFG_RX_INIT_SEL_LANE	Rx_init Control Select	
					0: do not reset rx_init control state machine when detect LFPS signaling	
					1: reset rx_init control state machine when detect LFPS signaling	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	CFG_SRIS_CTRL_LANE	SRIS Configuration Control From MAC_PHY_SRIS_ENABLE Pin	
					0: disable SRIS control from pin	
					1: enable SRIS control from pin	
	[12:8]	0	r/w	CFG_REF_FREF_SEL_LANE[4:0]	Reference Frequency Select (MHz) For Usb3 Mode	
					5'h00: 100	
					5'h01: 20	
					5'h02: 25	
					5'h03: 40	
					5'h04: 50	
					5'h05: 62.5	
					5'h06: 75	
					5'h07: 125	
					5'h08: 150	
					5'h09: 156.25	
					5'h0A: 250	
					5'h0B: 30	
					5'h0C: 31.25	
					5'h0D: 26	
					5'h0E: 19.2	
					5'h0F: 38.4	
	7	0	r/w	CFG_SSC_CTRL_LANE	Spread Spectrum Clock Enable	
					0: Disable SSC	
					1: Enable SSC	
	6	0	r/w	CFG_DFE_OVERRIDE_LANE	Override PHY DFE Control Pins	
					0: normal operation	
					1: override PIN_DFE_EN, PIN_DFE_PAT_DIS, and PIN_DFE_UPDATE_DIS by cfg_dfe_ctrl[2:0].	
	5	0	r/w	CFG_DFE_UPDATE_SEL_LANE	PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.	
					0: enable DFE adaptation	
					1: Disable DFE adaptation but keep DFE current coefficient values for PCIE mode, or controlled by inverted mac_phy_rxeqtraining pin for USB3 mode. 	
	4	1	r/w	CFG_DFE_PAT_SEL_LANE	PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.	
					0: Disable DFE Pattern Protection function	
					1: Enable DFE Pattern Protection function for PCIE mode, or controlled by mac_phy_rxeqtraining pin for USB3 mode	
	3	0	r/w	CFG_DFE_EN_SEL_LANE	PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.	
					DFE is always disabled at PCIe Gen1 speed, and is always enabled at PCIe Gen3 speed and USB3 mode	
					0: DFE is disabled at PCIe Gen2 speed	
					1: DFE is enabled at PCIe Gen2 speed	
	[2:0]	3'h3	r/w	CFG_DFE_CTRL_LANE[2:0]	Controls PHY DFE Signals When Cfg_dfe_override = 1.	
					Bit[0]: PIN_DFE_EN	
					Bit[1]: PIN_DFE_PAT_DIS	
					Bit[2]: PIN_DFE_UPDATE_DIS	
						
	# addr = 0x5314			LANE_CFG_STATUS3_LANE	Lane Configuration and Status 3	
	31	0	r/w	RESERVED		
	30	1	r/w	CFG_P1_WAKEUP_LANE	Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.	
					0: wake up COMPHY by asserting PU_PLL, PU_TX, and PU_RX.	
					1: wake up COMPHY by asserting PU_PLL, PU_TX, and de-asserting PU_RX.	
	29	1	r/w	CFG_P0S_IDLE_HIZ_DIS_LANE	Disable Tx_idle_hiz Signal During P0S State And Speed Change.	
	28	0	r/w	CFG_HIZ_CAL_TIMER_EN_LANE	Hiz Calibration Timer Enable.	
	[27:24]	4'h8	r/w	CFG_HIZ_CAL_WAIT_LANE[3:0]	Hiz Calibration Wait Timer	
	23	0	r/w	CFG_DELAY_P12_PHYST_LANE	Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.	
	22	0	r/w	CFG_DELAY_TDR_PHYST_LANE	Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY	
	[21:16]	6'h14	r/w	CFG_TXCMN_DIS_DLY_LANE[5:0]	Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.	
	15	0	r	MAC_PHY_TXCOMPLIANCE_LANE	TX Compliance Control Form MAC	
	14	0	r	PM_RX_HIZ_LANE	Rx Termination Control Status	
					0: Rx termination is on	
					1: Rx termination is off	
	13	0	r	PM_REFCLK_VALID_LANE	External REFCLK Detection  Status	
					0: REFCLK is not valid	
					1: REFCLK is valid	
	12	0	r	ANA_REFCLK_DIS_ACK_LANE	Comphy REFCLK Disable Ackledgement	
					0: normal operation 	
					1: Comphy is ready to disable REFCLK	
	11	0	r	PM_REFCLK_DIS_LANE	Control Disabling REFCLK At Comphy	
					0: normal operation 	
					1: request to disable REFCLK at Comphy	
	10	0	r	PM_PU_SQ_LANE	Power Up COMPHY Squelch Detector	
					0: power down	
					1: power up	
	9	0	r	PM_RX_TRAIN_ENABLE_LANE	RX Training Status	
					0: RX training is not enabled	
					1: RX training is in progress	
	[8:0]	0	r	PM_STATUS_PCLK_LANE[8:0]	PM Status At PCLK Domain	
						
	# addr = 0x5318			LANE_DP_PIE8_CFG0_LANE	Lane PIE8 Datapath configuration 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	MODE_PIE8_EQ_LANE	Enable Pie8 Eq Function	
	25	0	r/w	not_use_eq_failed_lane	Never Report Eq Failed On Pie8 Bus	internal
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	MODE_PIE8_IF_LANE	PIPE PIE8 Mode Enable 	
					0: disable PIE8 mode	
					1: enable PIE8 mode	
	[15:14]	0	r	mac_phy_powerdown_lane[3:2]	Control Power State From MAC At Upper Bits	internal
	13	0	r	mac_phy_asyncpwrchgack_lane	Async Power State Change Acknowledge From MAC	internal
	12	0	r	pipe_clk_req_n_lane	PIPE Internal Clock Request	internal
	11	0	r	pipe_clk_ack_n_lane	PIPE Internal Clock Acknowledge	internal
	10	0	r	mac_phy_rxeidetect_dis_lane	Rx Electrical Idle Detection Disable From MAC	internal
	9	0	r	mac_phy_txcmn_mode_dis_lane	Tx Common Mode Circuit Disable From MAC	internal
	8	0	r	PHY_MAC_PHYSTATUS_LANE	PHY Status At PIPE Interface	
	[7:0]	8'h00	r/w	dbg_pipe_sub_sel_lane[7:0]	PIPE Sub-modules Test Select	internal
						
	# addr = 0x531c			LANE_USB_DP_CFG1_LANE	Lane USB Datapath Configuration 1	
	31	0	r/w	cfg_ignore_rxeq_g2_lane	PIPE RxEqTraining Handling At G2	internal
					0: de-asserts RxValid when RxEqTraining = 1.	
					1: RxValid logic ignores RxEqTraining.	
	30	0	r/w	cfg_ignore_rxeq_g1_lane	PIPE RxEqTraining Handling At G1	internal
					0: de-asserts RxValid when RxEqTraining = 1.	
					1: RxValid logic ignores RxEqTraining.	
	29	0	r/w	cfg_ebuf_full_rst_lane	Elasticity Buffer Reset Select When Over-run	internal
					0: Drop symbols when elasticity buffer when over-run	
					1: Reset elasticity buffer to the neutral position when over-run	
	28	0	r/w	cfg_ebuf_empty_rst_lane	Elasticity Buffer Reset Select When Under-run	internal
					0: Add symbols when elasticity buffer when under-run	
					1: Reset elasticity buffer to the neutral position when under-run	
	27	1	r/w	cfg_ebuf_skip_init_lane	Elasticity Buffer Enable Initial Condition	internal
					0: Enable elasticity buffer when symbol locked	
					1: Enable elasticity buffer when detecting SKP Ordered Set	
	26	1	r/w	cfg_ebuf_4com_init_lane	Elasticity Buffer Enable Initial Condition	internal
					0: Enable elasticity buffer when symbol locked	
					1: Enable elasticity buffer when detecting TS1/TS2s 4 Comma symbols	
	25	0	r/w	cfg_use_skp_lock_usb_lane	Use SKP Ordered Set For Symbol Alignment	internal
					0: disable to use SKP pattern	
					1: enable to use SKP pattern	
	[24:20]	5'hf	r/w	cfg_rx_lfps_num_cnt_lane[4:0]	Use Rxclk To Count Another All 1/0 In 20-bit Rxdata, And If Non Of Them Appears During Rx_lfps_num_cnt, It Means No LFPS Signal Is Detected	internal
	[19:16]	4'h8	r/w	cfg_num_oneszeros_lane[3:0]	When MAC_PHY_ONESZEROS Is Asserted, Number Of 1s Or 0s Will Be Sent Out By The Transmitter.	internal
					4'h0: N/A	
					4'h1 20	
					4'h2: 40	
					4'h3: 60	
					4'h4: 80	
					4'h5 100	
					4'h6: 120	
					4'h7: 140	
					4'h8: 160	
					4'h9: 180	
					4'hA: 200	
					4'hB: 220	
					4'hC: 240	
					4'hD: 260	
					4'hE: 280	
					4'hF: 300	
	[15:0]	16'h0	r/w	RESERVED		
						
	# addr = 0x5320			LANE_USB_DP_CFG2_LANE	Lane USB Datapath Configuration 2	
	[31:16]	16'h0	r/w	RESERVED		
	15	0	r/w	usb31_spd_chg_chk_p0_lane	Check State When Speed Change Happen  	internal
					0: ignore state check	
					1: speed change only happen at p0 state	
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	1	r/w	cfg_ebuf_tsblk_init_lane	Elasticity Buffer Enable Initial Condition	internal
					0: Enable elasticity buffer when block locked	
					1: Enable elasticity buffer when detecting TS1/TS2 block	
	10	0	r/w	cfg_start_blk_is_sync_lane	Select Starting Received Block Following Reset Or Exit From Electrical Idle	internal
					0: any block can be first block after electrical idle	
					1: only SYNC block can be the first block after electrical idle	
	9	1	r/w	cfg_use_rxvalid_check_rx_lfps_lane	Rx LFPS Detection Handling	internal
					0: rx lfps detecting not care RXVALID value	
					1: when RXVALID assert, never detect rx lfps	
	8	1	r/w	usb_ignore_1bit_header_error_lane	Ignore 1bit Error In Usb Header  	internal
	[7:6]	2'h1	r/w	usb_skp_end_err_max_lane[1:0]	Max Error Bit For Skip Os End  	internal
	5	1	r/w	usb_skp_err_max_lane	Enable Usb Max Error Bit For Skip Os  	internal
	4	0	r/w	report_usb_os_1bit_error_lane	Report Usb 1bit Error For Os  	internal
	3	1	r/w	report_usb_skp_1bit_error_lane	Report Usb 1bit Error For Skip Os  	internal
	2	0	r/w	usb_header_correction_lane	Enable Usb Header 1 Bit Error Correction  	internal
	1	0	r/w	usb_skp_error_correction_lane	Enable Usb Skp Os 1 Bit Error Correction  	internal
	0	0	r/w	usb_os_1bit_error_correction_lane	Enable Usb Os 1 Bit Error Correction  	internal
						
	# addr = 0x5324			LANE_EQ_CFG0_LANE	Lane Equalization Configuration 0	
	31	1	r/w	CFG_USE_CTRL_FLD_RST_LANE	Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.	
					0: do not use phy ctrl_field_reset command	
					1: use phy ctrl_field_reset command	
	[30:29]	0	r/w	CFG_SEL_EQ_STATUS_LANE[1:0]	Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.	
	28	0	r/w	CFG_PHY_RC_EP_LANE	PHY Operation Mode Select.	
					1'b0:Endpoint	
					1'b1:Root Complex	
	[27:22]	6'h15	r/w	CFG_EQ_LF_LANE[5:0]	Local Transmitter Low Frequency Parameter (LF)	
	[21:16]	6'h3f	r/w	CFG_EQ_FS_LANE[5:0]	Local Transmitter Full Swing Parameter (FS)	
	[15:12]	4'h0	r/w	RESERVED		
	[11:6]	0	r	remote_lf_lane[5:0]	Remote Transmitter Low Frequency Parameter (LF)	internal
	[5:0]	0	r	remote_fs_lane[5:0]	Remote Transmitter Full Swing Parameter (FS)	internal
						
	# addr = 0x5328			lane_eq_cfg1_lane	Lane Equalization Configuration 1	
	31	0	r/w	cfg_ext_force_eq_cmpl_lane	External Force Equalization To Complete	internal
	30	0	r/w	CFG_EQ_BUNDLE_DIS_LANE	Disable Bundling On Lane Equalization	
	29	0	r/w	cfg_use_preset_lane	Select Preset For Equalization Iteration	internal
					1'b0:use coefficients	
					1'b1:use preset	
	28	0	r/w	cfg_force_eq_complete_lane	Force Equalization Phase (2 Or 3) To Complete After The Number Of Iterations (selected By Cfg_num_iteration) Have Been Performed.	internal
					1'b0: normal operation	
					1'b1: force equalization phase to complete	
	[27:26]	0	r/w	cfg_num_iteration_lane[1:0]	Select Number Of Iterations For Equalization Training. This Is Valid Only When Cfg_force_eq_complete Is Set.	internal
					2'b00: 4 iterations	
					2'b01: 8 iterations	
					2'b10: 16 iterations	
					2'b11: 32 iterations	
	25	1	r/w	cfg_coeff_p2p_hold_lane	Remote Coefficient Peak-to-peak Hold Enable	internal
	24	0	r/w	cfg_tx_coeff_override_lane	Override Tx Coefficient Output	internal
					1'b0: normal operation	
					1'b1: override Tx coefficient output with cfg_preset0[17:0]	
	23	0	r/w	cfg_reset_eieos_count_lane	Reset EIEOS Count Select	internal
					1'b0: do not reset EIEOS counter during training	
					1'b1: reset EIEOS counter during training	
	22	0	r/w	cfg_eq_bypass_ph23_lane	Phase 2/3 Bypass Select	internal
					1'b0: perform phase 2 and 3	
					1'b1: bypass phase 2 and 3	
	[21:16]	6'h1	r/w	cfg_coeff_step_size1_lane[5:0]	Remote Coefficient Step Size	internal
					Bit[5:0]: C+1	
	15	0	r/w	cfg_always_send_lane	New Coefficients Are Always Sent To Remote Side When Generated	internal
	14	1	r/w	cfg_coeff_check_en_lane	Remote Coefficient Check Enable	internal
					1'b0: do not check remote coefficient (let link partner does it)	
					1'b1: check coefficient before send it to link partner	
	13	0	r/w	cfg_use_init_coeff_lane	When Asserted, Use Initial Remote Coefficients From Register Bits Cfg_remote_init_coeff[15:0] Reflecting To PHY Reset Command From Control Field	internal
	12	1	r/w	CFG_UPDATE_POLARITY_LANE	Select Polarity Of Coefficient Updates At C-1 And C+1	
					1'b0:increment and decrement with signed value	
					1'b1:increment and decrement with absolute value	
	[11:0]	12'h041	r/w	cfg_coeff_step_size0_lane[11:0]	Remote Coefficient Step Size	internal
					Bit[5:0]: C-1	
					Bit[11:6]: C0	
						
	# addr = 0x532c			lane_preset_cfg0_lane	Lane Equalization Preset Configuration 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h37	r/w	cfg_cursor_preset3_lane[5:0]	Cursor Coefficient Of Preset3	internal
	[21:16]	6'h32	r/w	cfg_cursor_preset2_lane[5:0]	Cursor Coefficient Of Preset2	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h34	r/w	cfg_cursor_preset1_lane[5:0]	Cursor Coefficient Of Preset1	internal
	[5:0]	6'h2f	r/w	cfg_cursor_preset0_lane[5:0]	Cursor Coefficient Of Preset0	internal
						
	# addr = 0x5330			lane_preset_cfg2_lane	Lane Equalization Preset Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h2c	r/w	cfg_cursor_preset7_lane[5:0]	Cursor Coefficient Of Preset7	internal
	[21:16]	6'h37	r/w	cfg_cursor_preset6_lane[5:0]	Cursor Coefficient Of Preset6	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h39	r/w	cfg_cursor_preset5_lane[5:0]	Cursor Coefficient Of Preset5	internal
	[5:0]	6'h3f	r/w	cfg_cursor_preset4_lane[5:0]	Cursor Coefficient Of Preset4	internal
						
	# addr = 0x5334			lane_preset_cfg4_lane	Lane Equalization Preset Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_cursor_preset11_lane[5:0]	Cursor Coefficient Of Preset11	internal
	[21:16]	6'h2a	r/w	cfg_cursor_preset10_lane[5:0]	Cursor Coefficient Of Preset10	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h35	r/w	cfg_cursor_preset9_lane[5:0]	Cursor Coefficient Of Preset9	internal
	[5:0]	6'h2f	r/w	cfg_cursor_preset8_lane[5:0]	Cursor Coefficient Of Preset8	internal
						
	# addr = 0x5338			lane_preset_cfg6_lane	Lane Equalization Preset Configuration 6	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'hb	r/w	cfg_post_cursor_preset1_lane[5:0]	Post-Cursor Coefficient Of Preset1	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_preset1_lane[5:0]	Pre-Cursor Coefficient Of Preset1	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h10	r/w	cfg_post_cursor_preset0_lane[5:0]	Post-Cursor Coefficient Of Preset0	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset0_lane[5:0]	Pre-Cursor Coefficient Of Preset0	internal
						
	# addr = 0x533c			lane_preset_cfg8_lane	Lane Equalization Preset Configuration 8	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h8	r/w	cfg_post_cursor_preset3_lane[5:0]	Post-Cursor Coefficient Of Preset3	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_preset3_lane[5:0]	Pre-Cursor Coefficient Of Preset3	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'hd	r/w	cfg_post_cursor_preset2_lane[5:0]	Post-Cursor Coefficient Of Preset2	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset2_lane[5:0]	Pre-Cursor Coefficient Of Preset2	internal
						
	# addr = 0x5340			lane_preset_cfg10_lane	Lane Equalization Preset Configuration 10	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_preset5_lane[5:0]	Post-Cursor Coefficient Of Preset5	internal
	[21:16]	6'h6	r/w	cfg_pre_cursor_preset5_lane[5:0]	Pre-Cursor Coefficient Of Preset5	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_preset4_lane[5:0]	Post-Cursor Coefficient Of Preset4	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset4_lane[5:0]	Pre-Cursor Coefficient Of Preset4	internal
						
	# addr = 0x5344			lane_preset_cfg12_lane	Lane Equalization Preset Configuration 12	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'hd	r/w	cfg_post_cursor_preset7_lane[5:0]	Post-Cursor Coefficient Of Preset7	internal
	[21:16]	6'h6	r/w	cfg_pre_cursor_preset7_lane[5:0]	Pre-Cursor Coefficient Of Preset7	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_preset6_lane[5:0]	Post-Cursor Coefficient Of Preset6	internal
	[5:0]	6'h8	r/w	cfg_pre_cursor_preset6_lane[5:0]	Pre-Cursor Coefficient Of Preset6	internal
						
	# addr = 0x5348			lane_preset_cfg14_lane	Lane Equalization Preset Configuration 14	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_preset9_lane[5:0]	Post-Cursor Coefficient Of Preset9	internal
	[21:16]	6'ha	r/w	cfg_pre_cursor_preset9_lane[5:0]	Pre-Cursor Coefficient Of Preset9	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h8	r/w	cfg_post_cursor_preset8_lane[5:0]	Post-Cursor Coefficient Of Preset8	internal
	[5:0]	6'h8	r/w	cfg_pre_cursor_preset8_lane[5:0]	Pre-Cursor Coefficient Of Preset8	internal
						
	# addr = 0x534c			lane_preset_cfg16_lane	Lane Equalization Preset Configuration 16	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_preset11_lane[5:0]	Post-Cursor Coefficient Of Preset11	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_preset11_lane[5:0]	Pre-Cursor Coefficient Of Preset11	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h15	r/w	cfg_post_cursor_preset10_lane[5:0]	Post-Cursor Coefficient Of Preset10	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_preset10_lane[5:0]	Pre-Cursor Coefficient Of Preset10	internal
						
	# addr = 0x5350			lane_coeff_max0_lane	Lane Equalization Coefficient Max Setting 0	
	31	0	r/w	CFG_LINK_TRAIN_CTRL_LANE	Link EQ Training Control From MAC	
					0:do not enable TRX training abortion by MAC signal MAC_PHY_EQ_IN_PROG	
					1:enable TRX training abortion by MAC signal MAC_PHY_EQ_IN_PROG	
	[30:28]	0	r/w	cfg_rx_preset_hint_lane[2:0]	Receiver Preset Hint Value	internal
	27	0	r/w	cfg_rx_hint_override_lane	Override Receiver Preset Hint Parameter With Register	internal
					0: normal operation	
					1: override receiver preset hint parameter with cfg_rx_preset_hint	
	26	1	r/w	cfg_g0_status_field_lane	Select G0 Status Field Report At Non-p2p Hold Mode For Remote Phy TX Coefficients	internal
					0:report updated	
					1:report ready	
	[25:24]	2'h1	r/w	cfg_remote_max1_lane[1:0]	Remote Tx Transmitter Post-cursor (C+1) Coefficient Maximum Value Select	internal
					2'b00:FS of remote transmitter	
					2'b01:FS/2 of remote transmitter	
					2'b10:FS/4 of remote transmitter	
					2'b11:FS/8 of remote transmitter	
	[23:22]	2'h2	r/w	cfg_remote_max0_lane[1:0]	Remote Tx Transmitter Pre-cursor (C-1) Coefficient Maximum Value Select	internal
					2'b00:FS of remote transmitter	
					2'b01:FS/2 of remote transmitter	
					2'b10:FS/4 of remote transmitter	
					2'b11:FS/8 of remote transmitter	
	[21:16]	6'h0f	r/w	cfg_tx_coeff_max1_lane[5:0]	Local Tx Transmitter Coefficient Maximum Value	internal
					Bit[5:0]: C+1	
	15	0	r/w	cfg_rx_preset_hint_lane[3]	Receiver Preset Hint Value 	internal
	14	1	r/w	cfg_tx_train_ctrl_lane	Remote TX FFE Training Control For Multi-lanes Case	internal
					0: request TX train command by coupling RX training from other lanes	
					1: request TX train command by de-coupling RX training from other lanes	
	13	0	r/w	CFG_TX_SWING_EN_LANE	Gen3 (8 GT/s) TX Reduced Swing Enable	
					0: do not enable gen3 tx reduced swing	
					1: enable gen3 tx reduced swing	
	12	0	r/w	CFG_TX_MARGIN_EN_LANE	Gen3 (8 GT/s) TX Trsnsmitter Margining Enable	
					0: do not enable gen3 tx margining	
					1: enable gen3 tx margining	
	[11:0]	12'hb4f	r/w	cfg_tx_coeff_max0_lane[11:0]	Local Tx Transmitter Coefficient Maximum Value	internal
					Bit[5:0]: C-1	
					Bit[11:6]:C0	
						
	# addr = 0x5354			lane_remote_set_lane	Lane Equalization Remote Setting	
	[31:16]	16'h0	r	pipe_eq_status_lane[15:0]	PIPE Internal Equalization Status Setected By Register Bits Cfg_sel_eq_status Of Register R1A7h [14:13].	internal
					PIPE4 Mode	
					When cfg_sel_eq_status = 2'b00	
					Bit[11:0]: dphy_ana_tx_coeff[11:0]	
					Bit[14:12]: dphy_ana_rx_preset_hint[2:0]	
					Bit[15]: pipe_eq_in_prog	
					When cfg_sel_eq_status = 2'b01	
					Bit[5:0]: dphy_ana_tx_coeff[17:12]	
					Bit[11:6]: phy_mac_eq_coeff[17:12]	
					Bit[12]: dphy_ana_tx_train_enable	
					Bit[13]: ana_dphy_tx_train_complete	
					Bit[14]: ana_dphy_tx_train_failed	
					Bit[15]: pipe_eq_in_prog	
					When cfg_sel_eq_status = 2'b10	
					Bit[7:0]: phy_mac_fom_feedback[7:0]	
					Bit[13:8]: phy_mac_dir_feedback[5:0]	
					Bit[14]: dphy_ana_tx_train_enable	
					Bit[15]: mac_phy_eq_req_remote	
					When cfg_sel_eq_status = 2'b11	
					Bit[5:0]: ana_dphy_ctrl_field[5:0]	
					Bit[11:6]: dphy_ana_status_field[5:0]	
					Bit[15:12]: rx_eq_state	
					PIPE3 Mode	
					When cfg_sel_eq_status = 2b00	
					Bit[11:0]: dphy_ana_tx_coeff[11:0]	
					Bit[13:12]: pipe_eq_phase[1:0]	
					Bit[14]: pipe_eq_in_prog	
					Bit[15]: pipe_lb_in_prog	
					When cfg_sel_eq_status = 2b01	
					Bit[5:0]: dphy_ana_tx_coeff[17:12]	
					Bit[11:6]: phy_mac_eq_coeff[17:12]	
					Bit[12]: dphy_ana_tx_train_enable	
					Bit[13]: ana_dphy_tx_train_complete	
					Bit[14]: ana_dphy_tx_train_failed	
					Bit[15]: mac_phy_cmp_preset_valid	
					When cfg_sel_eq_status = 2b10	
					Bit[11:0]: phy_mac_eq_coeff[11:0]	
					Bit[12]: dphy_ana_tx_train_enable	
					Bit[15:13]: dphy_ana_rx_preset_hint[2:0]	
					When cfg_sel_eq_status = 2b11	
					Bit[5:0]: remote_fs	
					Bit[11:6]: remote_lf	
					Bit[15:12]: rx_eq_state	
	[15:9]	7'h0	r/w	cfg_remote_init_c1_lane[6:0]	PIPE3 Mode: Desired Initial Setting Of Remote Transmitter Coefficient When The PHY Issues A Reset Command From Control Field	internal
					map to cfg_remote_init_coeff[15:9]	
					Bit[4:0]: C-1	
					Bit[10:5]: C0	
					Bit[15:11]: C+1	
					This is valid only when register bit cfg_use_init_coeff is set.	
	8	1	r/w	CFG_INVALID_REQ_SEL_LANE	PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC	
					0: It is asserted with following the same cycle timing protocol as MAC_PHY_EQ_RXEQEVAL at the next evaluation	
					1: It is asserted after de-assertion of MAC_PHY_EQ_RXEQEVAL and de-asserted at the same clock MAC_PHY_EQ_RXEQEVAL for the next evaluation	
					Note: program this bit to 0 for interfacing with Synopsys MAC version older than 4.40a; 1 for interfacing with Synopsys MAC version 4.40a or newer.	
					PIPE3 Mode: map to cfg_remote_init_coeff[8]	
	7	0	r/w	cfg_skip_final_fom_lane	PIPE4 Mode: Skip Final FOM Evaluation When The Last FOM Of The Preset Vector Reaches The Maximum Value (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					0: always perform final FOM evaluation with preset corresponding to the maximum FOM value	
					1: skip the final FOM evaluation if the last FOM of the preset vector has the maximum value	
					PIPE3 Mode: map to cfg_remote_init_coeff[7]	
	6	0	r/w	cfg_incld_init_fom_lane	PIPE4 Mode: Include Initial Preset In The FOM Preset Vector During FOM Evaluation (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					0: do not include initial preset	
					1: include initial preset	
					PIPE3 Mode: map to cfg_remote_init_coeff[6]	
	[5:2]	4'h0	r/w	cfg_fom_preset_vector_lane[3:0]	PIPE4 Mode: FOM Preset Vector (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					Specify the number of presets in the FOM evaluations. Normally this setting should match the number of FOM presets in the MAC.	
					PIPE3 Mode: map to cfg_remote_init_coeff[5:2]	
	1	0	r/w	cfg_fom_only_mode_lane	PIPE4 Mode: FOM Only Mode (take Effect Only When Cfg_fom_dirn_override = 1)	internal
					0: do not force FOM mode	
					1: force FOM mode	
					PIPE3 Mode: map to cfg_remote_init_coeff[1]	
	0	0	r/w	cfg_fom_dirn_override_lane	PIPE4 Mode: Override MAC_PHY_EQ_FOM_DIRN Pin For FOM Or DIR Mode Selection.	internal
					0: FOM or DIR mode is selected by MAC_PHY_EQ_FOR_DIRN pin	
					1: FOM or DIR mode is selected by PIPE logic	
					PIPE3 Mode: map to cfg_remote_init_coeff[0]	
						
	# addr = 0x5358			LANE_EQ_16G_CFG0_LANE	Lane Equalization 16G Configuration 0	
	[31:13]	19'h0	r/w	RESERVED		
	12	1	r/w	CFG_PRESET_INDEX_SEL_LANE	Select 16G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen4 Speed	
					0: select 0x0 as the offset of 16G presets to match Synopsys MAC version 4.90a	
					1: select 0xB as the offset of 16G presets to match PIPE spec version 4.4.1	
	[11:6]	6'h15	r/w	CFG_EQ_16G_LF_LANE[5:0]	Local Transmitter Low Frequency Parameter (LF)	
	[5:0]	6'h3f	r/w	CFG_EQ_16G_FS_LANE[5:0]	Local Transmitter Full Swing Parameter (FS)	
						
	# addr = 0x535c			lane_16g_preset_cfg0_lane	Lane Equalization 16 G Preset Configuration 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h37	r/w	cfg_cursor_16g_preset3_lane[5:0]	Cursor Coefficient Of Preset3	internal
	[21:16]	6'h32	r/w	cfg_cursor_16g_preset2_lane[5:0]	Cursor Coefficient Of Preset2	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h34	r/w	cfg_cursor_16g_preset1_lane[5:0]	Cursor Coefficient Of Preset1	internal
	[5:0]	6'h2f	r/w	cfg_cursor_16g_preset0_lane[5:0]	Cursor Coefficient Of Preset0	internal
						
	# addr = 0x5360			lane_16g_preset_cfg2_lane	Lane Equalization 16G Preset Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h2c	r/w	cfg_cursor_16g_preset7_lane[5:0]	Cursor Coefficient Of Preset7	internal
	[21:16]	6'h37	r/w	cfg_cursor_16g_preset6_lane[5:0]	Cursor Coefficient Of Preset6	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h39	r/w	cfg_cursor_16g_preset5_lane[5:0]	Cursor Coefficient Of Preset5	internal
	[5:0]	6'h3f	r/w	cfg_cursor_16g_preset4_lane[5:0]	Cursor Coefficient Of Preset4	internal
						
	# addr = 0x5364			lane_16g_preset_cfg4_lane	Lane Equalization 16G Preset Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	RESERVED		
	[21:16]	6'h2a	r/w	cfg_cursor_16g_preset10_lane[5:0]	Cursor Coefficient Of Preset10	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h35	r/w	cfg_cursor_16g_preset9_lane[5:0]	Cursor Coefficient Of Preset9	internal
	[5:0]	6'h2f	r/w	cfg_cursor_16g_preset8_lane[5:0]	Cursor Coefficient Of Preset8	internal
						
	# addr = 0x5368			lane_16g_preset_cfg6_lane	Lane Equalization 16G Preset Configuration 6	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'hb	r/w	cfg_post_cursor_16g_preset1_lane[5:0]	Post-Cursor Coefficient Of Preset1	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_16g_preset1_lane[5:0]	Pre-Cursor Coefficient Of Preset1	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h10	r/w	cfg_post_cursor_16g_preset0_lane[5:0]	Post-Cursor Coefficient Of Preset0	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_16g_preset0_lane[5:0]	Pre-Cursor Coefficient Of Preset0	internal
						
	# addr = 0x536c			lane_16g_preset_cfg8_lane	Lane Equalization 16G Preset Configuration 8	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h8	r/w	cfg_post_cursor_16g_preset3_lane[5:0]	Post-Cursor Coefficient Of Preset3	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_16g_preset3_lane[5:0]	Pre-Cursor Coefficient Of Preset3	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'hd	r/w	cfg_post_cursor_16g_preset2_lane[5:0]	Post-Cursor Coefficient Of Preset2	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_16g_preset2_lane[5:0]	Pre-Cursor Coefficient Of Preset2	internal
						
	# addr = 0x5370			lane_16g_preset_cfg10_lane	Lane Equalization 16G Preset Configuration 10	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_16g_preset5_lane[5:0]	Post-Cursor Coefficient Of Preset5	internal
	[21:16]	6'h6	r/w	cfg_pre_cursor_16g_preset5_lane[5:0]	Pre-Cursor Coefficient Of Preset5	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_16g_preset4_lane[5:0]	Post-Cursor Coefficient Of Preset4	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_16g_preset4_lane[5:0]	Pre-Cursor Coefficient Of Preset4	internal
						
	# addr = 0x5374			lane_16g_preset_cfg12_lane	Lane Equalization 16G Preset Configuration 12	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'hd	r/w	cfg_post_cursor_16g_preset7_lane[5:0]	Post-Cursor Coefficient Of Preset7	internal
	[21:16]	6'h6	r/w	cfg_pre_cursor_16g_preset7_lane[5:0]	Pre-Cursor Coefficient Of Preset7	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_16g_preset6_lane[5:0]	Post-Cursor Coefficient Of Preset6	internal
	[5:0]	6'h8	r/w	cfg_pre_cursor_16g_preset6_lane[5:0]	Pre-Cursor Coefficient Of Preset6	internal
						
	# addr = 0x5378			lane_16g_preset_cfg14_lane	Lane Equalization 16G Preset Configuration 14	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_16g_preset9_lane[5:0]	Post-Cursor Coefficient Of Preset9	internal
	[21:16]	6'ha	r/w	cfg_pre_cursor_16g_preset9_lane[5:0]	Pre-Cursor Coefficient Of Preset9	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h8	r/w	cfg_post_cursor_16g_preset8_lane[5:0]	Post-Cursor Coefficient Of Preset8	internal
	[5:0]	6'h8	r/w	cfg_pre_cursor_16g_preset8_lane[5:0]	Pre-Cursor Coefficient Of Preset8	internal
						
	# addr = 0x537c			lane_16g_preset_cfg16_lane	Lane Equalization 16G Preset Configuration 16	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h15	r/w	cfg_post_cursor_16g_preset10_lane[5:0]	Post-Cursor Coefficient Of Preset10	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_16g_preset10_lane[5:0]	Pre-Cursor Coefficient Of Preset10	internal
						
	# addr = 0x5380			LANE_EQ_32G_CFG0_LANE	Lane Equalization 32G Configuration 0	
	[31:13]	19'h0	r/w	RESERVED		
	12	0	r/w	CFG_32G_PRESET_INDEX_SEL_LANE	Select 32G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen5 Speed	
					0: select 0xB as the offset of 32G presets to match Synopsys MAC version 5.20a	
					1: select 0x16 as the offset of 32G presets to match PIPE spec version 5.1	
	[11:6]	6'h15	r/w	CFG_EQ_32G_LF_LANE[5:0]	Local Transmitter Low Frequency Parameter (LF)	
	[5:0]	6'h3f	r/w	CFG_EQ_32G_FS_LANE[5:0]	Local Transmitter Full Swing Parameter (FS)	
						
	# addr = 0x5384			lane_32g_preset_cfg0_lane	Lane Equalization 32G Preset Configuration 0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h37	r/w	cfg_cursor_32g_preset3_lane[5:0]	Cursor Coefficient Of Preset3	internal
	[21:16]	6'h32	r/w	cfg_cursor_32g_preset2_lane[5:0]	Cursor Coefficient Of Preset2	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h34	r/w	cfg_cursor_32g_preset1_lane[5:0]	Cursor Coefficient Of Preset1	internal
	[5:0]	6'h2f	r/w	cfg_cursor_32g_preset0_lane[5:0]	Cursor Coefficient Of Preset0	internal
						
	# addr = 0x5388			lane_32g_preset_cfg2_lane	Lane Equalization 32G Preset Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h2c	r/w	cfg_cursor_32g_preset7_lane[5:0]	Cursor Coefficient Of Preset7	internal
	[21:16]	6'h37	r/w	cfg_cursor_32g_preset6_lane[5:0]	Cursor Coefficient Of Preset6	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h39	r/w	cfg_cursor_32g_preset5_lane[5:0]	Cursor Coefficient Of Preset5	internal
	[5:0]	6'h3f	r/w	cfg_cursor_32g_preset4_lane[5:0]	Cursor Coefficient Of Preset4	internal
						
	# addr = 0x538c			lane_32g_preset_cfg4_lane	Lane Equalization 32G Preset Configuration 4	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	RESERVED		
	[21:16]	6'h2a	r/w	cfg_cursor_32g_preset10_lane[5:0]	Cursor Coefficient Of Preset10	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h35	r/w	cfg_cursor_32g_preset9_lane[5:0]	Cursor Coefficient Of Preset9	internal
	[5:0]	6'h2f	r/w	cfg_cursor_32g_preset8_lane[5:0]	Cursor Coefficient Of Preset8	internal
						
	# addr = 0x5390			lane_32g_preset_cfg6_lane	Lane Equalization 32G Preset Configuration 6	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'hb	r/w	cfg_post_cursor_32g_preset1_lane[5:0]	Post-Cursor Coefficient Of Preset1	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_32g_preset1_lane[5:0]	Pre-Cursor Coefficient Of Preset1	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h10	r/w	cfg_post_cursor_32g_preset0_lane[5:0]	Post-Cursor Coefficient Of Preset0	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_32g_preset0_lane[5:0]	Pre-Cursor Coefficient Of Preset0	internal
						
	# addr = 0x5394			lane_32g_preset_cfg8_lane	Lane Equalization 32G Preset Configuration 8	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h8	r/w	cfg_post_cursor_32g_preset3_lane[5:0]	Post-Cursor Coefficient Of Preset3	internal
	[21:16]	6'h0	r/w	cfg_pre_cursor_32g_preset3_lane[5:0]	Pre-Cursor Coefficient Of Preset3	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'hd	r/w	cfg_post_cursor_32g_preset2_lane[5:0]	Post-Cursor Coefficient Of Preset2	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_32g_preset2_lane[5:0]	Pre-Cursor Coefficient Of Preset2	internal
						
	# addr = 0x5398			lane_32g_preset_cfg10_lane	Lane Equalization 32G Preset Configuration 10	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_32g_preset5_lane[5:0]	Post-Cursor Coefficient Of Preset5	internal
	[21:16]	6'h6	r/w	cfg_pre_cursor_32g_preset5_lane[5:0]	Pre-Cursor Coefficient Of Preset5	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_32g_preset4_lane[5:0]	Post-Cursor Coefficient Of Preset4	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_32g_preset4_lane[5:0]	Pre-Cursor Coefficient Of Preset4	internal
						
	# addr = 0x539c			lane_32g_preset_cfg12_lane	Lane Equalization 32G Preset Configuration 12	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'hd	r/w	cfg_post_cursor_32g_preset7_lane[5:0]	Post-Cursor Coefficient Of Preset7	internal
	[21:16]	6'h6	r/w	cfg_pre_cursor_32g_preset7_lane[5:0]	Pre-Cursor Coefficient Of Preset7	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h0	r/w	cfg_post_cursor_32g_preset6_lane[5:0]	Post-Cursor Coefficient Of Preset6	internal
	[5:0]	6'h8	r/w	cfg_pre_cursor_32g_preset6_lane[5:0]	Pre-Cursor Coefficient Of Preset6	internal
						
	# addr = 0x53a0			lane_32g_preset_cfg14_lane	Lane Equalization 32G Preset Configuration 14	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	cfg_post_cursor_32g_preset9_lane[5:0]	Post-Cursor Coefficient Of Preset9	internal
	[21:16]	6'ha	r/w	cfg_pre_cursor_32g_preset9_lane[5:0]	Pre-Cursor Coefficient Of Preset9	internal
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h8	r/w	cfg_post_cursor_32g_preset8_lane[5:0]	Post-Cursor Coefficient Of Preset8	internal
	[5:0]	6'h8	r/w	cfg_pre_cursor_32g_preset8_lane[5:0]	Pre-Cursor Coefficient Of Preset8	internal
						
	# addr = 0x53a4			lane_32g_preset_cfg16_lane	Lane Equalization 32G Preset Configuration 16	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	[27:22]	6'h0	r/w	RESERVED		
	[21:16]	6'h0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:6]	6'h15	r/w	cfg_post_cursor_32g_preset10_lane[5:0]	Post-Cursor Coefficient Of Preset10	internal
	[5:0]	6'h0	r/w	cfg_pre_cursor_32g_preset10_lane[5:0]	Pre-Cursor Coefficient Of Preset10	internal
						
	# addr = 0x53a8			lane_margin_ctrl_stat_lane	Lane Margin Control And Status Register	
	31	0	r	margin_ack_lane	Margin Ackledgnment From The PHY Through PIPE And PHY Interface	internal
	[30:24]	7'h0	r	margin_sample_cnt_lane[6:0]	Margin Sample Count Accmulated From The PHY Pop Count	internal
	23	0	r	margin_offset_change_lane	Margin Offset Change	internal
	22	0	r	margin_cnt_vld_lane	Margin Error Count Valid	internal
	[21:16]	6'h0	r	margin_error_cnt_lane[5:0]	Margin Error Count Accmulated From The PHY EOM Error Count	internal
	15	0	r	mac_margin_dir_lane	Margin Direction Set By The MAC Through Message Bus	internal
	[14:8]	7'h0	r	mac_margin_offset_lane[6:0]	Margin Offset Set By The MAC Through Message Bus	internal
	7	0	r	mac_sample_cnt_rst_lane	Margin Sample Count Reset Set By The MAC Through Message Bus	internal
	6	0	r	mac_error_cnt_rst_lane	Margin Error Count Reset Set By The MAC Through Message Bus	internal
	5	0	r	mac_margin_type_lane	Margin Type Set By The MAC Through Message Bus	internal
	4	0	r	mac_start_margin_lane	Start Margin Set By The MAC Through Message Bus	internal
	3	0	r/w	RESERVED		
	2	1	r/w	cfg_margin_err_ctrl_lane	Margin Error Count Control	internal
					0: Accumulate margin errors from the PHY whenever the PHY asserts the error valid signal	
					1: Accumulate margin errors from the PHY only when lane margin is on going	
	1	0	r/w	cfg_sample_cnt_rst_lane	Margin Sample Count Reset	internal
	0	0	r/w	cfg_error_cnt_rst_lane	Margin Error Counter Reset	internal
						
	# addr = 0x5400			GLOB_RST_CLK_CTRL 	Reset and Clock Control	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	MODE_P3_OSC_PCLK_EN_LANE	PCLK Enable During P3 State USB Mode Only	
					1'b0: PCLK is off	
					1'b1:  PCLK is driven by OSCCLK	
	25	0	r/w	MODE_CORE_CLK_FREQ_SEL_LANE	CORE_CLK Output Frequency Select In PCIE Mode	
					When mode_fixed_pclk = 0	
					1'b0:250Mhz	
					1'b1:500Mhz	
	24	0	r/w	PHY_RESET_LANE	Common PHY Reset	
					1'b0: normal operation	
					1'b1: common_phy reset	
	23	0	r/w	MODE_MULTICAST_LANE	Select Multicast Register Mode	
					1'b0: normal mode	
					1'b1: write to a lane-specific register results in a write to all lanes. The lane address bits are ignored in this mode	
	22	0	r/w	MODE_CORE_CLK_CTRL_LANE	CORE_CLK Output Control When Power Up Or P2 State	
					1'b0: gate core_clk output	
					1'b1: un-gate core_clk output	
	[21:20]	2'h2	r/w	MODE_REFDIV_LANE[1:0]	Reference Clock Divisor	
					This bit determines how sclk is generated from refclk_int	
					2'b00:divided by 1	
					2'b01:divided by 2	
					2'b10:divided by 4	
					2'b11:divided by 8	
	19	0	r/w	MODE_PIPE_WIDTH_32_LANE	PIPE Data Bus Width	
					USB Mode	
					1'b0: reserved	
					1'b1: 32-bit @ 125MHz at 5.0GT/s, 32-bit @ 312.5MHz at 10GT/s	
	ENUM				PCIe mode: valid only when MODE_MIXED_DW_DF_LANE = 0.	
					1'b0: 64-bit	
					1'b1: 32-bit	
	18	1	r/w	MODE_MIXED_DW_DF_LANE	PHY Datapath Width Mode -- PCIE	
					1'b0: fixed data width mode	
					1'b1: mixed dynamic width and dynamic frequency mode. 32-bit @ 62.5MHz at 2.5GT/s, 32-bit @ 125MHz at 5.0GT/s, 64-bit @ 125Mhz at 8.0GT/s, 64-bit @ 250MHz at 16GT/s, 64-bit @ 500MHz at 32GT/s.	
	17	0	r/w	REG_RESET_LANE	PIPE Register Reset	
					This field resets all PIPE registers to their default values except itself.	
					After this field is set to 1h, the value is not cleared back to 0h automatically, and any PIPE register writes have no effect.	
					To enable PIPE register write, this field must be set back to 0h.	
					0h: No reset.	
					1h: Reset.	
	16	1	r/w	PIPE_SFT_RESET_LANE	PIPE Soft Reset	
					1'b0: normal mode	
					1'b1: This bit is OR-ed with the power-on reset of the PHY. This bit does not affect register values	
	[15:8]	8'h10	r	MAIN_REVISION_LANE[7:0]	Main-revision (PCIE PIPE PHY Top Revision ID)	
	[7:0]	8'h00	r	SUB_REVISION_LANE[7:0]	Sub-revision (PIPE Revision ID)	
						
	# addr = 0x5404			GLOB_CLK_SRC_LO 	Clock Source Low	
	31	0	r/w	CFG_USE_ASYNC_CLKREQN_LANE	Use Asynchronous Mac_phy_clk_req_n Signaling From MAC	
					0: use synchronous mac_phy_clk_req_n signaling	
					1: use asynchronous mac_phy_clk_req_n signaling	
	30	1	r/w	CFG_CLK_SRC_MASK_LANE	Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling	
					0: when the lane is master lane, the whole lane is not disabled by lane turn off signaling.	
					1: when the lane is master lane, only power management block of the lane is not disabled by lane turn off signaling, but other blocks of the lane are disabled by lane turn off signaling.	
	29	0	r/w	CFG_USE_LANE_ALIGN_RDY_LANE	Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer	
					0: do not use pin_lane_align_ready signal	
					1: use pin_lane_align_ready signal	
	28	0	r/w	CFG_SLOW_LANE_ALIGN_LANE	Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]	
					0: fast lane alignment mode, delay time of PLL_READY_DLY timer is 1x of bit[23:21]	
					1: slow lane alignment mode, delay time of PLL_READY_DLY timer is 2x of bit[23:21]	
	27	0	r/w	CFG_FORCE_OCLK_EN_LANE	Force Oclk Gating Enable	
					0: disable	
					1: enable	
	26	0	r/w	MODE_P2_OFF_LANE	P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY	
					1'b0: p2.off state is disabled	
					1'b1: p2.off state is enabled	
	25	0	r/w	CFG_USE_ALIGN_CLK_LANE	Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)	
					1'b0: do not use lane_txclk_ref signal as align clock	
					1'b1: use lane_txclk_ref signal as align clock	
	24	0	r/w	BUNDLE_PLL_RDY_LANE	Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases	
					1;b0: do not bundle pin_pll_ready_Tx signals	
					1;b0: bundle pin_pll_ready_Tx signals	
	[23:21]	3'h0	r/w	PLL_READY_DLY_LANE[2:0]	Delay ComPHY Signal Pin_pll_ready_tx Before Use It.	
					At Gen1 speed: Delay Time = (128 x pll_ready_dly x 2^N) REFCLK cycles, where N = mode_refdiv, bit[5:4] of reg 0x1C1.	
					At Gen2 or Gen3 speed: Delay Time = (64 x pll_ready_dly x 2^N) REFCLK cycles, where N = mode_refdiv, bit[5:4] of reg 0x1C1.	
	20	1	r/w	BUNDLE_SAMPLE_CTRL_LANE	Bundle Signal Sampling Control.	
					1'b0:sample bundle signals from local lane and external lanes at the same PCLK cycle	
					1'b1:sample bundle signals from local lane and external lanes at different PCLK cycles	
	[19:16]	4'h1	r/w	MODE_CLK_SRC_LANE[3:0]	Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.	
					Exactly one lane must be selected within each link. This is the selection for lanes 0 through 3.	
					4'b0001: x4 link, PCLK is generated from lane 0	
					4'b0010: x4 link, PCLK is generated from lane 1	
					4'b0100: x4 link, PCLK is generated from lane 2	
					4'b1000: x4 link, PCLK is generated from lane 3	
					4'b0101: 2 x2 links, PCLK is generated from lane 0 and lane 2 respectively	
					4'b1111: 4 x1 links, PCLK is generated from each link's own lane	
	15	0	r/w	RESERVED		
	14	0	r/w	MODE_STATE_OVERRIDE_LANE	Override PM State Machine	
					0: normal operation	
					1: override PM state machine	
	13	0	r/w	MODE_RST_OVERRIDE_LANE	Override Common PHY Reset	
					1'b0:normal operation	
					1'b1:override Common PHY reset  reset sequence is backward compatible with rev1.0	
	12	0	r/w	MODE_LB_SERDES_LANE	Enable Serdes Loopback	
	11	0	r/w	MODE_LB_DEEP_LANE	Enable Deep Loopback	
	10	0	r/w	MODE_LB_SHALLOW_LANE	Enable Shallow Loopback	
	9	0	r/w	DBG_TESTBUS_SEL_LANE[6]	Test Bus Select Reserved 6	
	8	0	r/w	DBG_TESTBUS_SEL_LANE[5]	Test Bus Select Reserved 5	
	7	0	r/w	DBG_TESTBUS_SEL_LANE[4]	Test Bus Select Reserved 4	
	[6:3]	4'h0	r/w	DBG_TESTBUS_SEL_LANE[3:0]	Select Test Bus Lane	
					4'h0: pipe_testbus0	
					4'h1: pipe_testbus1	
					4'h2: pipe_testbus2	
					4'h3: pipe_testbus3	
					4'h4: pipe_testbus4	
					4'h5: pipe_testbus5	
					4'h6: pipe_testbus6	
					4'h7: pipe_testbus7	
					4'h8: pipe_testbus8	
					4'h9: pipe_testbus9	
					4'ha: pipe_testbus10	
					4'hb: pipe_testbus11	
					4'hc: pipe_testbus12	
					4'hd: pipe testbus13	
					4'he: pipe_testbus14	
					4'hf: pipe_testbus15	
	2	0	r/w	MODE_MARGIN_OVERRIDE_LANE	Override Margining Controls From The MAC	
					1'b0:use margining signals from MAC	
					1'b1: use margining signals from lane configuration	
	1	0	r/w	MODE_PM_OVERRIDE_LANE	Override PM Control Outputs	
					1'b0: normal operation	
					1'b1: override pm control outputs	
	0	0	r/w	MODE_BIST_LANE	BIST Mode Enable	
					When BIST mode is selected, common PCLK must be used. The BIST logic clock is enabled.	
					1'b0: normal mode	
					1'b1: BIST mode	
						
	# addr = 0x5408			GLOB_CLK_SRC_HI	Clock Source High	
	31	0	r	PULSE_DONE_LANE	Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).	
					0: trigger pulse is in progress	
					1: trigger pulse process is done	
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	PMO_POWER_VALID_LANE	When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).	
	27	0	r/w	RESERVED		
	26	0	r/w	RESERVED		
	25	0	r/w	RESERVED		
	24	0	r/w	CFG_UPDATE_LANE	Update PM Registers (in Sclk Domain)	
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	[20:16]	0	r/w	PULSE_LENGTH_LANE[4:0]	Length Of The Trigger Pulse In APB3 Cycles (1-32)	
	15	0	r/w	cfg_sel_20_bits_lane	Select 20-bits COMPHY Interface For PCIE Gen1/Gen2 And USB3 Gen1	internal
					0: select 40-bits COMPHY interface	
					1: reserved	
	14	0	r/w	CFG_RXTERM_ENABLE_LANE	USB3 Mode, Receiver Termination Control Select	
					1'b0: Termination control from MAC layer for all power states	
					1'b1: Termination control from MAC layer only at P3 state	
	13	0	r/w	RESERVED		
	12	0	r/w	BUNDLE_PERIOD_SEL_LANE	Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. 	
					This provides long enough time (multi-cycles) for lane-to-lane bundle logic (combinational logic) to meet setup time at layout.	
					1'b0: bundle sample period is per PCLK cycles	
					1'b1:bundle sample period is per fixed time (ns)	
	11	0	r/w	CFG_REFCLK_VALID_POL_LANE	Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin	
					0: refclk_valid signal is not inverted, or PHY_RCB_OFFSET_EN is active high.	
					1: refclk_valid signal is inverted, or PHY_RCB_OFFSET_EN is active low.	
	[10:9]	0	r/w	CFG_OSC_WIN_LENGTH_LANE[1:0]	Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection	
					2'b00: select 1 OSCCLK cycle	
					2'b01: select 2 OSCCLK cycles	
					2'b10: select 4 OSCCLK cycles	
					2'b11: select 8 OSCCLK cycles	
	8	0	r/w	CFG_LANE_TURN_OFF_DIS_LANE	Disable Lane Turned Off Signaling From MAC	
					0: enable lane turned off signaling	
					1: disable lane turned off signaling	
	7	1	r/w	MODE_PIPE4_IF_LANE	PIPE Version 4 Mode Enable	
					1'b0: disable PIPE version 4 mode	
					1'b1: enable PIPE version 4 mode	
	[6:5]	2'h0	r/w	BUNDLE_PERIOD_SCALE_LANE[1:0]	Lane-to-lane Bundle Sampling Period Scale.	
					When bundle_period_sel = 0	
					2'b00: 4 PCLK cycles	
					2'b01: 8 PCLK cycles	
					2'b10: 16 PCLK cycles	
					2'b11: 32 PCLK cycles	
					When bundle_period_sel = 1	
					2'b00: 16ns	
					2'b01: 32ns	
					2'b10: 64ns	
					2'b11: 128ns	
	[4:3]	2'h0	r/w	BIFURCATION_SEL_LANE[1:0]	Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.	
					2'b00:select pins SCLK_IN[0], LANE_TXCLK_REF_IN[0], and LANE_BUNDLE_CLK_REF_IN[0].	
					2'b01: select pins SCLK_IN[1], LANE_TXCLK_REF_IN[1], and LANE_BUNDLE_CLK_REF_IN[1].	
					2'b10:select pins SCLK_IN[2], LANE_TXCLK_REF_IN[2], and LANE_BUNDLE_CLK_REF_IN[2].	
					2'b11: reserved	
	2	1	r/w	LANE_MASTER_LANE	The PCLK For The MAC Must Come From The Master Lane.	
					1'b0: indicates that tis lane is not the master lane of a link	
					1'b1: indicates that this lane is the master lane of a link	
	1	1	r/w	LANE_BREAK_LANE	Indicates The Highest Order Lane Of A Link	
					1'b0:indicates that this lane is the lower order lane of a link	
					1'b1:indicates that this lane is the highest order lane of a link	
	0	1	r/w	LANE_START_LANE	Indicates The Lowest Order Lane Of A Link	
					1'b0:indicates that this lane is the higher order lane of a link	
					1'b1:indicates that this lane is the lowest order lane of a link	
						
	# addr = 0x540c			GLOB_MISC_CTRL 	Miscellaneous Control	
	[31:30]	2'h0	r/w	REFCLK_DISABLE_DLY_LANE[5:4]	Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. 	
					This provides some refclk cycles to flush out the clock gating latency of Dphy and SerDes. Count at OSCCLK domain	
	[29:26]	4'h5	r/w	REFCLK_DISABLE_DLY_LANE[3:0]	Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. 	
					This ensures that the SerDes is completely powered down before reference clock is stopped. Count at sclk domain with step size of 8 cycles	
	[25:24]	2'h2	r/w	REFCLK_SHUTOFF_DLY_LANE[1:0]	External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. 	
					This provides some refclk cycles to flush out the disable latency. Count at OSCCLK domain	
	[23:18]	6'h0a	r/w	REFCLK_RESTORE_DLY_LANE[5:0]	External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. 	
					Count at OSCCLK domain.	
	17	0	r/w	CLKREQ_N_OVERRIDE_LANE	Override CLKREQ# Signal	
					0: normal operation	
					1: override CLKREQ# with register bit cfg_clkreq_n_src, and override refclk_rx_en with register bit rcb_rxen_src.	
	16	0	r/w	CLKREQ_N_SRC_LANE	CLKREQ# Signal Source	
	15	0	r/w	CFG_CLK_ACK_TIMER_EN_LANE	Clock Request Acknowledgement Timer Enable	
					0: PIPE acknowledges the clock request to MAC when the PHY complete its refclk disable sequence.	
					1: PIPE acknowledges the clock request to MAC when refclk_disable_dly[3:0] timer times out, or the PHY complete its refclk disable sequence, which ever happens first.	
	14	0	r/w	CFG_REFCLK_DET_TYPE_LANE	REFCLK Activity Detection Type.	
					0: counter detect method	
					1: low frequency detect method	
					When this bit is set, user must configure target low frequency to be detected in GLOB_LOW_FREQ_CFG register.	
	13	1	r/w	MODE_REFCLK_DIS_LANE	PHY REFCLK Disable Sequence Enable.	
					0: REFCLK disable sequence is not enabled	
					1: REFCLK disable sequence is enabled	
	12	0	r/w	CFG_FREE_OSC_SEL_LANE	Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.	
					0: PCLK is off	
					1: PCLK is driven by OSCCLK	
	11	0	r/w	RCB_RXEN_SRC_LANE	Receiver Enable Source Of Reference Clock Buffer	
	[10:8]	3'h0	r/w	OSC_COUNT_SCALE_LANE[2:0]	For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.	
					3'h0: counts every 1 OSCCLK cycle	
					3'h1: counts every 2 OSCCLK cycles	
					3'h2: counts every 4 OSCCLK cycles	
					3'h3: counts every 8 OSCCLK cycles	
					3'h4: counts every 16 OSCCLK cycles	
					3'h5: reserved	
					3'h6: reserved	
					3'h7: reserved	
	ENUM				For Counter scale at OSCCLK domain for refclk_disable_dly[5:4] timer and refclk_shutoff_dly timer.	
					3'h0: counts every 1 OSCCLK cycle	
					3'h1: counts every 1 OSCCLK cycle	
					3'h2: counts every 1 OSCCLK cycle	
					3'h3: counts every 1 OSCCLK cycle	
					3'h4: counts every 4 OSCCLK cycles	
					3'h5: reserved	
					3'h6: reserved	
					3'h7: reserved	
	7	1	r/w	MODE_P1_OFF_LANE	PCIE MODE: P1 Off Mode Enable	
					This bit controls whether power management state machine goes into P1.OFF state when both PIPE signals mac_phy_rxeidetect_dis and mac_phy_txcmn_mode_dis are asserted during P1.	
					0: P1.OFF state is disabled	
					1: P1.OFF state is enabled	
	6	1	r/w	MODE_P1_SNOOZ_LANE	P1 Snooz Mode Enable	
					This bit controls whether power management state machine goes into P1.SNOOZ state when PIPE signals mac_phy_rxeidetect_dis is asserted and mac_phy_txcmn_mode_dis remains low during P1.	
					0: P1.SNOOZ state is disabled	
					1: P1.SNOOZ state is enabled	
	5	0	r/w	CFG_RX_HIZ_SRC_LANE	Control Presence Of Receiver Termination By Register	
					0: Rx Termination present	
					1: Rx Termination removed	
	4	0	r/w	SQ_DETECT_OVERRIDE_LANE	Override SQ_DETECTED Input From SerDes	
					0: normal operation (use SQ_DETECTED from SerDes	
					1: use sq_detect_src as SQ_DETECTD signal source	
	3	0	r/w	SQ_DETECT_SRC_LANE	SQ_DETECTED Signal Source	
	2	0	r/w	MODE_PCLK_CTRL_LANE	PCLK Output Control.	
					0: pclk is not inverted	
					1: pclk is inverted	
	1	0	r/w	MODE_P2_PHYSTATUS_LANE	PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)	
					0:phy_mac_phystatus is low	
					1:phy_mac_phystatus stays high	
	0	1	r/w	MODE_P1_CLK_REQ_N_LANE	P1 Clkreq Mode Enable (PCIE Mode)	
					This bit controls whether power management state machine goes into P1.CLKREQ state when mac_phy_clk_req_n is asserted during P1.	
					0:P1.CLKREQ state is disabled	
					1:P1.CLKREQ state is enabled	
						
	# addr = 0x5410			GLOB_DP_SAL_CFG 	Datapath and Symbol Alignment Configuration	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h01	r/w	CFG_SAL_LANE[24:20]	Weight For Each Good Symbol In SYNC_OK State	
	23	0	r/w	spare_reg_1c9_7_lane	Spare_register	internal
	22	0	r/w	spare_reg_1c9_6_lane	Spare_register	internal
	21	0	r/w	spare_reg_1c9_5_lane	Spare_register	internal
	[20:16]	5'h00	r/w	CFG_SAL_LANE[4:0]	Weight For Each Good Symbol In SYNC_FAIL State	
	15	0	r/w	disperror_report_as_10b_error_lane	Report Disparity  Error As 10b Decode Error	internal
					0: report as parity error	
					1: report as 10b error	
	14	0	r/w	pcie_lb_lost_sync_lane	Pcie G3 Loopback Mode Can Lost Sync	internal
	13	0	r/w	CFG_SAL_IGNORE_SQ_LANE	Squelch Detected Signal Handling On Symbol Alignment	
					0: symbol alignment state machine is affected by squelch detected signal	
					1: symbol alignment state machine ignores squelch detected signal	
	12	0	r/w	CFG_TXELECIDLE_ASSERT_LANE	ComPHY Tx_idle_hiz Assert Timing	
					0: assert tx_idle_hiz two clock cycles later after sending the last symbol of EIOS	
					1: assert tx_idle_hiz immediately after sending the last symbol of EIOS	
	[11:10]	2'h0	r/w	CFG_GEN2_TXELECIDLE_DLY_LANE[1:0]	ComPHY Tx_idle_hiz Timing  Gen2	
					2'b00: tx_idle_hiz is synchronous with txdata	
					2'b01: tx_idle_hiz is delayed by 1 clock cycle	
					2'b10: tx_idle_hiz is delayed by 2 clock cycle	
					2'b11: tx_idle_hiz is delayed by 3 clock cycle	
	9	0	r/w	CFG_SAL_FREEZE_LANE	Symbol Alignment State Machine Freeze	
					0:normal operation	
					1:symbol alignment state machine stops. This mode is meant to be used temporarily while symbol alignment weights are being modified	
	8	0	r/w	CFG_ALWAYS_ALIGN_LANE	Symbol Alignment Mode	
					0:normal operation; symbol alignment is readjusted only when COM received and SYNC_FAIL state	
					1:symbol alignment is always readjusted when COM symbol is received	
	7	0	r/w	CFG_DISABLE_SKP_LANE	SKP Ordered Set Handling Mode	
					0:normal operation	
					1:SKP detection is disabled for the purposed of elastic buffer adjustment (overflow and underflow are still handled)	
	6	0	r/w	CFG_MASK_ERRORS_LANE	8b/10b Decoder Error Masking	
					0:normal operation	
					1:8b/10b decoder errors are masked off (only used for symbol alignment state machine)	
	5	0	r/w	CFG_DISABLE_EDB_LANE	EDB Replacement Of Error Symbols	
					0:all symbols with 8b/10b errors are replaced by EDB	
					1:symbols are never replaced by EDB	
	4	0	r/w	CFG_NO_DISPERROR_LANE	Disparity Error Handling Mode	
					0:disparity error is handled separately from 8b/10b error	
					1:all decoder errors (including disparity errors) are handled as 8b/10b errors, including EDB replacement	
	3	0	r/w	CFG_PASS_RXINFO_LANE	Rx Data Mode	
					0:rxdata, rxdatak and rxstatus are 0 when rxvalid=0	
					1:rxdata, rxdatak and rxstatus keep values regardless of rxvalid	
	[2:1]	2'h0	r/w	CFG_GEN1_TXELECIDLE_DLY_LANE[1:0]	ComPHY Tx_idle_hiz Timing  Gen1	
					2'b00: tx_idle_hiz is synchronous with txdata	
					2'b01: tx_idle_hiz is delayed by 1 clock cycle	
					2'b10: tx_idle_hiz is delayed by 2 clock cycle	
					2'b11: tx_idle_hiz is delayed by 3 clock cycle	
	0	0	r/w	CFG_IGNORE_PHY_RDY_LANE	ComPHY Phy_rdy Handling	
					0:positive edge on phy_rdy is required before rxvalid is asserted	
					1:rxvalid logic ignored phy_rdy	
						
	# addr = 0x5414			glob_dp_sal_cfg1	Symbol Alignment Aligned COM Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	[28:24]	5'h10	r/w	CFG_SAL_LANE[34:30]	Weight For Each Bad Symbol In SYNC_OK State	
	23	0	r/w	spare_reg_1cb_7_lane	Spare_register	internal
	22	0	r/w	spare_reg_1cb_6_lane	Spare_register	internal
	21	0	r/w	spare_reg_1cb_5_lane	Spare_register	internal
	[20:16]	5'h1f	r/w	CFG_SAL_LANE[14:10]	Weight For Each Bad Symbol In SYNC_FAIL State	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h08	r/w	CFG_SAL_LANE[29:25]	Weight For Each Aligned COM In SYNC_OK State	
	7	0	r/w	spare_reg_1ca_7_lane	Spare_register	internal
	6	0	r/w	spare_reg_1ca_6_lane	Spare_register	internal
	5	0	r/w	spare_reg_1ca_5_lane	Spare_register	internal
	[4:0]	5'h18	r/w	CFG_SAL_LANE[9:5]	Weight For Each Aligned COM In SYNC_FAIL State	
						
	# addr = 0x5418			glob_dp_sal_cfg3	Symbol Alignment Misaligned COM Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	spare_reg_1cd_b_lane	Spare_register	internal
	[26:24]	3'h2	r/w	CFG_SAL_LANE[45:43]	Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine	
	23	0	r/w	spare_reg_1cd_7_lane	Spare_register	internal
	22	0	r/w	spare_reg_1cd_6_lane	Spare_register	internal
	21	0	r/w	spare_reg_1cd_5_lane	Spare_register	internal
	20	0	r/w	spare_reg_1cd_4_lane	Spare_register	internal
	19	0	r/w	spare_reg_1cd_3_lane	Spare_register	internal
	[18:16]	3'h2	r/w	CFG_SAL_LANE[42:40]	Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	[12:8]	5'h1f	r/w	CFG_SAL_LANE[39:35]	Weight For Each Misaligned COM In SYNC_OK State	
	7	0	r/w	spare_reg_1cc_7_lane	Spare_register	internal
	6	0	r/w	spare_reg_1cc_6_lane	Spare_register	internal
	5	0	r/w	spare_reg_1cc_5_lane	Spare_register	internal
	[4:0]	5'h1f	r/w	CFG_SAL_LANE[19:15]	Weight For Each Misaligned COM In SYNC_FAIL State	
						
	# addr = 0x541c			glob_protocol_cfg0	Protocol Configuration 0	
	31	0	r/w	cfg_strap_disable_lane	Disable The Strap Function At Pin PIPE_STRAP_ENABLE	internal
					0: enable	
					1: disable	
	30	0	r/w	clkreq_bundle_ctrl_lane	Clock Request Bundle Control When A PCIe Link Is Down Sized	internal
					0: bundle MAC_PHY_CLK_REQ_N pins from both active and unused lanes of a PCIe link	
					1: bundle MAC_PHY_CLK_REQ_N pins from active lanes only of a PCIe link	
	[29:26]	4'h0	r/w	RESERVED		
	25	1	r/w	cfg_lane_enable_ctrl_lane	Lane Enable Control Select From Previously Disabled	internal
					0: legacy protocol	
					1: new protocol	
	24	1	r/w	cfg_p2_stay_timer_en_lane	Enable The P2 Stay Timer	internal
					This timer keeps the PIPE PM state machine staying at P2 (or P1 sub-states) for a least 3us after previous entering this state and before exiting.	
					0: disable the timer	
					1: enable the timer	
	[23:18]	6'h0	r/w	RESERVED		
	17	1	r/w	CFG_PIPE_MSG_BUS_PROTOCOL_SEL_LANE	PIPE Message Bus Protocol Selection	
					0: select Synopsys MAC version 4.90a message bus protocol	
					1: select PIPE spec version 4.4.1 message bus protocol	
	16	0	r/w	RESERVED		
	[15:10]	6'h3f	r/w	g3_align_count_max_lane[5:0]	G3_align_count Max Value	internal
	[9:0]	10'hfa	r/w	cfg_sal_com_lane[9:0]	Comma Pattern	internal
						
	# addr = 0x5420			glob_pm_cfg0	Power Management Timing Parameter 1	
	[31:24]	8'h30	r/w	cfg_pm_short_wait_lane[7:0]	Length Of The SHORT_WAIT In Sclk Cycles	internal
	[23:16]	8'h14	r/w	cfg_pm_rxdet_wait_lane[7:0]	Amount Of Time To Wait While Txdetectrx_en=1 Before Rxpresent Is Sampled (takes Effect Only When Bit 7 Of Register 0x81 Is 1).	internal
					PCIE mode:	
					When bit 6 of register 0x81 is 0, in units of 5.12us;	
					When bit 6 of register 0x81 is 1, in units of 40.96us.	
					USB3 mode:	
					When bit 6 of register 0x81 is 0, in units of 1.024us;	
					When bit 6 of register 0x81 is 1, in units of 4.096us.	
	[15:12]	4'h0	r/w	CFG_PM_OSCCLK_WAIT_LANE[3:0]	Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk	
	[11:8]	4'h1	r/w	CFG_PM_RXDEN_WAIT_LANE[3:0]	Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.	
					PCIE mode:	
					When bit 6 of register 0x8B is 0, in units of 0.32us;	
					When bit 6 of register 0x8B is 1, in units of 40.96us	
					USB3 mode:	
					When bit 6 of register 0x8B is 0, not apply;	
					When bit 6 of register 0x8B is 1, in units of 32.768us	
	[7:0]	8'h1e	r/w	CFG_PM_RXDLOZ_WAIT_LANE[7:0]	Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.	
					PCIE mode: In units of 5.12us (for sclk = REFCLK/4, where REFCLK = 100MHz)	
					USB3 mode: In units of 2.048us	
						
	# addr = 0x5424			GLOB_COUNTER_CTRL 	Counter Lane and Type	
	[31:16]	0	r	COUNTER_SAMPLED_LANE[15:0]	Low 16 Bits Of The Sampled  Counter Value	
	15	0	r/w	PMO_REFCLK_DIS_LANE	Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy	
					1'b0: normal operation	
					1'b1: request to disable refclk at comphy	
	14	0	r/w	PMO_PU_SQ_LANE	Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector	
					1'b0: power down	
					1'b1: power up	
	[13:8]	6'h0	r/w	COUNTER_TYPE_LANE[5:0]	Counter Type	
					When signaling rate is 2.5 or 5.0 GT/s	
					6'h0: 8b/10b error	
					6'h1: disparity error	
					6'h2: 8b/10b or disparity error	
					6'h3: 8b/10b error (only during rxvalid)	
					6'h4: disparity error (only during rxvalid)	
					6'h5: 8b/10b or disparity error (only during rxvalid)	
					6'h6: rxvalid=1	
					6'h7: COM-SKP pairs	
					6'h8: Comma detected	
					6'h10: SKP added	
					6'h11: SKP deleted	
					6'h12: underflow	
					6'h13: overflow	
					6'h14: rxvalid transitions	
					6'h15: reserved	
					When signaling rate is 8.0, 10 or 16 GT/s	
					6'h20: header error	
					6'h21: header good	
					6'h22: block error	
					6'h23: block good	
					6'h24: block detected	
					6'h25: USB3 data error	
					6'h26: USB3 header error	
					6'h27: block align	
					6'h30: SKP added	
					6'h31: SKP deleted	
					6'h32: underflow	
					6'h33: overflow	
					6'h34: rxvalid transitions	
					6'h35: Skip block	
					6'h36: pie8 SKPOS pm	
					others: reserved	
	7	0	r/w	COUNTER_SAMPLE_CLEAR_LANE	Sample And Clear The Counter	
	6	0	r/w	COUNTER_SAMPLE_LANE	Sample Counter, Continue Counting	
	[5:1]	5'h0	r/w	RESERVED		
	0	0	r/w	cfg_sticky_reg_rst_lane	Sticky Registers Reset	internal
					0: no reset	
					1: reset sticky registers	
						
	# addr = 0x5428			GLOB_COUNTER_HI	Counter High	
	31	0	r/w	pmo_beacon_tx_en_lane	Replaces Dphy_ana_beacon_tx_en When Reg01c2[1]=1.	internal
					0: no operation	
					1: triggers comphy to transmit beacon	
	30	0	r/w	pmo_tx_vcmhold_en_lane	Replaces Dphy_ana_tx_vcmhold_en When Reg01c2[1]=1. Control Comphy Tx Common Mode	internal
					0: disable comphy tx common mode holder	
					1: enable comphy tx common mode holder	
	29	0	r/w	pmo_pu_ivref_lane	Replaces Dphy_ana_pu_ivref When Reg01c2[1]=1. Power Up Comphy Current And Voltage Reference	internal
					0: power down	
					1: power up	
	28	0	r/w	pmo_txdetectrx_en_lane	Replaces Dphy_ana_txdetectrx_en When Reg01c2[1]=1.control Comphy To Perform Tx Receiver Detection	internal
					0: no operation	
					1: triggers comphy to perform tx receiver detection	
	27	0	r/w	pmo_tx_idle_hiz_lane	Replaces Dphy_ana_tx_idle_hiz When Reg01c2[1]=1.control Comphy Tx Driver Idle In High Impedance Mode	internal
					0: tx driver at low impedance mode	
					1: tx driver at high impedance mode	
	26	0	r/w	pmo_tx_idle_loz_lane	Replaces Dphy_ana_tx_idle_loz When Reg01c2[1]=1.control Comphy Tx Driver	internal
					0: tx driver output valid	
					1: tx driver at common mode voltage (idle)	
	25	0	r/w	pmo_rx_init_lane	Replaces Dphy_ana_rx_init When Reg01c2[1]=1. Control Comphy Receiver Initialazation	internal
					0: no operation	
					1: triggers the comphy to start acquisition for phase and or DFE, FFE	
	[24:22]	0	r/w	pmo_rx_rate_sel_lane[2:0]	Replaces Dphy_ana_rx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate	internal
					2'b00:use 2.5GT/s signaling rate	
					2'b01:use 5GT/s signaling rate	
					2'b10:use 8GT/s signaling rate	
					2'b11:reserved	
	[21:19]	0	r/w	pmo_tx_rate_sel_lane[2:0]	Replaces Dphy_ana_tx_rate_sel When Reg01c2[1]=1.control Comphy Rx Signaling Rate	internal
					2'b00:use 2.5GT/s signaling rate	
					2'b01:use 5GT/s signaling rate	
					2'b10:use 8GT/s signaling rate	
					2'b11:reserved	
	18	0	r/w	pmo_pu_rx_lane	Replaces Dphy_ana_pu_rx When Reg01c2[1]=1.	internal
					0: power down	
					1: power up	
	17	0	r/w	pmo_pu_tx_lane	Replaces Dphy_ana_pu_tx When Reg01c2[1]=1.	internal
					0: power down	
					1: power up	
	16	0	r/w	pmo_pu_pll_lane	Replaces Dphy_ana_pu_pll When Reg01c2[1]=1.	internal
					0: power down	
					1: power up	
	[15:0]	0	r	COUNTER_SAMPLED_LANE[31:16]	High 16 Bits Of The Sampled  Counter Value	
						
	# addr = 0x542c			glob_pm_dp_ctrl	PM and Datapath Clock Control Override	
	[31:30]	0	r/w	LOW_FREQ_CNT_SCALE_LANE[1:0]	Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.	
					2'b00: counts every 1 REFCLK cycle	
					2'b01: counts every 10 REFCLK cycles	
					2'b10: counts every 50 REFCLK cycles	
					2'b11: counts every 100 REFCLK cycles	
	[29:23]	7'h32	r/w	LOW_FREQ_PERIOD_MAX_LANE[6:0]	Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.	
	[22:16]	7'h30	r/w	LOW_FREQ_PERIOD_MIN_LANE[6:0]	Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.	
	[15:10]	0	r/w	pmo_state_lane[5:0]	State Value Of PM State Machine	internal
	9	0	r/w	pmo_clk_req_n_lane	PM State Machine CLKREQ# Indication	internal
					0:REFCLK required by PM state machine	
					1:REFCLK not required by PM state machine	
	8	0	r/w	pmo_dpclk_125_lane	Datapath Frequency (used With Cfg_fast_synch)	internal
					0:250 MHz	
					1:125 MHz	
	7	0	r/w	pmo_pipe_64b_lane	Datapath Width Mode	internal
					0:32-bit mode	
					1:64-bit mode	
	6	0	r/w	pmo_reset_lane	Reset Comphy	internal
					0: no operation	
					1: reset mode	
	5	0	r/w	pmo_async_rst_n_lane	Asynchronous Datapath/PM Reset	internal
					0:datapath and PM (pclk logic) is reset; use only when pclk/dpclk not running	
					1:datapath and PM running	
	4	0	r/w	pmo_dp_rst_n_lane	Synchronous Datapath Reset	internal
					0:datapath is reset (required when dpclk is OFF)	
					1:datapath is running	
	3	0	r/w	pmo_oscclk_aux_clk_en_lane	Low-power Pclk Mode Control	internal
					0:aux_clk not OR-ed with oscclk	
					1:aux_clk OR-ed with oscclk	
	2	0	r/w	pmo_oscclk_pclk_en_lane	Low-power Pclk Mode Control	internal
					0:pclk and aux_clk not OR-ed with oscclk	
					1:pclk and aux_clk OR-ed with oscclk	
	1	0	r/w	pmo_pclk_dpclk_en_lane	Dpclk (datapath Clock) Gating Control	internal
					0:dpclk (datapath clock) is OFF	
					1:dpclk is generated from pclk	
	0	0	r/w	pmo_txdclk_pclk_en_lane	Pclk Gating Control	internal
					0:pclk is OFF	
					1:pclk is generated by inverting ana_dphy_txdclk	
						
	# addr = 0x5430			glob_dp_bal_cfg0	Block Alignment Good Block Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'h08	r/w	CFG_BAL_WEIGHT_LANE[35:30]	Weight For Each Aligned EIEOS In SYNC_OK State	
	23	0	r/w	spare_reg_1d9_7_lane	Spare_register	internal
	22	0	r/w	spare_reg_1d9_6_lane	Spare_register	internal
	[21:16]	6'h18	r/w	CFG_BAL_WEIGHT_LANE[11:6]	Weight For Each Aligned EIEOS In SYNC_FAIL State	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	6'h01	r/w	CFG_BAL_WEIGHT_LANE[29:24]	Weight For Each Good Block In SYNC_OK State	
	7	0	r/w	spare_reg_1d8_7_lane	Spare_register	internal
	6	0	r/w	spare_reg_1d8_6_lane	Spare_register	internal
	[5:0]	6'h00	r/w	CFG_BAL_WEIGHT_LANE[5:0]	Weight For Each Good Block In SYNC_FAIL State	
						
	# addr = 0x5434			glob_dp_bal_cfg2	Block Alignment Bad Block Weight	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:24]	6'h30	r/w	CFG_BAL_WEIGHT_LANE[47:42]	Weight For Each Misaligned EIEOS In SYNC_OK State	
	23	0	r/w	spare_reg_1db_7_lane	Spare_register	internal
	22	0	r/w	spare_reg_1db_6_lane	Spare_register	internal
	[21:16]	6'h1f	r/w	CFG_BAL_WEIGHT_LANE[23:18]	Weight For Each Misaligned EIEOS In SYNC_FAIL State	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	[13:8]	6'h10	r/w	CFG_BAL_WEIGHT_LANE[41:36]	Weight For Each Bad Block In SYNC_OK State	
	7	0	r/w	spare_reg_1da_7_lane	Spare_register	internal
	6	0	r/w	spare_reg_1da_6_lane	Spare_register	internal
	[5:0]	6'h1f	r/w	CFG_BAL_WEIGHT_LANE[17:12]	Weight For Each Bad Block In SYNC_FAIL State	
						
	# addr = 0x5438			glob_dp_bal_cfg4	Block Alignment Squelch Detect	
	[31:16]	16'h0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	cfg_bal_ignore_hdr_lane	EIEOS Pattern Detection Handling On Block Alignment	internal
					0: check header when detecting EIEOS pattern	
					1: ignore header when detecting EIEOS pattern	
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	spare_reg_1dc_b_lane	Spare_register	internal
	[10:8]	3'h2	r/w	CFG_BAL_WEIGHT_LANE[53:51]	Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine	
	7	0	r/w	spare_reg_1dc_7_lane	Spare_register	internal
	6	0	r/w	spare_reg_1dc_6_lane	Spare_register	internal
	5	0	r/w	spare_reg_1dc_5_lane	Spare_register	internal
	4	0	r/w	spare_reg_1dc_4_lane	Spare_register	internal
	3	0	r/w	spare_reg_1dc_3_lane	Spare_register	internal
	[2:0]	3'h5	r/w	CFG_BAL_WEIGHT_LANE[50:48]	Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine	
						
	# addr = 0x543c			GLOB_BIST_CTRL 	BIST Control Input	
	31	0	r/w	BIST_START_LANE	Trigger Start Of BIST Sequence	
	30	0	r/w	BIST_UPDATE_LANE	Update BIST Registers	
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	RESERVED		
	26	0	r/w	BIST_RXEQTRAINING_LANE	USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1	
	[25:22]	4'h0	r/w	BIST_ELB_THRESHOLD_LANE[3:0]	Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
	[21:16]	6'h0	r/w	BIST_TX_ALIGN_POS_LANE[5:0]	Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
	[15:12]	4'h0	r/w	BIST_TXDATAK_LANE[3:0]	Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
	11	0	r/w	BIST_CLK_REQ_N_LANE	CLKREQ Control When Reg 0x1C2[0] = 1	
	10	0	r/w	BIST_TXCMN_MODE_DIS_LANE	Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1	
	9	0	r/w	BIST_RXEIDETECT_DIS_LANE	Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1	
	8	0	r/w	BIST_RXPOLARITY_LANE	Select RX Polarity Inversion When Reg 0x1C2[0] = 1	
					0: no polarity inversion	
					1: polarity inversion	
	7	0	r/w	BIST_TXCOMPLIANCE_LANE	Control TX Compliance Signaling When Reg 0x1C2[0] = 1	
	6	1	r/w	BIST_TXELECIDLE_LANE	Control TX Electrical Idle When Reg 0x1C2[0] = 1	
					0: sending data or beacon	
					1: set transmitter to electrical idle	
	5	0	r/w	BIST_TXDETECTRX_LOOPBACK_LANE	Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1	
					0: normal operation	
					1: trigger tx receiver detection or rx to tx loopback	
	[4:2]	3'h0	r/w	BIST_RATE_LANE[2:0]	Control Signal Rate When Reg 0x1C2[0] = 1	
					2'b00: use 2.5GT/s signal rate	
					2'b01: use 5.0GT/s signal rate	
					2'b10: use 8.0GT/s signal rate	
					2'b11: reserved	
	[1:0]	2'h2	r/w	BIST_POWERDOWN_LANE[1:0]	Control Power State When Reg 0x1C2[0] = 1	
					2'b00: P0, normal operation	
					2'b01: P0s, power saving state, low recovery time latency	
					2'b10: P1, lower power state, longer recovery time latency	
					2'b11: P2, lowest power state, longest recovery time latency	
						
	# addr = 0x5440			GLOB_BIST_LANE_TYPE	BIST Lane and Type	
	31	0	r	BIST_DONE_LANE	Test Status	
					0: Bist Test is busy, result data is not valid	
					1: Bist Test is done, result data is valid	
	30	0	r	BIST_PASS_LANE	Test Pass Status	
					0: test is failed	
					1: test is passed	
	[29:28]	2'h0	r/w	BIST_SKPOS_NUM_LANE[4:3]	Pre-define The Number Of Skip Ordered Sets Back To Back Per Skip Transmission	
	[27:25]	3'h0	r/w	BIST_SKPOS_NUM_LANE[2:0]	Pre-define The Number Of Skip Symbols Per Skip Ordered Set	
	24	0	r/w	BIST_SKPOS_SEL_LANE	Select The Method Of Skip Ordered Set Transmission	
					0: select random numbers of skip ordered sets and skip symbols generated by internal random logic	
					1: select fixed numbers of skip ordered sets and skip symbols defined by register BIST_SKPOS_NUM_LANE[4:0]	
	23	0	r/w	BIST_PATTERN_SEL_LANE	Select Test Patterns For Test Type 0	
					0: select user defined test pattern defined by register BIST_TXDATA_LANE[31:0]	
					1: select PRBS pattern	
	22	0	r/w	spare_reg_1e3_6_lane	Spare_register	internal
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	bist_cont_monitr_lane	Bist Continue Monitor Mode	internal
	[18:17]	2'h0	r/w	BIST_TYPE_LANE[1:0]	BIST Test Type	
					2'b00:sequence generated, just drive data	
					2'b01:reserved	
					2'b10:deterministic test (deep loopback only)	
					2'b11: non-deterministic test (deep + SerDes loopback)	
	16	0	r/w	BIST_SELF_CHECK_LANE	BIST Self-check Enable For CRC32 Result	
					1'b0:do not compare CRC32 result	
					1'b1:compare CRC32 result with a expected value from register value bist_mask[31:0] of GLOB_BIST_MASK_LO and GLOB_BIST_MASK_HI registers.	
	[15:0]	16'h0	r/w	BIST_TXDATA_LANE[15:0]	Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
						
	# addr = 0x5444			GLOB_BIST_START	BIST Login Window Start Cycle	
	[31:16]	16'h0001	r/w	BIST_WIN_LENGTH_LANE[15:0]	Deterministic Test Mode:Number Of Cycles Of The Login Window.	
					 A value of 1 means only a single cycle of output data is reflected in the result. Value of 0 means the result is not updated. CRC32 is enabled every cycle inside the window.	
					Non-deterministic test mode:Number of data symbols of the login window.	
					 CRC32 is enabled only if it sees data symbols inside the window.	
	[15:0]	16'h0000	r/w	BIST_WIN_DELAY_LANE[15:0]	Number Of Cycles After The Start Of The BIST Sequence When The Login Window Starts. 	
					A value of 0 means that the 1st cycle AFTER the input data is presented is the first cycle that the output data is included in the result.	
						
	# addr = 0x5448			GLOB_BIST_Mask	BIST Result Mask	
	[31:16]	16'hffff	r/w	BIST_MASK_LANE[31:16]	When Bist_self_check = 0,	
					Mask the output data before including in the result.	
					When bist_self_check = 1,	
					CRC32 expected value.	
	[15:0]	16'hffff	r/w	BIST_MASK_LANE[15:0]	When Bist_self_check = 0,	
					Mask the output data before including in the result.	
					When bist_self_check = 1,	
					CRC32 expected value.	
						
	# addr = 0x544c			 GLOB_BIST_RESULT	BIST CRC Result	
	[31:16]	0	r	BIST_CRC32_RESULT_LANE[31:16]	Upper 16bits Of The 32bit CRC Result	
	[15:0]	0	r	BIST_CRC32_RESULT_LANE[15:0]	Lower 16bits Of The 32bit CRC Result	
						
	# addr = 0x5450			GLOB_BIST_SEQR_CFG 	BIST Sequencer Configuration	
	[31:16]	0	r/w	BIST_LFSR_SEED_LANE[15:0]	Random Number Generator Seed	
	[15:8]	0	r/w	BIST_SEQ_N_FTS_LANE[7:0]	FTS Sequence Length	
	[7:0]	0	r/w	BIST_SEQ_N_DATA_LANE[7:0]	Data Sequence Length	
						
	# addr = 0x5454			GLOB_BIST_DATA_HI	BIST Data High Input	
	[31:16]	16'h0	r/w	RESERVED		
	[15:0]	16'h0	r/w	BIST_TXDATA_LANE[31:16]	Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.	
						
	# addr = 0x5458			GLOB_BIST_LINK_EQ	BIST Link EQ Control And Status	
	[31:22]	10'h0	r/w	RESERVED		
	21	0	r	bist_eq_complete_lane	Equalization Has Completed	internal
	20	0	r	bist_eq_successful_lane	Equalization Completed Successfully	internal
	[19:16]	4'h0	r/w	bist_init_preset_lane[3:0]	Initial Preset When Equalization Starts	internal
	[15:14]	2'h0	r/w	RESERVED		
	13	0	r/w	bist_incld_init_fom_lane	FOM Evaluation Includes the Initial Preset	internal
	12	0	r/w	bist_eq_fb_mode_lane	Equalization Evaluation Feed Back Mode Select	internal
					0: DIR mode	
					1: FOM mode	
	[11:0]	12'h0	r/w	bist_preset_vector_lane[11:0]	Preset Vector For FOM Mode	internal
						
	# addr = 0x545c			GLOB_BIST_LANE_MARGIN	BIST Lane Margin Control And Status	
	[31:27]	5'h0	r/w	RESERVED		
	[26:24]	3'h0	r	margin_type_stat_lane[2:0]	Margin Type Status	internal
	[23:16]	8'h0	r	margin_payload_stat_lane[7:0]	Margin Payload Status	internal
	[15:11]	5'h0	r/w	RESERVED		
	[10:8]	3'h0	r/w	bist_margin_type_lane[2:0]	Margin Type	internal
	[7:0]	8'h0	r/w	bist_margin_payload_lane[7:0]	Margin Payload	internal
						
	# addr = 0x5460			glob_pipe_revision	PIPE Revision ID	
	[31:16]	16'h0	r	debug_bus_out_lane[15:0]	Debug Bus Output	internal
	[15:8]	8'h0	r/w	RESERVED		
	[7:0]	8'h20	r	PIPE_REVISION_LANE[7:0]	PIPE Revision ID	
						
	# addr = 0x5464			GLOB_L1_SUBSTATES_CFG	L1 Substates Configuration	
	[31:15]	17'h0	r/w	RESERVED		
	14	0	r/w	CFG_PIPE43_ASYNC_HS_BYPASS_LANE	PIPE 4.3 Async Handshake Signal Bypass Handling	
					0: use async handshake signal MAC_PHY_ASYNCPOWERCHANGEACK during L1 substates transition	
					1: bypass async handshake signal MAC_PHY_ASYNCPOWERCHANGEACK during L1 substates transition	
	13	0	r/w	CFG_USE_SIDE_BAND_LANE	Select Use Side-Band Signals To Define The L1 Substates	
					0: use distinct MAC_PHY_POWERDOWN[3:0] encoding to define the L1 substates	
					1: use side-band signals MAC_PHY_RXEIDETECT_DIS and MAC_PHY_TXCMN_MODE_DIS to define the L1 substates	
	12	1	r/w	MODE_PIPE4X_L1SUB_LANE	PIPE 4.4.1 L1 Substates Interface Mode Selection	
					0: select PIPE4.2 + side-band signals mode	
					1: select PIPE 4.3 or PIPE 4.4.1 mode	
	[11:8]	4'h6	r/w	CFG_PIPE43_P1_2_ENC_LANE[3:0]	PIPE 4.3 Or Later P1.2 Encoding	
	[7:4]	4'h5	r/w	CFG_PIPE43_P1_1_ENC_LANE[3:0]	PIPE 4.3 Or Later P1.1 Encoding	
	[3:0]	4'h4	r/w	CFG_PIPE43_P1CPM_ENC_LANE[3:0]	PIPE 4.3 Or Later P1.CPM Encoding	
						
	# addr = 0x6000			cal_ctrl1_lane	Calibration Control Lane 1	
	31	0	r	rx_pll_amp_cal_done_lane	RX PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	30	0	r	tx_pll_amp_cal_done_lane	TX PLL Amplitude Calibration Done Indicator. 	internal
					0: PLL amplitude calibration is in progress or has not started. 	
					1: PLL amplitude calibration is done.	
	29	0	r	tx_load_speedtbl_done_lane	Tx Speed Table load Done 	internal
	28	0	r	rx_load_speedtbl_done_lane	Rx Speed Table load Done 	internal
	27	0	r	cal_done_lane	Calibration Done 	internal
	26	0	r	tx_cal_done_lane	Tx Calibration Done 	internal
	25	0	r	rx_cal_done_lane	Rx Calibration Done 	internal
	24	0	r/w	RESERVED		
	23	0	r	rx_pll_cal_done_lane	RX PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	22	0	r	tx_pll_cal_done_lane	TX PLL Calibration Done.	internal
					0: PLL calibration is in progress or has not started. 	
					1: PLL calibration is done.	
	21	0	r	rx_plldcc_cal_done_lane	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
	20	0	r	tx_plldcc_cal_done_lane	PLL DCC Calibration Done.	internal
					0: PLL DCC calibration is in progress or has not started. 	
					1: PLL DCC calibration is done.	
	19	0	r	align90_comp_cal_done_lane	Align90 Comparator Calibration Done.	internal
					0: Align90 Comparator Calibration is in progress or has not started. 	
					1: Align90 Comparator Calibration is done. 	
	18	0	r	sq_ofst_cal_done_lane	Squelch Offset Calibration Done.	internal
					0: Squelch offset calibration is in progress or has not started. 	
					1: Squelch offset calibration is done.	
	17	0	r	txdcc_pdiv_cal_done_lane	Tx DCC Post Divider Calibration Done Indicator. 	internal
					0: TX DCC PDIV calibration is in progress or has not started. 	
					1: TX DCC PDIV calibration is done.	
	16	0	r	txdcc_cal_done_lane	Tx DCC Calibration Done Indicator. 	internal
					0: TX DCC calibration is in progress or has not started. 	
					1: TX DCC calibration is done.	
	15	0	r	vdd_cal_done_lane	VDD Calibration Done Indicator. 	internal
					0: VDD calibration is in progress or has not started. 	
					1: VDD calibration is done.	
	14	0	r	rximp_cal_done_lane	Rx Impedance Calibration Done. 	internal
					0: Rx impedance calibration is in progress or has not started. 	
					1: Rx impedance calibration is done.	
	13	0	r	tximp_cal_done_lane	Tx Impedance Calibration Done.	internal
					0: Tx impedance calibration is in progress or has not started. 	
					1: Tx impedance calibration is done.	
	12	0	r	sampler_res_cal_done_lane	Sampler Resolution Calibration Done.	internal
					0: Sampler resolution calibration is in progress or has not started. 	
					1: Sampler resolution calibration is done.	
	11	0	r	sampler_cal_done_lane	Sampler Calibration Done.	internal
					0: Sampler calibration is in progress or has not started. 	
					1: Sampler calibration is done.	
	10	0	r	eom_align_cal_done_lane	Eom Alignment Calibration Done.	internal
					0: EOM alignment calibration is in progress or has not started. 	
					1: EOM alignment calibration is done.	
	9	0	r	rxalign90_cal_done_lane	Rx Align90 Calibration Done.	internal
					0: Rx align90 calibration is in progress or has not started. 	
					1: Rx align90 calibration is done.	
	8	0	r	rx_eom_cal_done_lane	RX EOM Calibration Done.	internal
					0: Rx EOM calibration is in progress or has not started. 	
					1: Rx EOM calibration is done.	
	7	0	r	rxdcc_data_cal_done_lane	Rx DCC Center Calibration Done.	internal
					0: Rx DCC center calibration is in progress or has not started. 	
					1: Rx DCC center calibration is done.	
	6	0	r	rx_clk_cal_done_lane	RX Clock Calibration Done.	internal
					0: Rx Clock calibration is in progress or has not started. 	
					1: Rx Clock calibration is done.	
	5	0	r	txdetect_cal_done_lane	Tx Timing Detect Calibration Done.	internal
					0: Tx timing detect calibration is in progress or has not started. 	
					1: Tx timing detect calibration is done.	
	4	0	r	dll_eom_vdata_cal_done_lane	DLL EOM VDATA Calibration Done.	internal
	3	0	r	dll_cal_done_lane	DLL Calibration Done.	internal
					0: DLL calibration is in progress or has not started. 	
					1: DLL calibration is done.	
	2	0	r	sq_thresh_cal_done_lane	SQ Threshold Calibration Done.	internal
					0: SQ Threshold calibration is in progress or has not started. 	
					1: SQ Threshold calibration is done.	
	1	0	r	tx_pllvdda_cal_done_lane	Tx PLL VDDA Calibration Done.	internal
	0	0	r	rx_pllvdda_cal_done_lane	Rx PLL VDDA Calibration Done.	internal
						
	# addr = 0x6004			cal_ctrl2_lane	Calibration Control Lane 2	
	31	0	r/w	RESERVED		
	30	0	r	rx_pll_cal_pass_lane	RX PLL Calibration Pass Indicator.	internal
	29	0	r	tx_pll_cal_pass_lane	TX PLL Calibration Pass Indicator.	internal
	28	0	r	sellv_rxsampler_pass_lane	VDD Calibration Sellv_Rxsampler Pass Indicator.	internal
	27	0	r	sellv_rxclk_eom_pass_lane	VDD Calibration Sellv_Rxclk_eom Pass Indicator.	internal
	26	0	r	sellv_rxclk_pass_lane	VDD Calibration Sellv_Rxclk Pass Indicator.	internal
	25	0	r	sellv_rxdll_eom_pass_lane	VDD Calibration Sellv_Rxdll eom Pass Indicator.	internal
	24	0	r	sellv_rxdll_pass_lane	VDD Calibration Sellv_Rxdll Pass Indicator.	internal
	23	0	r	sellv_txdata_pass_lane	VDD Calibration Sellv_Txdata Pass Indicator.	internal
	22	0	r	sellv_txclk_pass_lane	VDD Calibration Sellv_Txclk Pass Indicator.	internal
	21	0	r	sq_ofst_cal_pass_lane	Squelch Offset Calibration Pass	internal
	20	0	r	txdcc_cal_pass_lane	Tx DCC Calibration Pass Indicator.	internal
	19	0	r	rx_plldcc_cal_pass_lane	RX PLL DCC Calibration Pass Indicator.	internal
	18	0	r	tx_plldcc_cal_pass_lane	TX PLL DCC Calibration Pass Indicator.	internal
	17	0	r	vdd_cal_pass_lane	VDD Calibration Pass Indicator.	internal
	16	0	r	rximp_cal_pass_lane	Rx Impedance Calibration Pass Indicator.	internal
	15	0	r	tximp_cal_pass_lane	Tx Impedance Calibration Pass Indicator.	internal
	14	0	r	sampler_cal_pass_lane	Sampler Calibration Pass Indicator.	internal
	13	0	r	eom_eomdat_cal_pass_lane	EOM Alignment Data And EOM Clock Phase Calibration Pass Indicator.	internal
	12	0	r	eom_eomedg_fine_cal_pass_lane	EOM Alignment Edge And EOM Clock Phase Fine Calibration Pass Indicator.	internal
	11	0	r	eom_eomedg_coarse_cal_pass_lane	EOM Alignment Edge And EOM Clock Coarse Calibration Pass Indicator.	internal
	10	0	r	eom_dac_cal_pass_lane	EOM Alignment Comparator Offset Calibration Pass Indicator.	internal
	9	0	r	rxalign90_cal_pass_lane	Rx Align90 Calibration Pass Indicator.	internal
	8	0	r	rx_eom_cal_pass_lane	Rx EOM Calibration Pass Indicator.	internal
	7	0	r	rxdcc_data_cal_pass_lane	Rx DCC Center Calibration Pass Indicator.	internal
	6	0	r	rx_clk_cal_pass_lane	Rx Clock Calibration Pass Indicator.	internal
	5	0	r	txdetect_cal_pass_lane	Tx Timing Detect Calibration Pass Indicator.	internal
	4	0	r	tx_pllvdda_cal_pass_lane	Tx PLL VDDA Calibration Pass Indicator.	internal
	3	0	r	rx_pllvdda_cal_pass_lane	Rx PLL VDDA Calibration Pass Indicator.	internal
	2	0	r	sq_thresh_cal_pass_lane	Squelch Threshold Calibration Pass	internal
	1	0	r	rx_pll_amp_cal_pass_lane	RX PLL Amplitude Calibration Pass Indicator.  	internal
	0	0	r	tx_pll_amp_cal_pass_lane	TX PLL Amplitude Calibration Pass Indicator.  	internal
						
	# addr = 0x6008			cal_ctrl3_lane	Calibration Control Lane 3	
	[31:24]	0	r/w	RESERVED		
	23	0	r	rximp_cal_timeout_lane	Rx Impedance Calibration Timeout Indicator.	internal
	22	0	r	tximp_cal_timeout_lane	Tx Impedance Calibration Timeout Indicator.	internal
	21	0	r/w	dll_vdda_tracking_on_lane	DLL VDDA Tracking On.	internal
					0: DLL VDDA tracking off.	
					1: DLL VDDA tracking on.	
	20	0	r/w	txdcc_cal_stop_sel_lane	Tx DCC Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	19	0	r/w	cal_vdd_continuous_mode_en_lane	VDD Calibration Continuous Mode Enable.	internal
					0: VDD calibration continuous mode is disabled.	
					1: VDD calibration continuous mode is enabled. 	
	18	0	r/w	rxdcc_data_cal_stop_sel_lane	Rx DCC Center Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	17	0	r/w	rxdcc_eom_cal_stop_sel_lane	Rx DCC EOM Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	16	0	r/w	rxdcc_dll_cal_stop_sel_lane	Rx DCC DLL Calibation Continuous/Single Mode Select.	internal
					0: Continuous mode.	
					1: Single mode.	
	[15:12]	0	r/w	RESERVED		
	11	0	r/w	train_db_en_lane	Train Debug Data Base Enable	internal
	10	0	r/w	dis_bypass_rxtrain_in_fom_lane	Disbale Bypass Rx Train During Tx Train In PCIe FOM Mode	internal
	9	0	r/w	pcie_rxtrain_on_before_dir_lane	Enable Rx Train Run Before DIR Mode Enter For PCIe FOM/DIR Mode	internal
	8	0	r/w	uart_en_lane	UART Enable 	internal
	[7:0]	8'h0	r	load_cal_on_lane[7:0]	Indicator For Speed Change Ongoing For MCU Debug	internal
						
	# addr = 0x600c			cal_ctrl4_lane	Calibration Control Lane 4	
	[31:24]	8'h0	r	tx_pll_rate_lane[7:0]	Tx PLL Rate For MCU Debug	internal
	[23:16]	8'h0	r	rx_pll_rate_lane[7:0]	Rx PLL Rate For MCU Debug	internal
	[15:8]	8'h3	r/w	sampler_sample_size_lane[7:0]	Sampler Sample Size Option (2^N)	internal
					 0: 2^0	
					 1:  2^1	
					 2:  2^2	
					 3:  2^3	
					 4: 2^4	
					 5: 2^5	
					 6: 2^6	
					All Others : N.A	
	[7:0]	8'h0	r/w	sampler_cal_avg_mode_lane[7:0]	Sampler Cal Result Average Option For Debug.	internal
					0= Average sum of POS values average and NEG  values average.(default:0).	
					1= POS average only.	
					2= NEG average only.	
						
	# addr = 0x6010			pll_rs_cal_ctrl_lane	Calibration Control Lane 5	
	[31:24]	8'h0	r	tx_pll_rate_index_lane[7:0]	Tx PLL Rate Index For MCU Debug	internal
	[23:16]	8'h0	r	rx_pll_rate_index_lane[7:0]	Rx PLL Rate Index For MCU Debug	internal
	[15:0]	16'h0	r/w	pll_rs_speed_thresh_lane[15:0]	PLL RS Speed Threshold.	internal
						
	# addr = 0x6014		`	CAL_SAVE_DATA1_LANE	Calibration Result 1	
	[31:24]	8'h0	r/w	CAL_SQ_THRESH_LANE[7:0]	Squelch Calibration Threshold Result.	
	[23:16]	8'h0	r/w	CAL_SQ_OFFSET_LANE[7:0]	Squelch Calibration Offset Result.	
	[15:8]	8'h0	r/w	CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]	EOM Alignment Comparator Offset Calibration Result.	
	[7:0]	8'h0	r/w	CAL_DLL_CMP_OFFSET_LANE[7:0]	Rx DLL Comparator Calibration Result.	
						
	# addr = 0x6018			CAL_SAVE_DATA2_LANE	Calibration Result 4	
	[31:24]	8'h37	r/w	cal_tximp_tunep_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[23:16]	8'h8	r/w	cal_tximp_tunen_top_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[15:8]	8'hc	r/w	CAL_RX_IMP_LANE[7:0]	Rx Impedance Calibration Result.	
	[7:0]	8'h0	r/w	CAL_ALIGN90_CMP_OFFSET_LANE[7:0]	ALIGN90 Calibration Compartor Offset Result.	
						
	# addr = 0x601c			CAL_SAVE_DATA3_LANE	Calibration Result 5	
	[31:24]	8'h37	r/w	cal_tximp_tunep_bot_lane[7:0]	Tx Impedance Cal Result For PMOS Side.	internal
	[23:16]	8'h8	r/w	cal_tximp_tunen_bot_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
	[15:8]	8'h37	r/w	cal_tximp_tunep_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
	[7:0]	8'h8	r/w	cal_tximp_tunen_mid_lane[7:0]	Tx Impedance Cal Result For NMOS Side.	internal
						
	# addr = 0x6020			CAL_SAVE_DATA4_LANE	Calibration Result 6	
	[31:24]	8'h0	r/w	cal_smplr_d_top_o_lane[7:0]	Sampler Cal Result For Odd Top Data Sampler.	
	[23:16]	8'h0	r/w	cal_smplr_d_bot_e_lane[7:0]	Sampler Cal Result For Even Bottom Data Sampler.	
	[15:8]	8'h0	r/w	cal_smplr_d_mid_e_lane[7:0]	Sampler Cal Result For Even Middle Data Sampler.	
	[7:0]	8'h0	r/w	cal_smplr_d_top_e_lane[7:0]	Sampler Cal Result For Even Top Data Sampler.	
						
	# addr = 0x6024			cal_save_data5_lane	Calibration Result 7	
	[31:24]	8'h0	r/w	cal_smplr_s_mid_e_lane[7:0]	Sampler Cal Result For Even Middle Slicer Sampler.	
	[23:16]	8'h0	r/w	cal_smplr_s_top_e_lane[7:0]	Sampler Cal Result For Even Top Slicer Sampler.	
	[15:8]	8'h0	r/w	cal_smplr_d_bot_o_lane[7:0]	Sampler Cal Result For Odd Bottom Data Sampler.	
	[7:0]	8'h0	r/w	cal_smplr_d_mid_o_lane[7:0]	Sampler Cal Result For Odd Middle Data Sampler.	
						
	# addr = 0x6028			cal_save_data6_lane	Calibration Result 8	
	[31:24]	8'h0	r/w	cal_smplr_s_bot_o_lane[7:0]	Sampler Cal Result For Odd Bottom Slicer Sampler.	
	[23:16]	8'h0	r/w	cal_smplr_s_mid_o_lane[7:0]	Sampler Cal Result For Odd Middle Slicer Sampler.	
	[15:8]	8'h0	r/w	cal_smplr_s_top_o_lane[7:0]	Sampler Cal Result For  Odd Top Slicer Sampler.	
	[7:0]	8'h0	r/w	cal_smplr_s_bot_e_lane[7:0]	Sampler Cal Result For Even Bottom Slicer Sampler.	
						
	# addr = 0x602c			cal_save_data7_lane	Calibration Result 9	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r/w	cal_sampler_res_lane[7:0]	Sampler Resolution Result.	
	[15:8]	8'h0	r/w	cal_smplr_edge_o_lane[7:0]	Sampler Cal Result For Odd Edge Sampler.	
	[7:0]	8'h0	r/w	cal_smplr_edge_e_lane[7:0]	Sampler Cal Result For Even Edge Sampler.	
						
	# addr = 0x6030			cds_tb		
	[31:0]	32'h0	r/w	cds_call_force_lane[31:0]	TBD	internal
						
	# addr = 0x6034			trx_train_if_timers_enable_lane		
	31	1'b1	r/w	tx_train_status_det_timer_enable_lane	Tx Train Status Detection Timeout Enable.	internal
	30	1'b1	r/w	RX_TRAIN_TIMER_ENABLE_LANE	Rx Train Timeout Enable.	
	29	1'b1	r/w	TX_TRAIN_TIMER_ENABLE_LANE	Tx Train Timeout Enable.	
	28	1'b1	r/w	TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE	Tx Train Frame Detection Timeout Enable.	
	27	1'b0	r/w	frame_lock_sel_timeout_lane	Frame Lock Select Timeout Signals.	internal
					0: Use internal generated frame lock signal to start TRx train frame detection timers.	
					1: Use PIN_Tx_TRAIN_ENABLE as frame_lock to start TRx train frame detection timers.	
	26	0	r	tx_train_status_det_timeout_int_lane	Tx Train Status Detect Timeout Out Indicator From MCU	internal
	[25:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	train_db_step_lane[7:0]	Train Data Base Step Number For Debug	internal
	[15:0]	16'h0	r	refclk_freq_rd_lane[15:0]	Reference Frequency Clock X4 For Firmware Internal Use	internal
						
	# addr = 0x6038			dfe_control_0		
	[31:24]	8'h0	r/w	dfe_dbg_step_mode_lane[7:0]	DFE Debug Step By Step Mode Enable	internal
	[23:16]	8'h0	r/w	dfe_force_zero_lane[7:0]	Firmware Use Only.	internal
	[15:0]	16'h0	r/w	dfe_adapt_lp_num_load1_lane[15:0]	DFE Adapt Loop Number Load Value1 During Training (Value+1).	internal
						
	# addr = 0x603c			dfe_control_1		
	[31:24]	8'hc	r/w	phase_adapt_temp_thr_lane[7:0]	Phase Adapt  Temperature Enable Threshold (5 Degree = 12 Code)	internal
	23	1'b0	r/w	rx_train_only_dfe_lane	Run Rx Train Only DFE Mode For Debug	internal
	22	1'h0	r/w	sq_auto_train_lane	SQ Auto Tx Train Enable	internal
	21	1'h0	r/w	phase_adapt_temp_auto_en_lane	Phase Adapt Auto Eanble By Phase Adapt Temperature Threshold(phase_adapt_temp_thr)	internal
	20	1'h0	r	phase_adapt_sat_detect_lane	Detected F0/F1 Saturation During Phase Adapt	internal
	19	1'h0	r/w	sq_fw_filter_en_lane	SQ Firmware Filter Enable	internal
	18	1'h0	r/w	cds_call_force_en_lane	TBD	internal
	[17:16]	2'h0	r/w	RESERVED		
	[15:8]	8'h0	r/w	ESM_VOLTAGE_LANE[7:0]	Eye Shape Monitor Voltage Value	
	7	1'b0	r	dfe_cal_done_lane	DFE Adaptation Calculation Done Indicator From MCU	internal
	6	1'b0	r/w	dfe_f1p5_en_lane	DFE F1P5 Force Control	internal
	5	1'b0	r/w	RESERVED		
	4	1'b0	r/w	EOM_DFE_CALL_LANE	DFE Call Enable For Eye Shape Monitor	
	3	1'b0	r/w	EOM_READY_LANE	Eye Monitor Drawing Ready 	
	2	1'b0	r/w	RESERVED		
	[1:0]	2'h0	r/w	RESERVED		
						
	# addr = 0x6040			dfe_control_2		
	[31:16]	16'h0	r/w	temp_cdegree_lane[15:0]	Temperature	internal
	[15:8]	8'h0	r/w	adapted_phase_offset_data_lane[7:0]	Adapted Phase Offset Data.	internal
	[7:0]	8'h0	r/w	dfe_dbg_step_lane[7:0]	DFE Debug Step By Step	internal
						
	# addr = 0x6044			dfe_control_3		
	[31:24]	8'h0	r/w	opt_phase_offset_normal_lane[7:0]	Optinum Phase Offset Data In Normal Mode.	internal
	[23:16]	8'h0	r/w	cal_phase_lane[7:0]	Align90_Ref Calibration Save For Current PLL Rate.	internal
	[15:8]	8'h0	r/w	cal_eom_dpher_lane[7:0]	EOM Align Calibration Save For Current PLL Rate.	internal
	7	1'h0	r/w	train_use_s_lane	Enable Train Use Slice Clock Path.	internal
	6	1'h0	r/w	train_use_d_lane	Enable Train Use Data Clock Path.	internal
	[5:4]	2'h0	r/w	train_ph_control_mode_lane[1:0]	Train Phase Control Mode.	internal
	3	1'h1	r/w	TX_TRAIN_P2P_HOLD_LANE	TX Train Peak To Peak Hold Enable	
	[2:1]	0	r/w	RESERVED		
	0	1'h0	r/w	final_gain_adjust_en_lane	Enable Final Gain Adjust	internal
						
	# addr = 0x6048			dfe_control_4		
	[31:24]	8'h0	r/w	train_f0b_lane[7:0]	Train F0b	internal
	[23:16]	8'h0	r/w	train_f0a_max_lane[7:0]	Tran_F0a Max.	internal
	[15:8]	8'h0	r/w	train_f0a_lane[7:0]	Train F0a.	internal
	[7:0]	8'h0	r/w	train_f0d_lane[7:0]	Train F0d.	internal
						
	# addr = 0x604c			dfe_control_5		
	31	1'b0	r/w	FAST_DFE_TIMER_EN_LANE	Fast DFE Timer Enable.	
	30	1'b1	r/w	EYE_CHECK_BYPASS_LANE	Eye Check Bypass Enable.	
	[29:24]	6'h3f	r/w	thre_excellent_lane[5:0]	DFE Level Check Threshold For Excellent.	internal
	23	1'b0	r/w	maxeo_adapt_normal_mode_en_lane	Enable MAXEO Mode DFE Algorithm In Normal Mode After Rx Train	internal
	22	1'h0	r/w	pattern_protect_en_lane	Enable Pattern Protection	internal
	21	1'h0	r	eom_phase_ui_align_failed_lane	Debug For During Phase Adapt	internal
	20	1'h0	r/w	RESERVED		
	19	1'h0	r/w	phase_adapt_ui_align_skip_lane	UI Align Skip Enable During Phase Adapt	internal
	[18:16]	3'h1	r/w	thre_poor_lane[2:0]	DFE Level Check Threshold For Poor.	internal
	15	1'b1	r/w	CDRPHASE_OPT_EN_LANE	CDR Phase OPT Enable.	
	14	1'b1	r/w	saturate_disable_lane	DFE Saturate Disable.	internal
	13	1'b1	r/w	edge_sampler_normal_en_lane	1=Enable Edge Sampler Update Normal Mode	internal
	[12:8]	5'h2	r/w	THRE_GOOD_LANE[4:0]	DFE Level Check Threshold For Good.	
	7	1'h0	r/w	f1_align_skip_lane	EOM F1 Aligment Skip	internal
	6	1'b0	r/w	phase_adapt_mode_lane	1=Enable Eye Height Phase Adapt Mode, 0=Enable Eye Width Phase Adapt Mode	internal
	5	1'b0	r/w	phase_adapt_enable_lane	1=Enable Phase Adapt	internal
	4	1'b0	r/w	dfe_adapt_normal_soft_cont_en_lane	1=Enable Software Contious Mode 	internal
	3	1'b0	r/w	dfe_adapt_normal_force_skip_lane	1=Disable DFE Adaptation During Normal Mode	internal
	2	1'b0	r/w	TX_NO_INIT_LANE	No TX Init During Tx Train	
	1	1'b0	r/w	RX_NO_INIT_LANE	No RX Init During Rx Train	
	0	1'b0	r/w	cdr_phase_opt_first_en_lane	Enable Phase Train First	internal
						
	# addr = 0x6050			train_control_0		
	[31:24]	8'h0	r/w	midpoint_large_thres_k_lane[7:0]	MIDPOINT_LARGE_THRES_K	internal
	[23:16]	8'h0	r/w	midpoint_large_thres_c_lane[7:0]	MIDPOINT_LARGE_THRES_C	internal
	[15:8]	8'h0	r/w	midpoint_small_thres_k_lane[7:0]	MIDPOINT_SMALL_THRES_K	internal
	[7:0]	8'h0	r/w	midpoint_small_thres_c_lane[7:0]	MIDPOINT_SMALL_THRES_C	internal
						
	# addr = 0x6054			train_control_1		
	[31:24]	8'h0	r/w	sumf_boost_target_k_lane[7:0]	SUMF_BOOST_TARGET_K	internal
	[23:16]	8'h0	r/w	sumf_boost_target_c_lane[7:0]	SUMF_BOOST_TARGET_C	internal
	[15:8]	8'h0	r/w	midpoint_phase_os_lane[7:0]	MIDPOINT_PHASE_OS	internal
	[7:0]	8'h0	r/w	ini_phase_offset_lane[7:0]	Initial Phase Offset	internal
						
	# addr = 0x6058			train_control_2		
	[31:28]	4'h0	r/w	rx_rxffe_r_ini_lane[3:0]	Train Initial RXFFE R Index Value	internal
	[27:24]	4'h0	r/w	rxffe_r_gain_train_lane[3:0]	RXFFE_R_GAIN_TRAIN	internal
	23	1'h0	r/w	TX_ADAPT_G0_EN_LANE	1-Enable TX FFE Adapt G0	
	22	1'h0	r/w	TX_ADAPT_GN1_EN_LANE	1-Enable TX FFE Adapt GN1	
	21	1'h0	r/w	TX_ADAPT_G1_EN_LANE	1-Enable TX FFE Adapt G1	
	20	1'h0	r/w	TX_ADAPT_GN2_EN_LANE	1-Enable TX FFE Adapt GN2	
	19	1'h0	r/w	tx_train_alg_sel_lane	TX Train Algorithm Select	internal
					0: Use Direction-based Tx-FFE Train	
					1: Old Train Algorithm	
	18	1'h0	r/w	ESM_EN_LANE	1-Enable EOM_EN	
	17	1'h0	r	tx_train_frame_lock_det_fail_int_lane	TX Train Frame Lock Detect Fail Indicator From MCU For Ethernet Mode	internal
	16	1'b0	r/w	ESM_PATH_SEL_LANE	1-Select EOM Slice Path, 0-Select EOM Data Path	
	15	1'b1	r	tx_train_fail_int_lane	TX Train Fail Indicator From MCU	internal
	14	1'b1	r	tx_train_complete_int_lane	TX Train Complete Indicator From MCU	internal
	[13:10]	4'h0	r/w	ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]	DFE Adapt Sampler Enable During EOM Draw	
	[9:0]	10'h0	r/w	RESERVED		
						
	# addr = 0x605c			rpta_config_0		
	[31:24]	8'h0	r/w	eom_clk_offset_2c_lane[7:0]	EOM Adapt Initial Offset For Debug	internal
	[23:16]	8'h0	r/w	eom_adapt_step_size_lane[7:0]	EOM Adapt Step Size For EOM Clock Alignment	internal
	[15:0]	16'h0	r/w	eom_conv_num_lane[15:0]	Number Of EOM Converge 	internal
						
	# addr = 0x6060			rpta_config_1		
	[31:24]	8'h0	r/w	ph_conv_num_lane[7:0] 	Number Of Data Clock Phase Converge	internal
	[23:16]	8'h0	r/w	ph_adapt_step_size_lane[7:0] 	Data Path Adapt Step Size	internal
	[15:8]	8'h0	r/w	f0d_thre_lane[7:0]	F0d Threshold For Data Path Adapt	internal
	[7:0]	8'h0	r/w	data_clk_offset_2c_lane[7:0]	Data Path Adapt Initial Offset For Debug	internal
						
	# addr = 0x6064			dll_cal	DLL Calibration	
	[31:28]	4'h0	r/w	rx_rxffe_c_ini_lane[3:0]	Train Initial RXFFE C Index Value	internal
	[27:12]	0	r/w	RESERVED		
	[11:8]	4'h3	r/w	dll_gmsel_min_lane[3:0]	DLL_GM_SEL Minimum Value	internal
	[7:4]	4'h3	r/w	dll_eom_gmsel_min_lane[3:0]	DLL_EOM_GM_SEL Minimum Value	internal
	[3:2]	2'h1	r/w	dll_sellv_rxdll_final_step_num_sel_lane[1:0]	DLL_SELLV_RXDLL Final Step Number Selection	internal
					2'b00: 16 steps	
					2'b01: 24 steps	
					2'b10: 32 steps	
					2'b11: 48 steps	
	[1:0]	2'h1	r/w	dll_sellv_rxeomdll_final_step_num_sel_lane[1:0]	DLL_SELLV_RXEOMDLL Final Step Number Selection	internal
					2'b00: 16 steps	
					2'b01: 24 steps	
					2'b10: 32 steps	
					2'b11: 48 steps	
						
	# addr = 0x6068			cli_arg	CLI Argument	
	[31:16]	16'h0	r/w	cli_return_lane[15:0]	CLI Return Value For Test	internal
	[15:9]	7'h0	r/w	RESERVED		
	8	0	r/w	cli_start_lane	CLI Start For Test	internal
	[7:0]	8'h0	r/w	cli_cmd_lane[7:0]	CLI Command For Test	internal
						
	# addr = 0x606c			cli_reg1	Command Line Interface	
	[31:0]	32'h0	r/w	cli_args_lane[31:0]	CLI Command Argument	internal
						
	# addr = 0x6070			mcu_command0_lane	Lane MCU Command Register 0	
	[31:0]	32'h0	r/w	mcu_command0_lane[31:0]	For Firmware Only	internal
						
	# addr = 0x6074			pll_ts_cal_ctrl_lane	Calibration Control Lane 7	
	[31:16]	16'h0	r/w	train_boost_lane[15:0]	Train boost.	internal
	[15:0]	16'h0	r/w	pll_ts_speed_thresh_lane[15:0]	PLL TS Speed Threshold.	internal
						
	# addr = 0x6078			esm_reg0	ESM Register 0	
	[31:27]	5'h0	r/w	esm_phase_reserved_lane[4:0]	Eye Shape Monitor Phase Value Reserved	internal
	[26:16]	11'h0	r/w	ESM_PHASE_LANE[10:0]	Eye Shape Monitor Phase Value (-1024 ~ +1023)	
	[15:0]	16'h0	r/w	esm_lpnum_lane[15:0]	Eye Shape Monitor Loop Number	internal
					[15:8] Adaption loop number	
					[7:0] Polarity loop number	
						
	# addr = 0x607c			system_config_0		
	[31:24]	0	r/w	fn1_thre_lane[7:0]	Tx Train Fn1 Threshold. 2's Complement	internal
	[23:16]	0	r/w	fn2_thre_lane[7:0]	Tx Train Fn2 Threshold. 2's Complement	internal
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	pll_tsrs_switch_xdat_lane	Switch TS PLL and RS PLL For Lane	internal
	[9:8]	0	r/w	pll_sel_lane[1:0]	PLL Selection For Each Lane	internal
					This signal is decoded from PIN_SPD_CFG and register lane_id_rd_lane	
					0:TX is using TS PLL, RX is using RS PLL 	
					1:TX is using TS PLL, RX is using TS PLL 	
					2:TX is using RS PLL, RX is using RS PLL 	
					3:TX is using RS PLL, RX is using TS PLL 	
	[7:2]	0	r/w	RESERVED		
	[1:0]	0	r/w	mcu_ctrl_pll_lane[1:0]	MCU Has Access To PLL Registers	internal
					This signal is decoded from PIN_SPD_CFG and register lane_id_rd_lane	
					0: MCU has no access to PLL registers	
					1: MCU has access to PLL RS registers	
					2: MCU has access to PLL TS registers	
					3: MCU has access to both PLL TS and RS registers	
						
	# addr = 0x6080			train_control_3		
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	train_f0x_lane[7:0]	Train f0x.	internal
	[15:8]	8'h0	r/w	train_f2_lane[7:0]	Train f2.	internal
	[7:0]	8'h0	r/w	train_f1_lane[7:0]	Train f1.	internal
						
	# addr = 0x6084			train_control_4		
	[31:24]	8'h0	r/w	train_f5_lane[7:0]	Train f5.	internal
	[23:16]	8'h0	r/w	train_f6_lane[7:0]	Train f6.	internal
	[15:8]	8'h0	r/w	train_f7_lane[7:0]	Train f7.	internal
	[7:0]	8'h0	r/w	train_fn1_lane[7:0]	Train fn1.	internal
						
	# addr = 0x608c			train_control_5		
	[31:24]	8'h0	r/w	gn1_index_lane[7:0]	Gn1 index.	internal
	[23:16]	8'h0	r/w	g1_index_lane[7:0]	G1 index.	internal
	[15:8]	8'h0	r/w	g0_index_lane[7:0]	G0 index.	internal
	[7:4]	4'h0	r/w	RESERVED		
	3	1'h0	r/w	eye_check_pass_lane	Eye check pass.	internal
	2	1'h0	r/w	tx_reset_lane	Tx reset.	internal
	1	1'h0	r/w	train_pass_lane	Train pass.	internal
	0	1'h0	r/w	train_done_lane	Train done.	internal
						
	# addr = 0x6090			train_control_6		
	[31:24]	8'h0	r/w	train_fn2_lane[7:0]	Train fn2.	internal
	[23:16]	8'h0	r/w	train_f3_lane[7:0]	Train f3.	internal
	[15:8]	8'h0	r/w	train_f4_lane[7:0]	Train f4.	internal
	[7:0]	8'h0	r/w	gn2_index_lane[7:0]	Gn2 index.	internal
						
	# addr = 0x6094			align90ee_control_0	Align90 EE Register 0	
	[31:16]	16'h400	r/w	align90ee_acc_thresh_lane[15:0]	Align90 EE Accumulator Threshold	internal
	15	0	r/w	align90ee_adapt_bypass_lane	Align90 EE Adaptation Bypass, Use align90ee_ref_default_lane	internal
	14	0	r/w	align90ee_adapt_freeze_lane	Align90 EE Adaptation Freeze, use the last updated value	internal
	[13:0]	14'h0	r/w	RESERVED		
						
	# addr = 0x6098			align90ee_control_1	Align90 EE Register 1	
	[31:24]	8'h08	r/w	align90ee_con_pat_window_lane[7:0]	Align90 EE Converge Pattern Window Size	internal
	[23:16]	8'h7e	r/w	align90ee_ref_default_lane[7:0]	Align90 EE Reference Default value	internal
	[15:8]	8'h88	r/w	align90ee_ref_max_lane[7:0]	Align90 EE Reference Max value	internal
	[7:0]	8'h74	r/w	align90ee_ref_min_lane[7:0]	Align90 EE Reference Min value	internal
						
	# addr = 0x609c			train_control_8		
	[31:18]	14'h0	r/w	RESERVED		internal
	17	1	r/w	TX_TRAIN_CODING_MODE_LANE	TX train pre code and grey code setting mode	
					0: Use DSP algorithm coding selection during Tx training, use user coding selection during normal data transfer	
					1: Use user Rx coding selection during Tx training, use the last algorithm coding selection during normal data transfer. The user Tx coding selection is ignored.	
	16	0	r/w	RESERVED		
	[15:0]	16'h3e8	r/w	pt_out_time_train_comp_lane[15:0]	Pattern Output Time After Tx_Train_Enable Become Low In Ethernet Mode	internal
					Default: 100us with MCU_CLK=400MHz	
					pt_out_time_train_comp_lane = 65535 - (33*N). N: desired us	
					For example, if the time is 100us, 65535 - (33*100) = 62235	
						
	# addr = 0x60a0			dfe_power_saving		
	31	0	r	dfe_power_saving_dfe_off_flag_lane	DFE Off Flag	internal
	30	0	r	dfe_power_saving_temp_changed_flag_lane	Temperature Change Delta Reached	internal
	[29:24]	6'h00	r/w	dfe_power_saving_temp_delta_lane[5:0]	Temperature Change Delta, When Reached Turn On DFE Continuous Mode	internal
	[23:16]	8'h00	r	dfe_power_saving_temp_previous_lane[7:0]	Previous Temperature	internal
	[15:8]	8'h00	r/w	dfe_power_saving_clkoff_time_lane[7:0]	DFE Power Saving Clk Off Time, Power Saving Mode Is Disabled When = 0	internal
	[7:0]	8'hff	r/w	dfe_power_saving_temp_dfe_on_time_lane[7:0]	DFE Continuous Mode On Time When Temperature Delta Reaches	internal
						
	# addr = 0x60a4			esm_reg1	ESM Register 1	
	[31:16]	16'h0	r/w	esm_debug_lane[15:0]	Eye Shape Monitor Debug	internal
	[15:0]	16'h0	r/w	esm_estimated_width_lane[15:0]	Eye Shape Monitor Estimated Width After UI Alignment (Phase Value)	internal
						
	# addr = 0x60a8			train_debug_0		
	[31:24]	8'h0	r/w	train_debug3_lane[7:0]	Train Debug Register 3	internal
	[23:16]	8'h0	r/w	train_debug2_lane[7:0]	Train Debug Register 2	internal
	[15:8]	8'h0	r/w	train_debug1_lane[7:0]	Train Debug Register 1	internal
	[7:0]	8'h0	r/w	train_debug0_lane[7:0]	Train Debug Register 0	internal
						
	# addr = 0x60ac			train_debug_1		
	[31:24]	8'h0	r/w	train_debug7_lane[7:0]	Train Debug Register 7	internal
	[23:16]	8'h0	r/w	train_debug6_lane[7:0]	Train Debug Register 6	internal
	[15:8]	8'h0	r/w	train_debug5_lane[7:0]	Train Debug Register 5	internal
	[7:0]	8'h0	r/w	train_debug4_lane[7:0]	Train Debug Register 4	internal
						
	# addr = 0x60b0			train_debug_2		
	[31:24]	8'h0	r/w	train_debugb_lane[7:0]	Train Debug Register 11	internal
	[23:16]	8'h0	r/w	train_debuga_lane[7:0]	Train Debug Register 10	internal
	[15:8]	8'h0	r/w	train_debug9_lane[7:0]	Train Debug Register 9	internal
	[7:0]	8'h0	r/w	train_debug8_lane[7:0]	Train Debug Register 8	internal
						
	# addr = 0x60b4			train_debug_3		
	[31:24]	8'h0	r/w	train_debugf_lane[7:0]	Train Debug Register 15	internal
	[23:16]	8'h0	r/w	train_debuge_lane[7:0]	Train Debug Register 14	internal
	[15:8]	8'h0	r/w	train_debugd_lane[7:0]	Train Debug Register 13	internal
	[7:0]	8'h0	r/w	train_debugc_lane[7:0]	Train Debug Register 12	internal
						
	# addr = 0x60b8			ctle_debug_0		
	[31:24]	8'h0	r/w	ctle_debug3_lane[7:0]	CTLE Debug Register 3	internal
	[23:16]	8'h0	r/w	ctle_debug2_lane[7:0]	CTLE Debug Register 2	internal
	[15:8]	8'h0	r/w	ctle_debug1_lane[7:0]	CTLE Debug Register 1	internal
	[7:0]	8'h0	r/w	ctle_debug0_lane[7:0]	CTLE Debug Register 0	internal
						
	# addr = 0x60bc			phase_debug_0		
	[31:24]	8'h0	r/w	phase_debug3_lane[7:0]	Phase Debug Register 3	internal
	[23:16]	8'h0	r/w	phase_debug2_lane[7:0]	Phase Debug Register 2	internal
	[15:8]	8'h0	r/w	phase_debug1_lane[7:0]	Phase Debug Register 1	internal
	[7:0]	8'h0	r/w	phase_debug0_lane[7:0]	Phase Debug Register 0	internal
						
	# addr = 0x60c0			calibration_debug_0		
	[31:24]	8'h0	r/w	calibration_debug3_lane[7:0]	Calibration Debug Register 3	internal
	[23:16]	8'h0	r/w	calibration_debug2_lane[7:0]	Calibration Debug Register 2	internal
	[15:8]	8'h0	r/w	calibration_debug1_lane[7:0]	Calibration Debug Register 1	internal
	[7:0]	8'h0	r/w	calibration_debug0_lane[7:0]	Calibration Debug Register 0	internal
						
	# addr = 0x60c4			speed_change_debug_0		
	[31:24]	8'h0	r/w	speed_change_debug3_lane[7:0]	Speed Change Debug Register 3	internal
	[23:16]	8'h0	r/w	speed_change_debug2_lane[7:0]	Speed Change Debug Register 2	internal
	[15:8]	8'h0	r/w	speed_change_debug1_lane[7:0]	Speed Change Debug Register 1	internal
	[7:0]	8'h0	r/w	speed_change_debug0_lane[7:0]	Speed Change Debug Register 0	internal
						
	# addr = 0x60c8			eom_debug_0		
	[31:24]	8'h0	r/w	eom_debug3_lane[7:0]	EOM Debug Register 3	internal
	[23:16]	8'h0	r/w	eom_debug2_lane[7:0]	EOM Debug Register 2	internal
	[15:8]	8'h0	r/w	eom_debug1_lane[7:0]	EOM Debug Register 1	internal
	[7:0]	8'h0	r/w	eom_debug0_lane[7:0]	EOM Debug Register 0	internal
						
	# addr = 0x60cc			interrupt_debug_0		
	[31:24]	8'h0	r/w	interrupt_debug3_lane[7:0]	Interrupt Debug Register 3	internal
	[23:16]	8'h0	r/w	interrupt_debug2_lane[7:0]	Interrupt Debug Register 2	internal
	[15:8]	8'h0	r/w	interrupt_debug1_lane[7:0]	Interrupt Debug Register 1	internal
	[7:0]	8'h0	r/w	interrupt_debug0_lane[7:0]	Interrupt Debug Register 0	internal
						
	# addr = 0x60d0			cli_debug_0		
	[31:24]	8'h0	r/w	cli_debug3_lane[7:0]	CLI Debug Register 3	internal
	[23:16]	8'h0	r/w	cli_debug2_lane[7:0]	CLI Debug Register 2	internal
	[15:8]	8'h0	r/w	cli_debug1_lane[7:0]	CLI Debug Register 1	internal
	[7:0]	8'h0	r/w	cli_debug0_lane[7:0]	CLI Debug Register 0	internal
						
	# addr = 0x60d4			prbs_debug_0		
	[31:24]	8'h0	r/w	prbs_debug3_lane[7:0]	PRBS Debug Register 3	internal
	[23:16]	8'h0	r/w	prbs_debug2_lane[7:0]	PRBS Debug Register 2	internal
	[15:8]	8'h0	r/w	prbs_debug1_lane[7:0]	PRBS Debug Register 1	internal
	[7:0]	8'h0	r/w	prbs_debug0_lane[7:0]	PRBS Debug Register 0	internal
						
	# addr = 0x60d8			mcu_reserved_0		
	[31:24]	8'h0	r/w	mcu_reservedx03_lane[7:0]	MCU Reserved Register 3	internal
	[23:16]	8'h0	r/w	mcu_reservedx02_lane[7:0]	MCU Reserved Register 2	internal
	[15:8]	8'h0	r/w	mcu_reservedx01_lane[7:0]	MCU Reserved Register 1	internal
	[7:0]	8'h0	r/w	mcu_reservedx00_lane[7:0]	MCU Reserved Register 0	internal
						
	# addr = 0x60dc			mcu_reserved_1		
	[31:24]	8'h0	r/w	mcu_reservedx07_lane[7:0]	MCU Reserved Register 7	internal
	[23:16]	8'h0	r/w	mcu_reservedx06_lane[7:0]	MCU Reserved Register 6	internal
	[15:8]	8'h0	r/w	mcu_reservedx05_lane[7:0]	MCU Reserved Register 5	internal
	[7:0]	8'h0	r/w	mcu_reservedx04_lane[7:0]	MCU Reserved Register 4	internal
						
	# addr = 0x60e0			mcu_reserved_2		
	[31:24]	8'h0	r/w	mcu_reservedx0b_lane[7:0]	MCU Reserved Register 11	internal
	[23:16]	8'h0	r/w	mcu_reservedx0a_lane[7:0]	MCU Reserved Register 10	internal
	[15:8]	8'h0	r/w	mcu_reservedx09_lane[7:0]	MCU Reserved Register 9	internal
	[7:0]	8'h0	r/w	mcu_reservedx08_lane[7:0]	MCU Reserved Register 8	internal
						
	# addr = 0x60e4			mcu_reserved_3		
	[31:24]	8'h0	r/w	mcu_reservedx0f_lane[7:0]	MCU Reserved Register 15	internal
	[23:16]	8'h0	r/w	mcu_reservedx0e_lane[7:0]	MCU Reserved Register 14	internal
	[15:8]	8'h0	r/w	mcu_reservedx0d_lane[7:0]	MCU Reserved Register 13	internal
	[7:0]	8'h0	r/w	mcu_reservedx0c_lane[7:0]	MCU Reserved Register 12	internal
						
	# addr = 0x60e8			mcu_reserved_4		
	[31:24]	8'h0	r/w	mcu_reservedx13_lane[7:0]	MCU Reserved Register 19	internal
	[23:16]	8'h0	r/w	mcu_reservedx12_lane[7:0]	MCU Reserved Register 18	internal
	[15:8]	8'h0	r/w	mcu_reservedx11_lane[7:0]	MCU Reserved Register 17	internal
	[7:0]	8'h0	r/w	mcu_reservedx10_lane[7:0]	MCU Reserved Register 16	internal
						
	# addr = 0x60ec			mcu_reserved_5		
	[31:24]	8'h0	r/w	mcu_reservedx17_lane[7:0]	MCU Reserved Register 23	internal
	[23:16]	8'h0	r/w	mcu_reservedx16_lane[7:0]	MCU Reserved Register 22	internal
	[15:8]	8'h0	r/w	mcu_reservedx15_lane[7:0]	MCU Reserved Register 21	internal
	[7:0]	8'h0	r/w	mcu_reservedx14_lane[7:0]	MCU Reserved Register 20	internal
						
	# addr = 0x60f0			mcu_reserved_6		
	[31:24]	8'h0	r/w	mcu_reservedx1b_lane[7:0]	MCU Reserved Register 27	internal
	[23:16]	8'h0	r/w	mcu_reservedx1a_lane[7:0]	MCU Reserved Register 26	internal
	[15:8]	8'h0	r/w	mcu_reservedx19_lane[7:0]	MCU Reserved Register 25	internal
	[7:0]	8'h0	r/w	mcu_reservedx18_lane[7:0]	MCU Reserved Register 24	internal
						
	# addr = 0x60f4			mcu_reserved_7		
	[31:24]	8'h0	r/w	mcu_reservedx1f_lane[7:0]	MCU Reserved Register 31	internal
	[23:16]	8'h0	r/w	mcu_reservedx1e_lane[7:0]	MCU Reserved Register 30	internal
	[15:8]	8'h0	r/w	mcu_reservedx1d_lane[7:0]	MCU Reserved Register 29	internal
	[7:0]	8'h0	r/w	mcu_reservedx1c_lane[7:0]	MCU Reserved Register 28	internal
						
	# addr = 0x60f8			mcu_reserved_8		
	[31:24]	8'h0	r/w	mcu_reservedx23_lane[7:0]	MCU Reserved Register 35	internal
	[23:16]	8'h0	r/w	mcu_reservedx22_lane[7:0]	MCU Reserved Register 34	internal
	[15:8]	8'h0	r/w	mcu_reservedx21_lane[7:0]	MCU Reserved Register 33	internal
	[7:0]	8'h0	r/w	mcu_reservedx20_lane[7:0]	MCU Reserved Register 32	internal
						
	# addr = 0x60fc			end_xdat_lane		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'haa	r/w	end_xdat_lane[7:0]	End Of XDATA Lane For Firmware Only	internal
						
	# addr = 0x6100			cal_save0		
	[31:24]	8'h0	r/w	cal_ts_lccap_lsb_index_rate0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_ts_lccap_msb_index_rate2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_ts_lccap_msb_index_rate1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_ts_lccap_msb_index_rate0[7:0]	TBD	internal
						
	# addr = 0x6104			cal_save1		
	[31:24]	8'h0	r/w	cal_ts_lccap_ulsb_rate1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_ts_lccap_ulsb_rate0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_ts_lccap_lsb_index_rate2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_ts_lccap_lsb_index_rate1[7:0]	TBD	internal
						
	# addr = 0x6108			cal_save2		
	[31:24]	8'h0	r/w	cal_ts_pllamp_rate2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_ts_pllamp_rate1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_ts_pllamp_rate0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_ts_lccap_ulsb_rate2[7:0]	TBD	internal
						
	# addr = 0x610c			cal_save3		
	[31:24]	8'h0	r/w	cal_ts_pllvdda_fbdiv_result_rate0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_ts_plldcc_result_rate2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_ts_plldcc_result_rate1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_ts_plldcc_result_rate0[7:0]	TBD	internal
						
	# addr = 0x6110			cal_save4		
	[31:24]	8'h0	r/w	cal_ts_pllvdda_intp_result_rate1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_ts_pllvdda_intp_result_rate0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_ts_pllvdda_fbdiv_result_rate2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_ts_pllvdda_fbdiv_result_rate1[7:0]	TBD	internal
						
	# addr = 0x6114			cal_save5		
	[31:24]	8'h0	r/w	cal_ts_pllvdda_pfd_result_rate2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_ts_pllvdda_pfd_result_rate1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_ts_pllvdda_pfd_result_rate0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_ts_pllvdda_intp_result_rate2[7:0]	TBD	internal
						
	# addr = 0x6118			cal_save6		
	[31:24]	8'h0	r/w	cal_rs_lccap_lsb_index_rate0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rs_lccap_msb_index_rate2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rs_lccap_msb_index_rate1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rs_lccap_msb_index_rate0[7:0]	TBD	internal
						
	# addr = 0x611c			cal_save7		
	[31:24]	8'h0	r/w	cal_rs_lccap_ulsb_rate1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rs_lccap_ulsb_rate0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rs_lccap_lsb_index_rate2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rs_lccap_lsb_index_rate1[7:0]	TBD	internal
						
	# addr = 0x6120			cal_save8		
	[31:24]	8'h0	r/w	cal_rs_pllamp_rate2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rs_pllamp_rate1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rs_pllamp_rate0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rs_lccap_ulsb_rate2[7:0]	TBD	internal
						
	# addr = 0x6124			cal_save9		
	[31:24]	8'h0	r/w	cal_rs_pllvdda_fbdiv_result_rate0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rs_plldcc_result_rate2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rs_plldcc_result_rate1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rs_plldcc_result_rate0[7:0]	TBD	internal
						
	# addr = 0x6128			cal_save10		
	[31:24]	8'h0	r/w	cal_rs_pllvdda_intp_result_rate1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rs_pllvdda_intp_result_rate0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rs_pllvdda_fbdiv_result_rate2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rs_pllvdda_fbdiv_result_rate1[7:0]	TBD	internal
						
	# addr = 0x612c			cal_save11		
	[31:24]	8'h0	r/w	cal_rs_pllvdda_pfd_result_rate2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rs_pllvdda_pfd_result_rate1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rs_pllvdda_pfd_result_rate0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rs_pllvdda_intp_result_rate2[7:0]	TBD	internal
						
	# addr = 0x6130			cal_save12		
	[31:24]	8'h0	r/w	cal_tx_dcc1_g3[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_dcc1_g2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_dcc1_g1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_dcc1_g0[7:0]	TBD	internal
						
	# addr = 0x6134			cal_save13		
	[31:24]	8'h0	r/w	cal_tx_dcc2_g2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_dcc2_g1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_dcc2_g0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_dcc1_g4[7:0]	TBD	internal
						
	# addr = 0x6138			cal_save14		
	[31:24]	8'h0	r/w	cal_tx_dcc4_msb_g1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_dcc4_msb_g0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_dcc2_g4[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_dcc2_g3[7:0]	TBD	internal
						
	# addr = 0x613c			cal_save15		
	[31:24]	8'h0	r/w	cal_tx_dcc4_lsb_g0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_dcc4_msb_g4[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_dcc4_msb_g3[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_dcc4_msb_g2[7:0]	TBD	internal
						
	# addr = 0x6140			cal_save16		
	[31:24]	8'h0	r/w	cal_tx_dcc4_lsb_g4[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_dcc4_lsb_g3[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_dcc4_lsb_g2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_dcc4_lsb_g1[7:0]	TBD	internal
						
	# addr = 0x6144			cal_save17		
	[31:24]	8'h0	r/w	cal_tx_imp_iccp_g3[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_imp_iccp_g2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_imp_iccp_g1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_imp_iccp_g0[7:0]	TBD	internal
						
	# addr = 0x6148			cal_save18		
	[31:24]	8'h0	r/w	cal_tx_imp_iccn_g2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_tx_imp_iccn_g1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_imp_iccn_g0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_imp_iccp_g4[7:0]	TBD	internal
						
	# addr = 0x614c			cal_save19		
	[31:24]	8'h0	r/w	cal_rx_e2c_dcc_g1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_e2c_dcc_g0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_tx_imp_iccn_g4[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_tx_imp_iccn_g3[7:0]	TBD	internal
						
	# addr = 0x6150			cal_save20		
	[31:24]	8'h0	r/w	cal_rx_dll_msb_g0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_e2c_dcc_g4[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_e2c_dcc_g3[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_e2c_dcc_g2[7:0]	TBD	internal
						
	# addr = 0x6154			cal_save21		
	[31:24]	8'h0	r/w	cal_rx_dll_msb_g4[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_dll_msb_g3[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_dll_msb_g2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_dll_msb_g1[7:0]	TBD	internal
						
	# addr = 0x6158			cal_save22		
	[31:24]	8'h0	r/w	cal_rx_dll_lsb_g3[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_dll_lsb_g2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_dll_lsb_g1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_dll_lsb_g0[7:0]	TBD	internal
						
	# addr = 0x615c			cal_save23		
	[31:24]	8'h0	r/w	cal_rx_pi_dcc_g2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_pi_dcc_g1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_pi_dcc_g0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_dll_lsb_g4[7:0]	TBD	internal
						
	# addr = 0x6160			cal_save24		
	[31:24]	8'h0	r/w	cal_rx_align90_msb_g1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_align90_msb_g0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_pi_dcc_g4[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_pi_dcc_g3[7:0]	TBD	internal
						
	# addr = 0x6164			cal_save25		
	[31:24]	8'h0	r/w	cal_rx_align90_lsb_g0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_align90_msb_g4[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_align90_msb_g3[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_align90_msb_g2[7:0]	TBD	internal
						
	# addr = 0x6168			cal_save26		
	[31:24]	8'h0	r/w	cal_rx_align90_lsb_g4[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_align90_1sb_g3[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_align90_1sb_g2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_align90_lsb_g1[7:0]	TBD	internal
						
	# addr = 0x616c			cal_save27		
	[31:24]	8'h0	r/w	cal_rx_data_dcc_msb_g3[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_data_dcc_msb_g2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_data_dcc_msb_g1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_data_dcc_msb_g0[7:0]	TBD	internal
						
	# addr = 0x6170			cal_save28		
	[31:24]	8'h0	r/w	cal_rx_data_dcc_lsb_g2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_data_dcc_lsb_g1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_data_dcc_lsb_g0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_data_dcc_msb_g4[7:0]	TBD	internal
						
	# addr = 0x6174			cal_save29		
	[31:24]	8'h0	r/w	cal_rx_edge_dcc_msb_g1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_edge_dcc_msb_g0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_data_dcc_lsb_g4[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_data_dcc_lsb_g3[7:0]	TBD	internal
						
	# addr = 0x6178			cal_save30		
	[31:24]	8'h0	r/w	cal_rx_edge_dcc_lsb_g0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_edge_dcc_msb_g4[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_edge_dcc_msb_g3[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_edge_dcc_msb_g2[7:0]	TBD	internal
						
	# addr = 0x617c			cal_save31		
	[31:24]	8'h0	r/w	cal_rx_edge_dcc_lab_g4[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_edge_dcc_lsb_g3[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_edge_dcc_lsb_g2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_edge_dcc_lsb_g1[7:0]	TBD	internal
						
	# addr = 0x6180			cal_save32		
	[31:24]	8'h0	r/w	cal_rx_eom_dll_msb_g3[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_eom_dll_msb_g2[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_eom_dll_msb_g1[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_eom_dll_msb_g0[7:0]	TBD	internal
						
	# addr = 0x6184			cal_save33		
	[31:24]	8'h0	r/w	cal_rx_eom_dll_lsb_g2[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_eom_dll_lsb_g1[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_eom_dll_lsb_g0[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_eom_dll_msb_g4[7:0]	TBD	internal
						
	# addr = 0x6188			cal_save34		
	[31:24]	8'h0	r/w	cal_rx_eom_pi_msb_g1[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_eom_pi_msb_g0[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_eom_dll_lsb_g4[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_eom_dll_lsb_g3[7:0]	TBD	internal
						
	# addr = 0x618c			cal_save35		
	[31:24]	8'h0	r/w	cal_rx_eom_pi_lsb_g0[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_eom_pi_msb_g4[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_eom_pi_msb_g3[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_eom_pi_msb_g2[7:0]	TBD	internal
						
	# addr = 0x6190			cal_save36		
	[31:24]	8'h0	r/w	cal_rx_eom_pi_lsb_g4[7:0]	TBD	internal
	[23:16]	8'h0	r/w	cal_rx_eom_pi_lsb_g3[7:0]	TBD	internal
	[15:8]	8'h0	r/w	cal_rx_eom_pi_lsb_g2[7:0]	TBD	internal
	[7:0]	8'h0	r/w	cal_rx_eom_pi_lsb_g1[7:0]	TBD	internal
						
	#addr=0x6300			cds_read_reg0_o	DFE TAP 2'S COMPLIMENT READ BACK REG0 path odd	
	[31:24]	8'h0	r	cds_dc_d_top_o_lane[7:0]	DFE Read Back For Data Top path odd Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_s_top_o_lane[7:0]	DFE Read Back For Slicer Top path odd Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_d_mid_o_lane[7:0]	DFE Read Back For Data Mid path odd Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_s_mid_o_lane[7:0]	DFE Read Back For Slicer Mid path odd Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x6304			cds_read_reg1_o	DFE TAP 2'S COMPLIMENT READ BACK REG1 path odd	
	[31:24]	8'h0	r	cds_dc_d_bot_o_lane[7:0]	DFE Read Back For Data Bot path odd Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_s_bot_o_lane[7:0]	DFE Read Back For Slicer Bot path odd Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_d_top_o_lane[7:0]	DFE Read Back For Data Top path odd Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_s_top_o_lane[7:0]	DFE Read Back For Slicer Top path odd Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x6308			cds_read_reg2_o	DFE TAP 2'S COMPLIMENT READ BACK REG2 path odd	
	[31:24]	8'h0	r	cds_f0_d_mid_o_lane[7:0]	DFE Read Back For Data Mid path odd Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_s_mid_o_lane[7:0]	DFE Read Back For Slicer Mid path odd Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_d_bot_o_lane[7:0]	DFE Read Back For Data Bot path odd Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_s_bot_o_lane[7:0]	DFE Read Back For Slicer Bot path odd Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x630c			cds_read_reg3_o	DFE TAP 2'S COMPLIMENT READ BACK REG3 path odd	
	[31:24]	8'h0	r	cds_f1_d_top_o_lane[7:0]	DFE Read Back For Data Top path odd Sampler Tap F1 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f1_s_top_o_lane[7:0]	DFE Read Back For Slicer Top path odd Sampler Tap F1 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f1_d_mid_o_lane[7:0]	DFE Read Back For Data Mid path odd Sampler Tap F1 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f1_s_mid_o_lane[7:0]	DFE Read Back For Slicer Mid path odd Sampler Tap F1 In 2's Complement Format	internal
						
	#addr=0x6310			cds_read_reg4_o	DFE TAP 2'S COMPLIMENT READ BACK REG4 path odd	
	[31:24]	8'h0	r	cds_f1_d_bot_o_lane[7:0]	DFE Read Back For Data Bot path odd Sampler Tap F1 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f1_s_bot_o_lane[7:0]	DFE Read Back For Slicer Bot path odd Sampler Tap F1 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_top_o_lane[7:0]	DFE Read Back For Data Top path odd Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_top_o_lane[7:0]	DFE Read Back For Slicer Top path odd Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6314			cds_read_reg5_o	DFE TAP 2'S COMPLIMENT READ BACK REG5 path odd	
	[31:24]	8'h0	r	cds_f2_d_mid_o_lane[7:0]	DFE Read Back For Data Mid path odd Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f2_s_mid_o_lane[7:0]	DFE Read Back For Slicer Mid path odd Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_bot_o_lane[7:0]	DFE Read Back For Data Bot path odd Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_bot_o_lane[7:0]	DFE Read Back For Slicer Bot path odd Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6318			cds_read_reg6_o	DFE TAP 2'S COMPLIMENT READ BACK REG6 path odd	
	[31:24]	8'h0	r	cds_f3_top_o_lane[7:0]	DFE Read Back For Top path odd Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_mid_o_lane[7:0]	DFE Read Back For Mid path odd Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f3_bot_o_lane[7:0]	DFE Read Back For Bot path odd Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_top_o_lane[7:0]	DFE Read Back For Top path odd Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x631c			cds_read_reg7_o	DFE TAP 2'S COMPLIMENT READ BACK REG7 path odd	
	[31:24]	8'h0	r	cds_f4_mid_o_lane[7:0]	DFE Read Back For Mid path odd Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f4_bot_o_lane[7:0]	DFE Read Back For Bot path odd Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f5_msb_o_lane[7:0]	DFE Read Back For MSB path odd Sampler Tap F5 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f5_lsb_o_lane[7:0]	DFE Read Back For LSB path odd Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x6320			cds_read_reg8_o	DFE TAP 2'S COMPLIMENT READ BACK REG8 path odd	
	[31:24]	8'h0	r	cds_f6_msb_o_lane[7:0]	DFE Read Back For MSB path odd Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f6_lsb_o_lane[7:0]	DFE Read Back For LSB path odd Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f7_msb_o_lane[7:0]	DFE Read Back For MSB path odd Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f7_lsb_o_lane[7:0]	DFE Read Back For LSB path odd Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x6324			cds_read_reg9_o	DFE TAP 2'S COMPLIMENT READ BACK REG9 path odd	
	[31:24]	8'h0	r	cds_f8_msb_o_lane[7:0]	DFE Read Back For MSB path odd Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f8_lsb_o_lane[7:0]	DFE Read Back For LSB path odd Sampler Tap F8 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f9_msb_o_lane[7:0]	DFE Read Back For MSB path odd Sampler Tap F9 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f9_lsb_o_lane[7:0]	DFE Read Back For LSB path odd Sampler Tap F9 In 2's Complement Format	internal
						
	#addr=0x6328			cds_read_reg10_o	DFE TAP 2'S COMPLIMENT READ BACK REG10 path odd	
	[31:24]	8'h0	r	cds_f10_msb_o_lane[7:0]	DFE Read Back For MSB path odd Sampler Tap F10 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f10_lsb_o_lane[7:0]	DFE Read Back For LSB path odd Sampler Tap F10 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f11_o_lane[7:0]	DFE Read Back For path odd Sampler Tap F11 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f12_o_lane[7:0]	DFE Read Back For path odd Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x632c			cds_read_reg11_o	DFE TAP 2'S COMPLIMENT READ BACK REG11 path odd	
	[31:24]	8'h0	r	cds_f13_o_lane[7:0]	DFE Read Back For path odd Sampler Tap F13 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f14_o_lane[7:0]	DFE Read Back For path odd Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f15_o_lane[7:0]	DFE Read Back For path odd Sampler Tap F15 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_ff0_o_lane[7:0]	DFE Read Back For path odd Sampler Tap FF0 In 2's Complement Format	internal
						
	#addr=0x6330			cds_read_reg12_o	DFE TAP 2'S COMPLIMENT READ BACK REG12 path odd	
	[31:24]	8'h0	r	cds_ff1_o_lane[7:0]	DFE Read Back For path odd Sampler Tap FF1 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_ff2_o_lane[7:0]	DFE Read Back For path odd Sampler Tap FF2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_ff3_o_lane[7:0]	DFE Read Back For path odd Sampler Tap FF3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_ff4_o_lane[7:0]	DFE Read Back For path odd Sampler Tap FF4 In 2's Complement Format	internal
						
	#addr=0x6334			cds_read_reg13_o	DFE TAP 2'S COMPLIMENT READ BACK REG13 path odd	
	[31:24]	8'h0	r	cds_ff5_o_lane[7:0]	DFE Read Back For path odd Sampler Tap FF5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_vref_top_o_lane[7:0]	DFE Read Back For Top path odd Sampler Tap VREF In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_vref_mid_o_lane[7:0]	DFE Read Back For Mid path odd Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_vref_bot_o_lane[7:0]	DFE Read Back For Bot path odd Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x6338			cds_read_reg14_o	DFE TAP 2'S COMPLIMENT READ BACK REG14 path odd	
	[31:24]	8'h0	r	cds_f1p5_o_lane[7:0]	DFE Read Back For path odd Sampler Tap F1P5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_e_o_lane[7:0]	DFE Read Back For Edge path odd Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r/w	RESERVED		
	[7:0]	8'h0	r/w	RESERVED		
						
	#addr=0x633c			cds_read_reg0_e	DFE TAP 2'S COMPLIMENT READ BACK REG0 path even	
	[31:24]	8'h0	r	cds_dc_d_top_e_lane[7:0]	DFE Read Back For Data Top path even Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_s_top_e_lane[7:0]	DFE Read Back For Slicer Top path even Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_dc_d_mid_e_lane[7:0]	DFE Read Back For Data Mid path even Sampler Tap DC In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_dc_s_mid_e_lane[7:0]	DFE Read Back For Slicer Mid path even Sampler Tap DC In 2's Complement Format	internal
						
	#addr=0x6340			cds_read_reg1_e	DFE TAP 2'S COMPLIMENT READ BACK REG1 path even	
	[31:24]	8'h0	r	cds_dc_d_bot_e_lane[7:0]	DFE Read Back For Data Bot path even Sampler Tap DC In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_s_bot_e_lane[7:0]	DFE Read Back For Slicer Bot path even Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_d_top_e_lane[7:0]	DFE Read Back For Data Top path even Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_s_top_e_lane[7:0]	DFE Read Back For Slicer Top path even Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x6344			cds_read_reg2_e	DFE TAP 2'S COMPLIMENT READ BACK REG2 path even	
	[31:24]	8'h0	r	cds_f0_d_mid_e_lane[7:0]	DFE Read Back For Data Mid path even Sampler Tap F0 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f0_s_mid_e_lane[7:0]	DFE Read Back For Slicer Mid path even Sampler Tap F0 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f0_d_bot_e_lane[7:0]	DFE Read Back For Data Bot path even Sampler Tap F0 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f0_s_bot_e_lane[7:0]	DFE Read Back For Slicer Bot path even Sampler Tap F0 In 2's Complement Format	internal
						
	#addr=0x6348			cds_read_reg3_e	DFE TAP 2'S COMPLIMENT READ BACK REG3 path even	
	[31:24]	8'h0	r	cds_f1_d_top_e_lane[7:0]	DFE Read Back For Data Top path even Sampler Tap F1 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f1_s_top_e_lane[7:0]	DFE Read Back For Slicer Top path even Sampler Tap F1 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f1_d_mid_e_lane[7:0]	DFE Read Back For Data Mid path even Sampler Tap F1 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f1_s_mid_e_lane[7:0]	DFE Read Back For Slicer Mid path even Sampler Tap F1 In 2's Complement Format	internal
						
	#addr=0x634c			cds_read_reg4_e	DFE TAP 2'S COMPLIMENT READ BACK REG4 path even	
	[31:24]	8'h0	r	cds_f1_d_bot_e_lane[7:0]	DFE Read Back For Data Bot path even Sampler Tap F1 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f1_s_bot_e_lane[7:0]	DFE Read Back For Slicer Bot path even Sampler Tap F1 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_top_e_lane[7:0]	DFE Read Back For Data Top path even Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_top_e_lane[7:0]	DFE Read Back For Slicer Top path even Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6350			cds_read_reg5_e	DFE TAP 2'S COMPLIMENT READ BACK REG5 path even	
	[31:24]	8'h0	r	cds_f2_d_mid_e_lane[7:0]	DFE Read Back For Data Mid path even Sampler Tap F2 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f2_s_mid_e_lane[7:0]	DFE Read Back For Slicer Mid path even Sampler Tap F2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f2_d_bot_e_lane[7:0]	DFE Read Back For Data Bot path even Sampler Tap F2 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f2_s_bot_e_lane[7:0]	DFE Read Back For Slicer Bot path even Sampler Tap F2 In 2's Complement Format	internal
						
	#addr=0x6354			cds_read_reg6_e	DFE TAP 2'S COMPLIMENT READ BACK REG6 path even	
	[31:24]	8'h0	r	cds_f3_top_e_lane[7:0]	DFE Read Back For Top path even Sampler Tap F3 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f3_mid_e_lane[7:0]	DFE Read Back For Mid path even Sampler Tap F3 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f3_bot_e_lane[7:0]	DFE Read Back For Bot path even Sampler Tap F3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f4_top_e_lane[7:0]	DFE Read Back For Top path even Sampler Tap F4 In 2's Complement Format	internal
						
	#addr=0x6358			cds_read_reg7_e	DFE TAP 2'S COMPLIMENT READ BACK REG7 path even	
	[31:24]	8'h0	r	cds_f4_mid_e_lane[7:0]	DFE Read Back For Mid path even Sampler Tap F4 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f4_bot_e_lane[7:0]	DFE Read Back For Bot path even Sampler Tap F4 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f5_msb_e_lane[7:0]	DFE Read Back For MSB path even Sampler Tap F5 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f5_lsb_e_lane[7:0]	DFE Read Back For LSB path even Sampler Tap F5 In 2's Complement Format	internal
						
	#addr=0x635c			cds_read_reg8_e	DFE TAP 2'S COMPLIMENT READ BACK REG8 path even	
	[31:24]	8'h0	r	cds_f6_msb_e_lane[7:0]	DFE Read Back For MSB path even Sampler Tap F6 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f6_lsb_e_lane[7:0]	DFE Read Back For LSB path even Sampler Tap F6 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f7_msb_e_lane[7:0]	DFE Read Back For MSB path even Sampler Tap F7 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f7_lsb_e_lane[7:0]	DFE Read Back For LSB path even Sampler Tap F7 In 2's Complement Format	internal
						
	#addr=0x6360			cds_read_reg9_e	DFE TAP 2'S COMPLIMENT READ BACK REG9 path even	
	[31:24]	8'h0	r	cds_f8_msb_e_lane[7:0]	DFE Read Back For MSB path even Sampler Tap F8 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f8_lsb_e_lane[7:0]	DFE Read Back For LSB path even Sampler Tap F8 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f9_msb_e_lane[7:0]	DFE Read Back For MSB path even Sampler Tap F9 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f9_lsb_e_lane[7:0]	DFE Read Back For LSB path even Sampler Tap F9 In 2's Complement Format	internal
						
	#addr=0x6364			cds_read_reg10_e	DFE TAP 2'S COMPLIMENT READ BACK REG10 path even	
	[31:24]	8'h0	r	cds_f10_msb_e_lane[7:0]	DFE Read Back For MSB path even Sampler Tap F10 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f10_lsb_e_lane[7:0]	DFE Read Back For LSB path even Sampler Tap F10 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f11_e_lane[7:0]	DFE Read Back For path even Sampler Tap F11 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_f12_e_lane[7:0]	DFE Read Back For path even Sampler Tap F12 In 2's Complement Format	internal
						
	#addr=0x6368			cds_read_reg11_e	DFE TAP 2'S COMPLIMENT READ BACK REG11 path even	
	[31:24]	8'h0	r	cds_f13_e_lane[7:0]	DFE Read Back For path even Sampler Tap F13 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_f14_e_lane[7:0]	DFE Read Back For path even Sampler Tap F14 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_f15_e_lane[7:0]	DFE Read Back For path even Sampler Tap F15 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_ff0_e_lane[7:0]	DFE Read Back For path even Sampler Tap FF0 In 2's Complement Format	internal
						
	#addr=0x636c			cds_read_reg12_e	DFE TAP 2'S COMPLIMENT READ BACK REG12 path even	
	[31:24]	8'h0	r	cds_ff1_e_lane[7:0]	DFE Read Back For path even Sampler Tap FF1 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_ff2_e_lane[7:0]	DFE Read Back For path even Sampler Tap FF2 In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_ff3_e_lane[7:0]	DFE Read Back For path even Sampler Tap FF3 In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_ff4_e_lane[7:0]	DFE Read Back For path even Sampler Tap FF4 In 2's Complement Format	internal
						
	#addr=0x6370			cds_read_reg13_e	DFE TAP 2'S COMPLIMENT READ BACK REG13 path even	
	[31:24]	8'h0	r	cds_ff5_e_lane[7:0]	DFE Read Back For path even Sampler Tap FF5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_vref_top_e_lane[7:0]	DFE Read Back For Top path even Sampler Tap VREF In 2's Complement Format	internal
	[15:8]	8'h0	r	cds_vref_mid_e_lane[7:0]	DFE Read Back For Mid path even Sampler Tap VREF In 2's Complement Format	internal
	[7:0]	8'h0	r	cds_vref_bot_e_lane[7:0]	DFE Read Back For Bot path even Sampler Tap VREF In 2's Complement Format	internal
						
	#addr=0x6374			cds_read_reg14_e	DFE TAP 2'S COMPLIMENT READ BACK REG14 path even	
	[31:24]	8'h0	r	cds_f1p5_e_lane[7:0]	DFE Read Back For path even Sampler Tap F1P5 In 2's Complement Format	internal
	[23:16]	8'h0	r	cds_dc_e_e_lane[7:0]	DFE Read Back For Edge path even Sampler Tap DC In 2's Complement Format	internal
	[15:8]	8'h0	r/w	RESERVED		
	[7:0]	8'h0	r/w	RESERVED		
						
	# addr = 0x6378			cds_read_f0a_reg0		
	[31:24]	8'h0	r	cds_f0a_s_bot_e_lane[7:0]	CDS f0a_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0a_d_top_e_lane[7:0]	CDS f0a_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0a_d_mid_e_lane[7:0]	CDS f0a_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0a_d_bot_e_lane[7:0]	CDS f0a_d_bot_e Readback	internal
						
	# addr = 0x637c			cds_read_f0a_reg1		
	[31:24]	8'h0	r	cds_f0a_d_mid_o_lane[7:0]	CDS f0a_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0a_d_bot_o_lane[7:0]	CDS f0a_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0a_s_top_e_lane[7:0]	CDS f0a_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0a_s_mid_e_lane[7:0]	CDS f0a_s_mid_e Readback	internal
						
	# addr = 0x6380			cds_read_f0a_reg2		
	[31:24]	8'h0	r	cds_f0a_s_top_o_lane[7:0]	CDS f0a_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0a_s_mid_o_lane[7:0]	CDS f0a_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0a_s_bot_o_lane[7:0]	CDS f0a_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0a_d_top_o_lane[7:0]	CDS f0a_d_top_o Readback	internal
						
	# addr = 0x6384			cds_read_f0b_reg0		
	[31:24]	8'h0	r	cds_f0b_s_bot_e_lane[7:0]	CDS f0b_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0b_d_top_e_lane[7:0]	CDS f0b_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0b_d_mid_e_lane[7:0]	CDS f0b_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0b_d_bot_e_lane[7:0]	CDS f0b_d_bot_e Readback	internal
						
	# addr = 0x6388			cds_read_f0b_reg1		
	[31:24]	8'h0	r	cds_f0b_d_mid_o_lane[7:0]	CDS f0b_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0b_d_bot_o_lane[7:0]	CDS f0b_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0b_s_top_e_lane[7:0]	CDS f0b_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0b_s_mid_e_lane[7:0]	CDS f0b_s_mid_e Readback	internal
						
	# addr = 0x638c			cds_read_f0b_reg2		
	[31:24]	8'h0	r	cds_f0b_s_top_o_lane[7:0]	CDS f0b_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0b_s_mid_o_lane[7:0]	CDS f0b_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0b_s_bot_o_lane[7:0]	CDS f0b_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0b_d_top_o_lane[7:0]	CDS f0b_d_top_o Readback	internal
						
	# addr = 0x6390			cds_read_f0k_reg0		
	[31:24]	8'h0	r	cds_f0k_s_bot_e_lane[7:0]	CDS f0k_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0k_d_top_e_lane[7:0]	CDS f0k_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0k_d_mid_e_lane[7:0]	CDS f0k_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0k_d_bot_e_lane[7:0]	CDS f0k_d_bot_e Readback	internal
						
	# addr = 0x6394			cds_read_f0k_reg1		
	[31:24]	8'h0	r	cds_f0k_d_mid_o_lane[7:0]	CDS f0k_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0k_d_bot_o_lane[7:0]	CDS f0k_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0k_s_top_e_lane[7:0]	CDS f0k_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0k_s_mid_e_lane[7:0]	CDS f0k_s_mid_e Readback	internal
						
	# addr = 0x6398			cds_read_f0k_reg2		
	[31:24]	8'h0	r	cds_f0k_s_top_o_lane[7:0]	CDS f0k_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0k_s_mid_o_lane[7:0]	CDS f0k_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0k_s_bot_o_lane[7:0]	CDS f0k_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0k_d_top_o_lane[7:0]	CDS f0k_d_top_o Readback	internal
						
	# addr = 0x639c			cds_read_f0x_reg0		
	[31:24]	8'h0	r	cds_f0x_s_bot_e_lane[7:0]	CDS f0x_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0x_d_top_e_lane[7:0]	CDS f0x_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0x_d_mid_e_lane[7:0]	CDS f0x_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0x_d_bot_e_lane[7:0]	CDS f0x_d_bot_e Readback	internal
						
	# addr = 0x63a0			cds_read_f0x_reg1		
	[31:24]	8'h0	r	cds_f0x_d_mid_o_lane[7:0]	CDS f0x_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0x_d_bot_o_lane[7:0]	CDS f0x_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0x_s_top_e_lane[7:0]	CDS f0x_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0x_s_mid_e_lane[7:0]	CDS f0x_s_mid_e Readback	internal
						
	# addr = 0x63a4			cds_read_f0x_reg2		
	[31:24]	8'h0	r	cds_f0x_s_top_o_lane[7:0]	CDS f0x_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0x_s_mid_o_lane[7:0]	CDS f0x_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0x_s_bot_o_lane[7:0]	CDS f0x_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0x_d_top_o_lane[7:0]	CDS f0x_d_top_o Readback	internal
						
	# addr = 0x63a8			cds_read_f0d_reg0		
	[31:24]	8'h0	r	cds_f0d_s_bot_e_lane[7:0]	CDS f0d_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0d_d_top_e_lane[7:0]	CDS f0d_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0d_d_mid_e_lane[7:0]	CDS f0d_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0d_d_bot_e_lane[7:0]	CDS f0d_d_bot_e Readback	internal
						
	# addr = 0x63ac			cds_read_f0d_reg1		
	[31:24]	8'h0	r	cds_f0d_d_mid_o_lane[7:0]	CDS f0d_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0d_d_bot_o_lane[7:0]	CDS f0d_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0d_s_top_e_lane[7:0]	CDS f0d_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0d_s_mid_e_lane[7:0]	CDS f0d_s_mid_e Readback	internal
						
	# addr = 0x63b0			cds_read_f0d_reg2		
	[31:24]	8'h0	r	cds_f0d_s_top_o_lane[7:0]	CDS f0d_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0d_s_mid_o_lane[7:0]	CDS f0d_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0d_s_bot_o_lane[7:0]	CDS f0d_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0d_d_top_o_lane[7:0]	CDS f0d_d_top_o Readback	internal
						
	# addr = 0x63b4			cds_read_f0d_left_reg0		
	[31:24]	8'h0	r	cds_f0d_left_s_bot_e_lane[7:0]	CDS f0d_left_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_d_top_e_lane[7:0]	CDS f0d_left_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_d_mid_e_lane[7:0]	CDS f0d_left_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_d_bot_e_lane[7:0]	CDS f0d_left_d_bot_e Readback	internal
						
	# addr = 0x63b8			cds_read_f0d_left_reg1		
	[31:24]	8'h0	r	cds_f0d_left_d_mid_o_lane[7:0]	CDS f0d_left_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_d_bot_o_lane[7:0]	CDS f0d_left_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_s_top_e_lane[7:0]	CDS f0d_left_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_s_mid_e_lane[7:0]	CDS f0d_left_s_mid_e Readback	internal
						
	# addr = 0x63bc			cds_read_f0d_left_reg2		
	[31:24]	8'h0	r	cds_f0d_left_s_top_o_lane[7:0]	CDS f0d_left_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0d_left_s_mid_o_lane[7:0]	CDS f0d_left_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0d_left_s_bot_o_lane[7:0]	CDS f0d_left_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0d_left_d_top_o_lane[7:0]	CDS f0d_left_d_top_o Readback	internal
						
	# addr = 0x63c0			cds_read_f0d_right_reg0		
	[31:24]	8'h0	r	cds_f0d_right_s_bot_e_lane[7:0]	CDS f0d_right_s_bot_e Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_d_top_e_lane[7:0]	CDS f0d_right_d_top_e Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_d_mid_e_lane[7:0]	CDS f0d_right_d_mid_e Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_d_bot_e_lane[7:0]	CDS f0d_right_d_bot_e Readback	internal
						
	# addr = 0x63c4			cds_read_f0d_right_reg1		
	[31:24]	8'h0	r	cds_f0d_right_d_mid_o_lane[7:0]	CDS f0d_right_d_mid_o Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_d_bot_o_lane[7:0]	CDS f0d_right_d_bot_o Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_s_top_e_lane[7:0]	CDS f0d_right_s_top_e Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_s_mid_e_lane[7:0]	CDS f0d_right_s_mid_e Readback	internal
						
	# addr = 0x63c8			cds_read_f0d_right_reg2		
	[31:24]	8'h0	r	cds_f0d_right_s_top_o_lane[7:0]	CDS f0d_right_s_top_o Readback	internal
	[23:16]	8'h0	r	cds_f0d_right_s_mid_o_lane[7:0]	CDS f0d_right_s_mid_o Readback	internal
	[15:8]	8'h0	r	cds_f0d_right_s_bot_o_lane[7:0]	CDS f0d_right_s_bot_o Readback	internal
	[7:0]	8'h0	r	cds_f0d_right_d_top_o_lane[7:0]	CDS f0d_right_d_top_o Readback	internal
						
	# addr = 0x63cc			cds_read_misc0		
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r	cds_vref_saturate_lane[7:0]	CDS Vref Staturate Readback	internal
	[15:8]	8'h0	r	cds_f0a_saturate_lane[7:0]	CDS F0A Saturate Readback	internal
	[7:0]	8'h0	r	cds_eye_check_pass_lane[7:0]	CDS Eye Check Pass Readback	internal
						
	# addr = 0x63d0			cds_ctrl_reg0		
	[31:24]	0	r/w	cds_err_code_lane[7:0]	CDS Error Code	internal
	[23:16]	0	r/w	cds_state_lane[7:0]	CDS State	internal
	15	1	r/w	dfe_load_en_lane	TBD	internal
	14	0	r/w	cds_f0d_avg_mode_lane	CDS Measure Average F0D	internal
	13	0	r/w	eye_chk_dis_lane	TBD	internal
	12	1	r/w	eo_based_lane	TBD	internal
	11	0	r/w	vh_eo_mode_lane	TBD	internal
	10	0	r/w	lock_dfe_on_lane	TBD	internal
	9	1	r/w	dfe_save_en_lane	TBD	internal
	8	1	r/w	reset_ph_en_dtl_lane	TBD	internal
	[7:4]	0	r/w	RESERVED		
	[3:0]	4'h0	r/w	cds_adapt_splr_dis_lane[3:0]	DFE Sampler Adapt Disable	internal
						
	# addr = 0x63d4			cds_ctrl_reg1		
	[31:23]	0	r/w	RESERVED		
	22	0	r/w	cds_set_ph_bypass_lane	CDS set phase by pass	internal
	21	0	r/w	reset_dfe_tap_mode_lane	Reset DFE Tap Mode	internal
					0: Reset to default values.	
					1: Reset to previously saved values.	
	20	1	r/w	cds_f1t_val_force_lane	F1TUNE Value Force	internal
	[19:16]	4'h6	r/w	cds_f1t_val_lane[3:0]	F1TUNE Value.	internal
	15	0	r/w	RESERVED		
	14	0	r/w	cds_vref_val_force_lane	VREF Value Force	internal
	[13:8]	6'h32	r/w	cds_vref_val_lane[5:0]	VREF Value.	internal
					VREF value. Valid when vref_val_force = 1.	
	[7:6]	2'h0	r/w	RESERVED		
	[5:4]	2'h0	r/w	cds_f0d_res_custom_lane[1:0]	Used in F0D measurements. Set the customized resolution for F0D.	internal
	[3:2]	2'h2	r/w	cds_f0k_res_custom_lane[1:0]	Used in F0K measurements. Set the customized resolution for F0K.	internal
	1	0	r/w	cds_f0dk_res_custom_en_lane	Used in F0D and F0K measurements. Enable the customized resolution for F0D and F0K.	internal
	0	1	r/w	cds_update_f_dis_lane	TBD	internal
						
	# addr = 0x63d8			cds_ctrl_reg2		
	[31:16]	16'h3ff	r/w	eye_chk_thresh_err_lane[15:0]	Eye Check Threshold For Error Count	internal
	[15:8]	8'hff	r/w	eye_chk_thresh_vld_lane[7:0]	Eye Check Threshold For Valid Count	internal
	[7:4]	4'h1	r/w	eye_chk_thresh_k_lane[3:0]	Eye Check Threshold K	internal
	[3:0]	4'h2	r/w	eye_chk_thresh_c_lane[3:0]	Eye Check Threshold C	internal
						
	# addr = 0x63dc			ph_ctrl_reg0		
	[31:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	cur_ph_os_dat_lane[7:0]	Current DAT Phase Offset	internal
	[7:0]	0	r/w	ph_os_dat_lane[7:0]	Current DAT Phase Offset	internal
						
	# addr = 0x63e0			ph_ctrl_reg1		
	[31:24]	0	r/w	cur_eom_dpher_msb_lane[7:0]	EOM Dpher MSB	internal
	[23:16]	0	r/w	cur_eom_dpher_lsb_lane[7:0]	EOM Dpher LSB	internal
	[15:8]	0	r/w	cur_ph_os_esm_lane[7:0]	Current ESM Phase Offset	internal
	[7:0]	0	r/w	ph_os_esm_lane[7:0]	Current ESM Phase Offset	internal
						
	# addr = 0x63e4			drive_reg0		
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	rxtrain_c_idx_lane[7:0]	RX Train C Index	internal
	[15:14]	0	r/w	cur_ph_mode_lane[1:0]	Current Phase Control Mode	internal
	[13:12]	0	r/w	ph_mode_lane[1:0]	Current Phase Control Mode	internal
	11	1	r/w	adapt_slicer_enable_lane	Adapt Data Enable	internal
	10	1	r/w	adapt_data_enable_lane	Adapt Slicer Enable	internal
	9	1	r/w	adapt_odd_enable_lane	Adapt Odd Enable	internal
	8	1	r/w	adapt_even_enable_lane	Adapt Even Enable	internal
	[7:4]	0	r/w	RESERVED		
	[3:0]	0	r/w	rxtrain_r_idx_lane[3:0]	RX Train R Index	internal
						
	# addr = 0x63e8			txtrain_if_reg0		
	31	0	r/w	RESERVED		
	30	0	r/w	txtrain_status_valid_lane	Remote Status Valid	internal
					0: Not valid, remote never reply or reply with wrong TTIU.	
					1: Valid	
	[29:27]	3'h0	r/w	txtrain_status_c1_lane[2:0]	Remote Post Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[26:24]	3'h0	r/w	txtrain_status_c0_lane[2:0]	Remote Main Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[23:22]	0	r/w	RESERVED		
	[21:19]	3'h0	r/w	txtrain_status_cn1_lane[2:0]	Remote Pre Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	[18:16]	3'h0	r/w	txtrain_status_cn2_lane[2:0]	Remote Pre2 Tx Coefficient Status	internal
					0: Not updated	
					1: Updated	
					2: Minimum (PAM2), Coe limit (PAM4)	
					3: Maximum (PAM2), Coe not support(PAM4)	
					4: EQ limit (PAM4)	
					5: Revered	
					6: EQ and Coe limit (PAM4)	
					7: Revered	
	15	0	r/w	RESERVED		
	14	0	r/w	txtrain_fail_lane	Tx Training Fail	internal
					0: Eye open	
					1: Eye not open	
	[13:10]	4'h0	r/w	txtrain_ctrl_preset_lane[3:0]	Remote Tx Coefficient Preset Index	internal
					0: Independent coe control	
					1: No coefficient	
					2: Pre COE -15%, Post COE -10%, Main COE 75%	
					3: Pre COE -25%, Post COE -25%, Main COE 60%	
					Others: invalid	
	[9:8]	2'h0	r/w	txtrain_ctrl_c1_lane[1:0]	Remote Post Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[7:6]	2'h0	r/w	txtrain_ctrl_c0_lane[1:0]	Remote Main Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[5:4]	2'h0	r/w	txtrain_ctrl_cn1_lane[1:0]	Remote Pre Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[3:2]	2'h0	r/w	txtrain_ctrl_cn2_lane[1:0]	Remote Pre2 Tx Coefficient Control	internal
					0: Hold	
					1: Increment	
					2: Decrement	
					3: No EQ (only for PAM4 training)	
	[1:0]	2'h0	r/w	txtrain_ctrl_pat_lane[1:0]	Remote Tx Training Data Encoder Control	internal
					(only for PAM4 training)	
					0: PAM2 encoder	
					1: Revered	
					2: Gray coding	
					3: Pre coding (include Gray coding)	
						
	# addr = 0x63ec			cds_timer0		
	[31:16]	16'h0	r/w	cds_tdtl_init_lane[15:0]	Tdtl_init	internal
	[15:0]	16'h0	r/w	cds_tdtl_coarse_lane[15:0]	Tdtl_coarse	internal
						
	# addr = 0x63f0			cds_timer1		
	[31:16]	16'h0	r/w	cds_tdfe_init1_lane[15:0]	Tdfe_init1	internal
	[15:0]	16'h0	r/w	cds_tdfe_init2_lane[15:0]	Tdfe_init2	internal
						
	# addr = 0x63f4			cds_timer2		
	[31:16]	16'h0	r/w	cds_tee_coarse_lane[15:0]	Tee_coarse	internal
	[15:0]	16'h0	r/w	cds_tee_fine_lane[15:0]	Tee_fine	internal
						
	# addr = 0x63f8			cds_timer3		
	[31:16]	16'h0	r/w	cds_tf0_coarse_pm_lane[15:0]	Tf0_coarse_pm	internal
	[15:0]	16'h0	r/w	cds_tf0_coarse_lane[15:0]	Tf0_coarse	internal
						
	# addr = 0x63fc			cds_timer4		
	[31:16]	16'h0	r/w	cds_tdfe_coarse_pm_lane[15:0]	Tdfe_coarse_pm	internal
	[15:0]	16'h0	r/w	cds_tdfe_coarse_lane[15:0]	Tdfe_coarse	internal
						
	# addr = 0x6400			cds_timer5		
	[31:16]	16'h0	r/w	cds_tdfe_fine_lane[15:0]	Tdfe_fine	internal
	[15:0]	16'h0	r/w	cds_tdfe_accu_lane[15:0]	Tdfe_accu	internal
						
	# addr = 0x6404			cds_timer6		
	[31:16]	16'h0	r/w	cds_tf0b_fine_lane[15:0]	Tf0b_fine	internal
	[15:0]	16'h0	r/w	cds_tf0b_accu_lane[15:0]	Tf0b_accu	internal
						
	# addr = 0x6408			cds_timer7		
	[31:16]	16'h0	r/w	cds_tf0k_coarse_lane[15:0]	Tf0k_coarse	internal
	[15:0]	16'h0	r/w	cds_tf0k_fine_lane[15:0]	Tf0k_fine	internal
						
	# addr = 0x640c			cds_timer8		
	[31:16]	16'h0	r/w	cds_tf0d_coarse_lane[15:0]	Tf0d_coarse	internal
	[15:0]	16'h0	r/w	cds_tf0d_fine_lane[15:0]	Tf0d_fine	internal
						
	# addr = 0x6410			cds_timer9		
	[31:16]	16'h0	r/w	cds_tmaxeo_fine_lane[15:0]	Tmaxeo_fine	internal
	[15:0]	16'h0	r/w	cds_tmaxeo_accu_lane[15:0]	Tmaxeo_accu	internal
						
	# addr = 0x6414			cds_timer10		
	[31:16]	16'h0	r/w	cds_teyechk_lane[15:0]	Teyechk	internal
	[15:0]	16'h0	r/w	RESERVED		
						
	# addr = 0x6418			cds_timer11		
	[31:16]	16'h0	r/w	cds_tdc_fine_lane[15:0]	Tdc_fine	internal
	[15:0]	16'h0	r/w	cds_tdc_accu_lane[15:0]	Tdc_accu	internal
						
	# addr = 0x641c			cds_timer12		
	[31:16]	16'h0	r/w	cds_tf0x_fine_lane[15:0]	Tf0x_fine	internal
	[15:0]	16'h0	r/w	cds_tf0x_accu_lane[15:0]	Tf0x_accu	internal
						
	# addr = 0x8000			cmn_reg_1		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	RESERVED		
	5	0	r/w	bg_rst	reset signal for bandgap, active high  -- set bg_rst to "1" when AVDD=0, when AVDD=1, set bg_rst=0	
					0: high_psr function is depending on the selection of BG_HIGH_PSR_EN	
					1:High_PSR disabled	
	4	1	r/w	bg_high_psr_en	enable/disable the PSR enhance loop	
					0: Disable	
					1: Enable	
	[3:1]	3'h2	r/w	bg_div_sel[2:0]	Setting For Bandgap Chopper Clock Divider	
					3'b000: /4; 	
					3'b001: /8; 	
					3'b010: /16; 	
					3'b011: /32	
					3'b1xx: /2	
	0	1	r/w	bg_chopper_en	Enable Bandgap Chopper	
					0: Disable	
					1: Enable	
						
	# addr = 0x8004			cmn_reg_2		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h3	r/w	bg_res_trim_sel[2:0]	Bandgap Signle Point Trim Option. 	
					Corr=TT: 3'b100; 	
					Corr=FF: 3'b000;	
					Corr=SS: 3'b111	
	[4:3]	2'h1	r/w	bg_vbg_sel[1:0]	Setting For Banggap Output Reference Voltage VBG0P84V. 	
					2'b00: 0.78V; 	
					2'b01: 0.80V; 	
					2'b10: 0.82V; 	
					2'b11: 0.84V	
	[2:0]	3'h3	r/w	vref_processmon_sel[2:0]	Voltage Reference For Process Monitor	
					000: 0.44v	
					001: 0.45v	
					010:0.46v	
					011: 0.47v	
					100: 0.48v	
					101:0.49v	
					110: 0.50v	
					111: 0.51v	
						
	# addr = 0x8008			cmn_reg_3		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	reg_ring_i[1:0]	VDDA CP Ring Current Setting	
					00: 30uA	
					01: 35uA	
					10: 40uA	
					11: 45uA	
	[5:3]	3'h3	r/w	vref_vdda_cp_sel[2:0]	Charge Pump Input 1.2V Regulaiton Setting:	
	[2:0]	3'h3	r/w	reg_cp_brch_sel[2:0]	Select Charge Pump Branches and the current it can provide, 100uA/branch	
					000: 3 Branches, 300uA, for one lane	
					001: 5 Branches	
					010: 7 Branches	
					011: 9 Branches	
					100: 11 Branches, 1100uA for 4 lanes	
						
	# addr = 0x800c			cmn_reg_4		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	vddr1p2_sel[1:0]	Select Voltage Reference For TRX Master Regulator	
					00: 0.78V/0.58V For IVREF_MASTREG_VOUT_SEL=0/1	
					01: 0.80V/0.60V For IVREF_MASTREG_VOUT_SEL=0/1	
					10: 0.82V/0.62V For IVREF_MASTREG_VOUT_SEL=0/1	
					11: 0.84V/0.64V For IVREF_MASTREG_VOUT_SEL=0/1	
					Feedback Resistor Ratio Is 13KOhm/8KOhm	
	5	1'h1	r/w	avddr12_sel	used to Select Voltage Reference For TRX Master Regulator, not used now	
	[4:3]	2'h0	r/w	RESERVED		
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch0[2:0]	Voltage Reference For  lane0 RX LCVCO	
					3'b000: 0.58V;	
					3'b001: 0.6V;	
					3'b010: 0.62V; 	
					3'b011: 0.64V	
					3'b100: 0.78V;	
					3'b101: 0.8V;	
					3'b110: 0.82V; 	
					3'b111: 0.84V	
						
	# addr = 0x8010			cmn_reg_5		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:3]	2'h1	r/w	vref_0p7v_sq_sel[1:0]	Voltage Reference For SQ	
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch1[2:0]	Voltage Reference For  lane1 RX LCVCO	
						
	# addr = 0x8014			cmn_reg_6		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h4	r/w	sellv_cmp_v0p9v[2:0]	select the gate voltage for VDDR0P9V, which is used for the supply of AUTOZERO comparator	
					3'b000: 0.82v 	
					3'b001: 0.84v	
					3'b010: 0.86v	
					3'b011: 0.88v	
					3'b100: 0.90v (nominal VDDR0P9V)	
					3'b101: 0.92v	
					3'b110: 0.94v	
					3'b111: 0.96v	
	[4:0]	5'h14	r/w	sellv_rxintp_ch0[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 0, nominal 0.85v, for both 112G and 56G	
					5'b00000: 0.70V; 	
					5'b00001: 0.71V;	
					5'b00010: 0.72V; 	
					5'b00011: 0.73V;	
					.	
					5'b11101: 0.99V; 	
					5'b11110: 1.00V; 	
					5'b11111: 1.01V	
						
	# addr = 0x8018			cmn_reg_7		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxintp_ch1[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 1, for both 112G and 56G	
						
	# addr = 0x801c			cmn_reg_8		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxintp_ch2[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 2,for both 112G and 56G	
						
	# addr = 0x8020			cmn_reg_9		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxintp_ch3[4:0]	Voltage Reference for Slave Regulator of Rx Interpolate Channel 3, for both 112G and 56G	
						
	# addr = 0x8024			cmn_reg_10		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch0[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 0, for both 112G and 56G	
						
	# addr = 0x8028			cmn_reg_11		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch1[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 1, for both 112G and 56G	
						
	# addr = 0x802c			cmn_reg_12		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch2[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 2, for both 112G and 56G	
						
	# addr = 0x8030			cmn_reg_13		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rxdll_ch3[4:0]	Voltage Reference for Slave Regulator of Rx DLL Channel 3, for both 112G and 56G	
						
	# addr = 0x8034			cmn_reg_14		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch0[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 0	
						
	# addr = 0x8038			cmn_reg_15		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch1[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 1	
						
	# addr = 0x803c			cmn_reg_16		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch2[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 2	
						
	# addr = 0x8040			cmn_reg_17		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_a90_dataclk_ch3[4:0]	Voltage Reference for Slave Regulator of Rx Align90(112G) or RX data clock(56G) Channel 3	
						
	# addr = 0x8044			cmn_reg_18		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch0[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 0	
						
	# addr = 0x8048			cmn_reg_19		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch1[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 1	
						
	# addr = 0x804c			cmn_reg_20		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch2[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 2	
						
	# addr = 0x8050			cmn_reg_21		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_skew_eomclk_ch3[4:0]	Voltage Reference for Slave Regulator of Rx skew Clock (112G) or eom clock (56G) Channel 3	
						
	# addr = 0x8054			cmn_reg_22		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch0[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 0	
						
	# addr = 0x8058			cmn_reg_23		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch1[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 1	
						
	# addr = 0x805c			cmn_reg_24		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch2[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 2	
						
	# addr = 0x8060			cmn_reg_25		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thclk_sampler_ch3[4:0]	Voltage Reference for Slave Regulator of Rx track and hold clock (112G) and sampler clock 56G) Channel 3	
						
	# addr = 0x8064			cmn_reg_26		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch0[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 0, 112G only	
						
	# addr = 0x8068			cmn_reg_27		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch1[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 1, 112G only	
						
	# addr = 0x806c			cmn_reg_28		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch2[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 2, 112G only	
						
	# addr = 0x8070			cmn_reg_29		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_thdrv_ch3[4:0]	Voltage Reference for Slave Regulator of Rx track and hold driver Channel 3, 112G only	
						
	# addr = 0x8074			cmn_reg_30		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch0[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 0, nominal 0.85v	
					5'b00000: 0.70V; 	
					5'b00001: 0.71V;	
					5'b00010: 0.72V; 	
					5'b00011: 0.73V;	
					.	
					5'b01111:0.85v	
					.	
					5'b11101: 0.99V; 	
					5'b11110: 1.00V; 	
					5'b11111: 1.01V	
						
	# addr = 0x8078			cmn_reg_31		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch1[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 1	
						
	# addr = 0x807c			cmn_reg_32		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch2[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 2	
						
	# addr = 0x8080			cmn_reg_33		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txdata_ch3[4:0]	Voltage Reference for Slave Regulator of Tx Data Channel 3	
						
	# addr = 0x8084			cmn_reg_34		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch0[4:0]	Voltage Reference for Slave Regulator of Tx loopback Data Channel 0	
						
	# addr = 0x8088			cmn_reg_35		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch1[4:0]	Voltage Reference for Slave Regulator of Tx loop back Data Channel 1	
						
	# addr = 0x808c			cmn_reg_36		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch2[4:0]	Voltage Reference for Slave Regulator of Tx loop back Data Channel 2	
						
	# addr = 0x8090			cmn_reg_37		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbdata_ch3[4:0]	Voltage Reference for Slave Regulator of Tx loop back Data Channel 3	
						
	# addr = 0x8094			cmn_reg_38		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch0[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 0	
						
	# addr = 0x8098			cmn_reg_39		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch1[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 1	
						
	# addr = 0x809c			cmn_reg_40		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch2[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 2	
						
	# addr = 0x80a0			cmn_reg_41		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txclk_ch3[4:0]	Voltage Reference for Slave Regulator of Tx Clock Channel 3	
						
	# addr = 0x80a4			cmn_reg_42		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	RESERVED		
	[5:3]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch2[2:0]	Voltage Reference For lane2 RX LCVCO	
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_rxpll_ch3[2:0]	Voltage Reference For lane3 RX LCVCO	
						
	# addr = 0x80a8			cmn_reg_43		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch0[2:0]	Voltage Reference For lane0 TX LCVCO	
	[4:2]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch1[2:0]	Voltage Reference For lane1 TX LCVCO	
	[1:0]	2'h0	r/w	ivref_mastreg_vout_sel[1:0]	resistor feedback network selection for the output voltage vs AVDD supply	
					ivref_mastreg_vout_sel[1]=1, vin=0.58v~0.64v, VOUT default 0.8v	
					ivref_mastreg_vout_sel[1]=0, vin=0.78v~0.84v, VOUT default 0.9v	
						
	# addr = 0x80ac			cmn_reg_44		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:2]	3'h3	r/w	ivref_mastreg_cur_sel[2:0]	Control Master Regulator Loading Current	
					[0] = 1 Turns On 15uA	
					[1] = 1 Turns On 30uA	
					[2] = 1 Turns on 60uA	
	[1:0]	2'h0	r/w	reg_cp_extra_brch_sel[1:0]	Charge Pump Power On Extra Branch Setting	
					00: No Extra Branch	
					01: 1 Extra	
					10: 2 Extras	
					11: 4 Extras	
						
	# addr = 0x80b0			cmn_reg_45		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h1	r/w	reg_avddcp_1p8v_sel[1:0]	charge pump output voltage control	
					00: 1.8v-25mv	
					01: 1.8v default value	
					10: 1.8v+25mv	
					11: 1.8v+50mv	
	[5:3]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch2[2:0]	Voltage Reference For lane2 TX LCVCO	
	[2:0]	3'h2	r/w	vref_0p6v_vddvco_txpll_ch3[2:0]	Voltage Reference For lane3 TX LCVCO	
						
	# addr = 0x80b4			cmn_reg_46		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_adc_mode[1:0]	Temperature Sensor/ADC Mode Selection Control. 	
					00: internal sensor	
					01: on-chip/off-chip remote ADC Function	
					10: On-chip Remote Temp Sensor	
					11: Off-chip Remote Temp Sensor or external reference input for ADC calibration	
	5	1'h0	r/w	dro_en	DRO Enable Signal	
	[4:1]	4'h0	r/w	dro_sel[3:0]	Setting For Different Types Of Ring Osc	
	0	1'h0	r/w	RESERVED		
						
	# addr = 0x80b8			cmn_reg_47		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	tsen_ch_sel[2:0]	Remote Diode Sensor Channel Select:Temperature Sensor and ADC Input Channel Select.	
					0x0: TSEN_INP[0], TSEN_INN[0], and TSEN_DVBE[0]  for off-chip remote Temperature Sensor; ADC_INP[0] for ADC mode.	
					0x1: TSEN_INP[1], TSEN_INN[1], and TSEN_DVBE[1], ADC_INP[1] for ADC mode.	
					0x2: TSEN_INP[2], TSEN_INN[2], and TSEN_DVBE[2], ADC_INP[2] for ADC mode.	
					0x3: TSEN_INP[3], TSEN_INN[3], and TSEN_DVBE[3], ADC_INP[3] for ADC mode.	
					0x4: TSEN_INP[4], TSEN_INN[4], and TSEN_DVBE[4], ADC_INP[4] for ADC mode.	
					0x5: TSEN_INP[5], TSEN_INN[5], and TSEN_DVBE[5], ADC_INP[5] for ADC mode.	
					0x6: TSEN_INP[6], TSEN_INN[6], and TSEN_DVBE[6], ADC_INP[6] for ADC mode.	
					0x7: TSEN_INP[7], TSEN_INN[7], and TSEN_DVBE[7], ADC_INP[7] for ADC mode.	
	[4:2]	3'h7	r/w	tsen_adc_clk_div[2:0]	temp sensor clock divide Select	
					000: div2	
					001: div3	
					010: div4	
					011 div8	
					100 div12	
					101 div16	
					110 div24	
					111 div32 for 40MHz crystal, divide by 32 to get the output clock(for data) <=1.25MHz	
	[1:0]	2'h3	r/w	tsen_adc_osr[1:0]	Over Sample Ratio Select. 	
					00: 64; 	
					01:128;	
					10:256;	
					11: 512;	
						
	# addr = 0x80bc			cmn_reg_48		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	tsen_ana_maxsp[1:0]	temp sensor max speed Select.	
					00: <1.25MHz	
					01: <2.5MHz	
					10: <5MHz	
					11: <10MHz	
	[5:4]	2'h0	r/w	RESERVED		
	3	1'h1	r/w	tsen_adc_single_diff	Temperature Measurement single_ended/differential input Select.	
					0:single-ended mode;	
					1:differential mode	
	2	1'h0	r/w	tsen_adc_cal	ADC offset self Calibration Select	
					0: automatic self-offset calibration skipped	
					1: automatic self -offset calibration enforced	
	1	1'h0	r/w	RESERVED		
	0	1'h0	r/w	tsen_adc_cont_sel	Temp Sensor ADC continuous mode Select. 	
					0: single shot mode; 	
					1: continuous mode	
						
	# addr = 0x80c0			cmn_reg_49		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	tsen_adc_debug_en	Debug Function Enable Select. 	
					0: normal mode 	
					1: debug mode	
	[6:3]	4'h8	r/w	bg_trim[3:0]	Bandgap Single-point Trim Select for TESN:	
					0x0: -14 mV at 85C.	
					0x1: -12.3 mV at 85C.	
					0x2: -10.5 mV at 85C.	
					0x3: -8.7 mV at 85C.	
					0x4: -7 mV at 85C.	
					0x5: -5.2 mV at 85C.	
					0x6: -3.4 mV at 85C.	
					0x7: -1.7 mV at 85C.	
					0x8: 1.204Vat 85C - Default	
					0x9: +2 mV at 85C.	
	[2:0]	3'h0	r/w	tsen_adc_atest_sel[2:0]	Analog Test Point Select For Debug	
						
	# addr = 0x80c4			cmn_reg_50		
	[31:8]	0	r/w	RESERVED		
	[7:6]	2'h0	r/w	RESERVED		
	5	1'h0	r/w	pcm_en	PCM Enable Signal	
	[4:0]	5'h00	r/w	pcm_ctrl[4:0]	Setting For Different Test Points Of PCM	
						
	# addr = 0x80c8			cmn_reg_51		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h00	r/w	test[7:0]	Test Bus	
						
	# addr = 0x80cc			cmn_reg_52		
	[31:8]	0	r/w	RESERVED		
	7	0	r/w	tp_en	Enable PHY Analog Testpoint. 	
					0: Disable; 	
					1: Enable	
	6	1'h0	r/w	avddr12_sel_mast_reg	Not Used	
	[5:4]	2'h3	r/w	pullup_rxtx_sel[1:0]	Control PULUP Current In Master Regulator	
	3	1'h0	r/w	pulup	Pull Up Master Regulator Output Voltage	
	[2:0]	3'h0	r/w	RESERVED		
						
	# addr = 0x80d0			cmn_reg_53		
	[31:8]	0	r/w	RESERVED		
	7	1'h0	r/w	shrtr	Short Internal R For Fast Settling	
	6	1'h0	r/w	shrtr_force	Froce The SHRTR Singal	
	[5:4]	2'h0	r/w	RESERVED		
	[3:0]	4'h9	r/w	vref_vddadll_half_sel[3:0]	VDDADLL Vref Select	
						
	# addr = 0x80d4			cmn_reg_54		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h2	r/w	vref_sampler_vcm_sel[2:0]	Sampler VCM Vref Select 0.84/0.83/0.81/0.75/0.73/0.70/0.68/0.65	
	[4:2]	3'h0	r/w	RESERVED		
	1	1'h0	r/w	rximpcal_en	Rx Impedance Calibration Enable	
	0	1'h0	r/w	tximpcal_en	Tx Impedance Calibration Enable	
						
	# addr = 0x80d8			cmn_reg_55		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h4	r/w	tximpcal_drvamp[3:0]	Tx Voltage Range Select	
	[3:1]	3'h2	r/w	vth_tximpcal[2:0]	Tx Impendance Select	
	0	1'b0	r/w	vddacal_comp_en	VDDA_CAL comparator enable (calibrate the slave regulator voltages)	
					1: turn on the comparator and the voltage path for VDDA calibration	
					0: turn off the comparator and the voltage path for VDDA calibration	
						
	# addr = 0x80dc			cmn_reg_56		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	vth_rximpcal[3:0]	Rx Impedance Select	
	[3:0]	4'h8	r/w	vref_vddacal_sel[3:0]	VDDACAL Vref Select, reference voltage is half of the target regulator level	
						
	# addr = 0x80e0			cmn_reg_57	Digital Common Calibration Register 0	
	[31:8]	0	r/w	RESERVED		
	7	1'h1	r/w	cmn_dig_cal_clk_en	Common Calibration Reference Clock Enable	
	6	1'h0	r/w	cmn_dig_cal_clk_rst	Common Calibration Reference Clock Reset	
	5	1'h0	r/w	RESERVED		
	4	1'h0	r/w	RESERVED		
	[3:0]	4'h0	r/w	cmn_dig_testbus_sel[3:0]	Common Calibration Testbus Selection	
						
	# addr = 0x80e4			cmn_reg_58	Digital Common Calibration Register 1	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h9c	r/w	cmn_dig_cal2m_div[7:0]	Common Calibration Reference Clock Divide Ratio	
						
	# addr = 0x80e8			cmn_reg_59		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch0[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 0	
						
	# addr = 0x80ec			cmn_reg_60		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch1[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 1	
						
	# addr = 0x80f0			cmn_reg_61		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch2[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 2	
						
	# addr = 0x80f4			cmn_reg_62		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_txlbclk_ch3[4:0]	Voltage Reference for Slave Regulator of Tx loop back Clock Channel 3	
						
	# addr = 0x80f8			cmn_reg_63		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h0	r/w	vdd_cal_sel[3:0]	select the slave regulator inside TRX for vdd_calibration	
	3	1'b0	r/w	vdd_cal_en_trx3	enable the vdd calibration for TRX3	
	2	1'b0	r/w	vdd_cal_en_trx2	enable the vdd calibration for TRX2	
	1	1'b0	r/w	vdd_cal_en_trx1	enable the vdd calibration for TRX1	
	0	1'b0	r/w	vdd_cal_en_trx0	enable the vdd calibration for TRX0	
						
	# addr = 0x80fc			cmn_reg_64		
	[31:8]	0	r/w	RESERVED		
	[7:4]	4'h8	r/w	vref_vddacal_pll_pfd_sel[3:0]	select the reference voltage level for PLL PFD regulator, reference is half of the target regulator level 	
	[3:0]	4'h8	r/w	vref_vddacal_pll_clk_sel[3:0]	select the reference voltage level for PLL CLK regulators, reference is half of the target regulator level 	
						
	# addr = 0x8100			cmn_reg_65		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tsen_adc_rsvd[15:8]	reserved bits for Temperature Sensor	
						
	# addr = 0x8104			cmn_reg_66		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	tsen_adc_rsvd[7:0]	reserved bits for Temperature Sensor	
						
	# addr = 0x8108			cmn_reg_67		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	cmn_ana_rsvda[7:0]	reserved bits	
					cmn_ana_rsvda[0] is used for CLKEN of bandgap control	
					 1: Enable Bandgap Chopper Clock	
					0: Disable Bandgap Chopper Clock	
					cmn_ana_rsvda[1] is used for select of bandgap chopper clock source	
					1: select the external refclk	
					0: select Bandgap internal free-running oscillation clock	
					cmn_ana_rsvda[4],cmn_ana_rsvda[3:2]=AVDD_SEL[2:0] is used to select VDDCP AVDD range.	
					AVDD_SEL[2:0](it's the internal signal inside VDDCP): 000: 0.9~0.95v	
					001: 0.95~1.0v	
					010: 1.0~1.05v	
					011: 1.05~1.1v	
					1XX: 1.1~1.25v	
					cmn_ana_rsvda[4] is used to select 1.2v/0.9v AVDD: 1 for AVDD=1.2v; 0 for AVDD=0.9v	
					cmn_ana_rsvda[7:5] is assigned to PCM_VREF_SEl[2:0]. PCM_SEL_VREF[2:0] select internal regulator voltage inside process_mon block:	
					000: 900mv -- for 1.2v AVDD	
					001:875mv	
					010:850mv	
					011:825mv	
					100:800mv -- for 0.9v AVDD	
					101:775mv	
					110:750mv	
					111:725mv	
						
	# addr = 0x810c			cmn_reg_68		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	cmn_ana_rsvdb[7:0]	reserved bits	
					cmn_ana_rsvdb[1] is assigned to ~TSEN_AVDD_VREF_SEL[1], cmn_ana_rsvdb[0] is assigned to TSEN_AVDD_VREF_SEL[0]. TSEN_AVDD_VREF_SEL[1:0] select TESN AVDD/AVDDL configuration	
					cmn_ana_rsvdb[1:0]=00, TSEN_VREF_SEL[1:0]=10, AVDD and AVDDL are both connected to 1.2v AVDD supply	
					cmn_ana_rsvdb[1:0]=01,TSEN_VREF_SEL[1:0]=11, AVDD is connected to charge pump regulator 1.35v, AVDDL is connected to 0.9v AVDD supply	
					cmn_ana_rsvdb[2] is assigned to TSEN_AVDD_FILTER_EN	
						
	# addr = 0x8110			cmn_reg_69		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'hf0	r/w	cmn_ana_rsvdc[7:0]	reserved bits	
						
	# addr = 0x8114			cmn_reg_70		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	cmn_ana_rsvdd[7:0]	reserved bits	
						
	# addr = 0x8118			cmn_reg_71		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch0[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 0, 112G only	
						
	# addr = 0x811c			cmn_reg_72		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch1[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 1, 112G only	
						
	# addr = 0x8120			cmn_reg_73		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch2[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 2, 112G only	
						
	# addr = 0x8124			cmn_reg_74		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_clktopvddl_ch3[4:0]	Voltage Reference for Slave Regulator of Rx  Clock_TOP Channel 3,112G only	
						
	# addr = 0x8128			cmn_reg_75		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch0[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 0	
						
	# addr = 0x812c			cmn_reg_76		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch1[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 1	
						
	# addr = 0x8130			cmn_reg_77		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch2[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 2	
						
	# addr = 0x8134			cmn_reg_78		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_intpeom_dlleom_ch3[4:0]	Voltage Reference for Slave Regulator of Rx EOM Interpolate(112G) or EOM DLL(56G) Channel 3	
						
	# addr = 0x8138			cmn_reg_79		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch0[4:0]	Voltage Reference for Slave Regulator of Rx div2 Channel 0, 112G only	
						
	# addr = 0x813c			cmn_reg_80		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch1[4:0]	Voltage Reference for Slave Regulator of Rx div2(112G) Channel 1, 112G only	
						
	# addr = 0x8140			cmn_reg_81		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch2[4:0]	Voltage Reference for Slave Regulator of Rx div2(112G) Channel 2, 112G only	
						
	# addr = 0x8144			cmn_reg_82		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_div2_ch3[4:0]	Voltage Reference for Slave Regulator of Rx div2 (112G) Channel 3, 112G only	
						
	# addr = 0x8148			cmn_reg_83		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch0[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 0, 112G only	
						
	# addr = 0x814c			cmn_reg_84		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch1[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 1, 112G only	
						
	# addr = 0x8150			cmn_reg_85		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch2[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 2, 112G only	
						
	# addr = 0x8154			cmn_reg_86		
	[31:8]	0	r/w	RESERVED		
	[7:5]	3'h0	r/w	RESERVED		
	[4:0]	5'h14	r/w	sellv_rx_ctle_ch3[4:0]	Voltage Reference for Slave Regulator of Rx CTLE (112G) Channel 3, 112G only	
						
	# addr = 0x8158			cmn_reg_87	Digital Common Calibration Register 2	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h0	r/w	cmn_dig_scan_ff[7:0]	Common Dig Input Scan Mux Value for Test_mode	
					
	# addr = 0x8400			rx_imp_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r/w	rx_imp_comn_ext_en	TBD	
	6	1'h0	r/w	rx_imp_cmp_ctrl_ext	TBD	
	5	1'h0	r/w	rx_imp_auto_zero_clk_ext	TBD	
	4	1'h0	r	rx_imp_updn_rd	TBD	
	3	1'h0	r/w	rx_imp_top_start	TBD	
	[2:0]	3'h0	r/w	rx_imp_testbus_core_sel[2:0]	TBD	
					
	# addr = 0x8404			rx_imp_1	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h0	r	rx_imp_top_done	TBD	
	[6:0]	0	r/w	RESERVED		
					
	# addr = 0x8408			rx_imp_cal_0	TBD
	[31:8]	0	r/w	RESERVED	
	7	1'h1	r/w	rx_imp_cal_single_en	TBD	
	6	1'h0	r/w	rx_imp_cal_bypass_en	TBD	
	5	1'h0	r/w	rx_imp_cal_dir_inv	TBD	
	[4:2]	3'h0	r/w	rx_imp_cal_single_mode_stepsize[2:0]	TBD	
	[1:0]	2'h0	r/w	rx_imp_cal_updn_toggle_dir_sel[1:0]	TBD	
					
	# addr = 0x840c			rx_imp_cal_1	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	rx_imp_cal_toggle_times[2:0]	TBD	
	4	1'h0	r/w	rx_imp_cal_result_avg_en	TBD	
	[3:1]	3'h1	r/w	rx_imp_cal_auto_zero_clk_h_2m_pulse_cnt[2:0]	TBD	
	0	1'h0	r/w	rx_imp_cal_timeout_chk_dis	TBD	
					
	# addr = 0x8410			rx_imp_cal_2	TBD
	[31:8]	0	r/w	RESERVED	
	[7:0]	8'h4	r/w	rx_imp_cal_sample_pulse_div[7:0]	TBD	
					
	# addr = 0x8414			rx_imp_cal_3	TBD
	[31:8]	0	r/w	RESERVED	
	[7:5]	3'h1	r/w	rx_imp_cal_timeout_steps[2:0]	TBD	
	[4:0]	5'h1f	r/w	rx_imp_cal_val_max[4:0]	TBD	
					
	# addr = 0x8418			rx_imp_cal_4	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r/w	rx_imp_cal_val_min[4:0]	TBD	
	2	1'h0	r/w	rx_imp_cal_indv_ext_en	TBD	
	1	1'h0	r/w	rx_imp_cal_cal_en_ext	TBD	
	0	1'h0	r	rx_imp_cal_cal_done_rd	TBD	
					
	# addr = 0x841c			rx_imp_cal_5	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'he	r/w	rx_imp_cal_result_ext[4:0]	TBD	
	2	1'h0	r	rx_imp_cal_timeout_rd	TBD	
	1	1'h0	r	rx_imp_cal_overflow_rd	TBD	
	0	1'h0	r	rx_imp_cal_underflow_rd	TBD	
					
	# addr = 0x8420			rx_imp_cal_6	TBD
	[31:8]	0	r/w	RESERVED	
	[7:3]	5'h0	r	rx_imp_cal_result_rd[4:0]	TBD	
	[2:0]	0	r/w	RESERVED		
						
	# addr = 0xa200			mcu_control_0	MCU CMN Control Register 0	
	[31:19]	0	r/w	RESERVED		
	18	0	r/w	mcu_ocds_en_cmn	CMN MCU OCDS enable	internal
	17	0	r/w	fw_ready_fm_reg	Firmware ready from register	internal
	16	0	r/w	fw_ready	Firmware ready	internal
	[15:10]	0	r/w	RESERVED		
	9	0	r/w	INIT_XDATA_FROM_PMEM	Initialize Xdata from Program Memory By MCU	
					1: MCU moves xdata from pram to PHY memory	
					0: SoC downloads xdata to PHY	
	8	0	r/w	INIT_DONE_CMN	CMN MCU Initialization Done	
	7	0	r/w	MCU_INIT_DONE	MCU Initialization Done.	
	[6:5]	0	r/w	RESERVED		
	4	0	r/w	MCU_EN_CMN	Enable CMN MCU	
					1 : Enable CMN MCU	
					0 : Disable CMN MCU	
					Do not enable MCU before program is loaded	
	3	0	r/w	MCU_EN_LANE3	Enable MCU Lane 3	
					1 : Enable MCU lane3	
					0 : Disable MCU lane3	
					Do not enable MCU before program is loaded	
	2	0	r/w	MCU_EN_LANE2	Enable MCU Lane 2	
					1 : Enable MCU lane2	
					0 : Disable MCU lane2	
					Do not enable MCU before program is loaded	
	1	0	r/w	MCU_EN_LANE1	Enable MCU Lane 1	
					1 : Enable MCU lane1	
					0 : Disable MCU lane1	
					Do not enable MCU before program is loaded	
	0	0	r/w	MCU_EN_LANE0	Enable MCU Lane 0	
					1 : Enable MCU lane0	
					0 : Disable MCU lane0	
					Do not enable MCU before program is loaded	
						
	# addr = 0xa204			mcu_control_1	MCU CMN Control Register 1	
	31	0	r/w	cmn_mcu_restart	MCU Restart	
					Setting this register 0 then 1 resets and restarts MCU	
	[30:17]	0	r/w	RESERVED		
	16	0	r/w	hold_mcu_cmn	CMN MCU  Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set CMN MCU into hold mode	
					0 : Normal operation	
					0 : Normal operation	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane0	MCU Lane0 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 0 into hold mode	
					0 : Normal operation	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa208			mcu_control_2	MCU CMN Control Register 2	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane1	MCU Lane1 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 1 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa20c			mcu_control_3	MCU CMN Control Register 3	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane2	MCU Lane2 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 2 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa210			mcu_control_4	MCU CMN Control Register 4	
	[31:9]	0	r/w	RESERVED		
	8	0	r/w	hold_mcu_lane3	MCU Lane3 Hold Mode Request	internal
					Force the CPU to stop program execution and enter the Hold Mode	
					1 : Set MCU lane 3 into hold mode	
					0 : Normal operation	
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xa214			MCU_Debug0	MCU CMN Debug Register 0	
	[31:24]	8'h0	r/w	mcu_debug_cmn_3[7:0]	For Firmware Use	internal
	[23:16]	8'h0	r/w	mcu_debug_cmn_2[7:0]	For Firmware Use	internal
	[15:8]	8'h0	r/w	mcu_debug_cmn_1[7:0]	For Firmware Use	internal
	[7:0]	8'h0	r/w	mcu_debug_cmn_0[7:0]	For Firmware Use	internal
						
	# addr = 0xa218			MCU_Debug1	MCU CMN Debug Register 1	
	[31:24]	8'h0	r/w	mcu_debug_cmn_7[7:0]	For Firmware Use	internal
	[23:16]	8'h0	r/w	mcu_debug_cmn_6[7:0]	For Firmware Use	internal
	[15:8]	8'h0	r/w	mcu_debug_cmn_5[7:0]	For Firmware Use	internal
	[7:0]	8'h0	r/w	mcu_debug_cmn_4[7:0]	For Firmware Use	internal
						
	# addr = 0xa21c			memory_control_1	Memory Control Register 1	
	31	1'b0	r/w	sram_ceb_force_enable_cmn	Force all memory CEB to 0 ( enable )	internal
	[30:12]	0	r/w	RESERVED		
	[11:10]	2'h2	r/w	cache_rtsel_cmn[1:0]	CMN Cache Memory Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[9:8]	2'h1	r/w	cache_wtsel_cmn[1:0]	CMN Cache Memory Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[7:6]	2'h2	r/w	iram_rtsel_cmn[1:0]	CMN IRAM Read Timing Control	internal
					RTC[1:0] are Read timing control - Default set to 2'b001. RTC[2] is reserved, default set to 0. RTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes	
	[5:4]	2'h1	r/w	iram_wtsel_cmn[1:0]	CMN IRAM Write Timing Control	internal
					WTC[1:0] are Write timing control - Default set to 2'b001. WTC[2] is reserved, must be set to 0. WTC[2:0] must be registered and modifiable under firmware, software or direct external control. See Application Notes.	
	[3:2]	2'h1	r/w	xram_cmn_wtsel[1:0]	Common Xdata Ram Write Timing Control For Debug Only	internal
	[1:0]	2'h2	r/w	xram_cmn_rtsel[1:0]	Common Xdata Ram Read Timing Control For Debug Only	internal
						
	# addr = 0xa220			memory_control_4	Memory Control Register 4	
	31	0	r	xdata_clear_done_cmn	Xdata memory clear done	
	30	0	r/w	xdata_clear_enable_cmn	Xdata memory clear enable	
	29	1'b1	r/w	xdata_auto_clear_enable_cmn	Xdata memory is clear when cmn MCU is enabled	
	28	0	r/w	IRAM_ECC_2ERR_SET_CMN	Set IRAM MEM ECC For 2 Bit Error	
					Rising edge to set error status	
	27	0	r/w	CACHE_ECC_2ERR_SET_CMN	Set Cache Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	26	0	r/w	XDATA_ECC_2ERR_SET_CMN	Set Xdata Mem ECC For 2 Bit Error	
					Rising edge to set error status	
	25	0	r/w	IRAM_ECC_1ERR_SET_CMN	Set IRAM MEM ECC For 1 Bit Error	
					Rising edge to set error status	
	24	0	r/w	CACHE_ECC_1ERR_SET_CMN	Set Cache Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	23	0	r/w	XDATA_ECC_1ERR_SET_CMN	Set Xdata Mem ECC For 1 Bit Error	
					Rising edge to set error status	
	22	0	r/w	IRAM_ECC_2ERR_CLEAR_CMN	IRAM MEM ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	21	0	r/w	CACHE_ECC_2ERR_CLEAR_CMN	Cache Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	20	0	r/w	XDATA_ECC_2ERR_CLEAR_CMN	Xdata Mem ECC For 2 Bit Error Clear	
					Set 1 to clear error status	
	19	0	r/w	IRAM_ECC_1ERR_CLEAR_CMN	IRAM MEM ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	18	0	r/w	CACHE_ECC_1ERR_CLEAR_CMN	Cache Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	17	0	r/w	XDATA_ECC_1ERR_CLEAR_CMN	Xdata Mem ECC For 1 Bit Error Clear	
					Set 1 to clear error status	
	16	0	r/w	IRAM_ECC_2ERR_ENABLE_CMN	IRAM MEM ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	15	0	r/w	CACHE_ECC_2ERR_ENABLE_CMN	Cache Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	14	0	r/w	XDATA_ECC_2ERR_ENABLE_CMN	Xdata Mem ECC Enable For 2 Bit Error	
					1: Enable	
					0: Disable	
	13	0	r/w	IRAM_ECC_1ERR_ENABLE_CMN	IRAM MEM ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	12	0	r/w	CACHE_ECC_1ERR_ENABLE_CMN	Cache Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	11	0	r/w	XDATA_ECC_1ERR_ENABLE_CMN	Xdata Mem ECC Enable For 1 Bit Error	
					1: Enable	
					0: Disable	
	10	0	r	IRAM_ECC_2ERR_CMN	IRAM MEM ECC 2 Bits Error Detected	
	9	0	r	CACHE_ECC_2ERR_CMN	Cache Mem ECC 2 Bits Error Detected	
	8	0	r	XDATA_ECC_2ERR_CMN	Xdata Mem ECC 2 Bits Error Detected	
	7	0	r	IRAM_ECC_1ERR_CMN	IRAM MEM ECC 1 Bit Error Detected	
	6	0	r	CACHE_ECC_1ERR_CMN	Cache Mem ECC 1 Bit Error Detected	
	5	0	r	XDATA_ECC_1ERR_CMN	Xdata Mem ECC 1 Bit Error Detected	
	[4:3]	0	r/w	RESERVED		
	2	1	r/w	ecc_enable	Enable Memory ECC Function	internal
					1: Enable Memory ECC Function	
					0: Disable Memory ECC Function	
	[1:0]	0	r/w	RESERVED		
						
	# addr = 0xa224			mcu_info_0	MCU Information Register 0	
	[31:0]	32'h0	r/w	set_mcu_command_lane0[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa228			mcu_info_1	MCU Information Register 1	
	[31:0]	32'h0	r/w	set_mcu_command_lane1[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa22c			mcu_info_2	MCU Information Register 2	
	[31:0]	32'h0	r/w	set_mcu_command_lane2[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
					[8] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
						
	# addr = 0xa230			mcu_info_3	MCU Information Register 3	
	[31:0]	32'h0	r/w	set_mcu_command_lane3[31:0]	For Firmware Use	internal
					[0] : POWERUP_SIMPLE	
					   1= power up simple	
					   0= normal (default)	
					[1] : FORCE_EXIT_CAL	
					   1= forced exit calibration	
					   0= normal (default) 	
					[4:2] : BYPASS_DELAY (number)	
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
					[5] : BYPASS_power on_DELAY	
					   1=bypass power on delay	
					   0=normal (default)	
					[6] : BYPASS_XDAT_INIT	
					   1=bypass xdat_init for xdat_cmn, xdat_lane (default=0)	
					   0=normal (default)	
					[7] : BYPASS_speed table_LOAD	
					   1=bypass speed table load	
					   0=normal (default)	
					[8] : Check_Speed_Table_Load	
					   1=check speed table enable	
					   FW sweeps all the speed table value by using mcu_debug**:	
					     MCU_DEBUG2_LANE = table index count for each gen 	
					     MCU_DEBUG4_LANE = gen 	
					     MCU_DEBUG3_LANE = speed data value	
					   0=normal (default)	
						
	# addr = 0xa234			mem_cmn_ecc_err_address0	MEMORY CMN ECC ERROR ADDR	
	[31:24]	0	r	CACHE_ECC_ERR_ADDR_CMN[7:0]	Cache LANE ECC Error Address	
	[23:16]	0	r	IRAM_ECC_ERR_ADDR_CMN[7:0]	Iram LANE ECC Error Address	
	[15:9]	0	r/w	RESERVED		
	[8:0]	0	r	XDATA_ECC_ERR_ADDR_CMN[8:0]	Xdata LANE ECC Error Address	
						
	# addr = 0xa238			ana_if_cmn_reg0	Analog Interface Register 0	
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r/w	ana_reg_cmn_wd[7:0]	Common Analog Register WD Input	internal
					Force analog input REG_CMN_WD_BOT and REG_CMN_WD_BOT when register ana_reg_cmn_force is 1 	
	[15:8]	0	r	ana_reg_cmn_rd_out[7:0]	Common Analog Register RD_OUT Output	internal
	[7:4]	0	r/w	RESERVED		
	3	0	r/w	ana_reg_cmn_rst	Common Analog Register RST Input	internal
					Force analog input REG_CMN_RST_BOT and REG_CMN_RST_BOT when register ana_reg_cmn_force is 1 	
	2	0	r/w	ana_reg_cmn_we	Common Analog Register WE Input	internal
					Force analog input REG_CMN_WE_BOT and REG_CMN_WE_BOT when register ana_reg_cmn_force is 1 	
	1	0	r/w	ana_reg_cmn_re	Common Analog Register RE Input	internal
					Force analog input REG_CMN_RE_BOT and REG_CMN_RE_BOT when register ana_reg_cmn_force is 1 	
	0	0	r/w	ana_reg_cmn_force	Common Analog Register Force	internal
					Force analog CMN register control	
						
	# addr = 0xa23c			ana_if_cmn_reg1	Analog Interface Register 1	
	[31:17]	0	r/w	RESERVED		
	[16:8]	0	r/w	ana_reg_cmn_addr[8:0]	Common Analog Register ADDR Input	internal
					Force analog input REG_CMN_ADDR_BOT and REG_CMN_ADDR_TOP when register ana_reg_cmn_force is 1 	
	[7:6]	0	r/w	RESERVED		
	[5:3]	3'h3	r/w	ana_reg_hd_dly_sel[2:0]	Analog Register Hold Time Select	internal
	[2:0]	3'h3	r/w	ana_reg_su_dly_sel[2:0]	Analog Register Setup Time Select	internal
						
	# addr = 0xa240			ana_if_cmn_reg2	Analog Interface Register 2	
	[31:24]	0	r/w	ana_reg_pll_wd_cmn0[7:0]	Force PLL Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_rd_out_cmn0[7:0]	PLL Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_rst_cmn0	Force PLL Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	12	0	r/w	ana_reg_pll_we_cmn0	Force PLL Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	11	0	r/w	ana_reg_pll_re_cmn0	Force PLL Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	10	0	r/w	ana_reg_pll_force_cmn0	PLL Analog Register Force	internal
					Force Analog PLL Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[9:0]	0	r/w	ana_reg_pll_addr_cmn0[9:0]	Force PLL Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
						
	# addr = 0xa244			ana_if_cmn_reg3	Analog Interface Register 3	
	[31:24]	0	r/w	ana_reg_pll_wd_cmn1[7:0]	Force PLL Analog Register WD PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	[23:16]	0	r	ana_reg_pll_rd_out_cmn1[7:0]	PLL Analog Register RD_OUT Output	internal
	[15:14]	0	r/w	RESERVED		
	13	0	r/w	ana_reg_pll_rst_cmn1	Force PLL Analog Register RST PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	12	0	r/w	ana_reg_pll_we_cmn1	Force PLL Analog Register WE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	11	0	r/w	ana_reg_pll_re_cmn1	Force PLL Analog Register RE PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
	10	0	r/w	ana_reg_pll_force_cmn1	PLL Analog Register Force	internal
					Force Analog PLL Lane Register PIN Control	
					1: Enable	
					0: Disable	
	[9:0]	0	r/w	ana_reg_pll_addr_cmn1[9:0]	Force PLL Analog Register ADDR PIN	internal
					This register is valid when register ana_reg_pll_force_lane is 1	
						
	# addr = 0xa248			mcu_sync1	MCU Sync 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	mcu_local_ack	External MCU Local Acknowledge	internal
	[23:16]	0	r/w	mcu_local_status[7:0]	External MCU Local Status	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_local_req	External MCU Local Request	internal
	[7:0]	0	r/w	mcu_local_command[7:0]	External MCU Local Command	internal
						
	# addr = 0xa24c			mcu_sync2	MCU Sync 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r	mcu_remote_ack_rd	External MCU Remote Acknowledge	internal
	[23:16]	0	r	mcu_remote_status_rd[7:0]	External MCU Remote Status	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r	mcu_remote_req_rd	External MCU Remote Request	internal
	[7:0]	0	r	mcu_remote_command_rd[7:0]	External MCU Remote Command	internal
						
	# addr = 0xa250			mcu_sync3	MCU Sync 3	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	mcu_remote_status_fm_reg	Force mcu_remote_status from registers	internal
	27	0	r/w	mcu_remote_req_fm_reg	Force mcu_remote_req from register	internal
	26	0	r/w	mcu_remote_command_fm_reg	Force mcu_remote_command[7:0] from register	internal
	25	0	r/w	mcu_remote_ack_fm_reg	Force mcu_remote_ack from register	internal
	24	0	r/w	mcu_remote_ack	MCU Remote Acknowledge	internal
	[23:16]	0	r/w	mcu_remote_status[7:0]	MCU Remote Status	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	mcu_remote_req	MCU Remote Request	internal
	[7:0]	0	r/w	mcu_remote_command[7:0]	MCU Remote Command	internal
						
	# addr = 0xa254			cmn_irq	cmn irq	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_timer3_cmn_isr	CMN MCU Timer3 IRQ ISR	internal
	4	0	r/w	int_timer2_cmn_isr	CMN MCU Timer2 IRQ ISR	internal
	3	0	r/w	int_timer1_cmn_isr	CMN MCU Timer1 IRQ ISR	internal
	2	0	r/w	int_timer0_cmn_isr	CMN MCU Timer0 IRQ ISR	internal
	1	0	r/w	mcu_remote_ack_isr	External MCU Remote Acknowledge Interrupt	internal
	0	0	r/w	mcu_remote_req_isr	External MCU Remote Request Interrupt	internal
						
	# addr = 0xa258			cmn_irq_mask	cmn irq mask	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_timer3_cmn_mask	CMN MCU Timer3 IRQ Mask	internal
	4	0	r/w	int_timer2_cmn_mask	CMN MCU Timer2 IRQ Mask	internal
	3	0	r/w	int_timer1_cmn_mask	CMN MCU Timer1 IRQ Mask	internal
	2	0	r/w	int_timer0_cmn_mask	CMN MCU Timer0 IRQ Mask	internal
	1	0	r/w	mcu_remote_ack_mask	External MCU Remote Acknowledge Interrupt Mask	internal
	0	0	r/w	mcu_remote_req_mask	External MCU Remote Request Interrupt Mask	internal
						
	# addr = 0xa25c			cmn_irq_clear	cmn irq clear	
	[31:6]	0	r/w	RESERVED		
	5	0	r/w	int_timer3_cmn_isr_clear	CMN Timer3 IRQ ISR Clear	internal
	4	0	r/w	int_timer2_cmn_isr_clear	CMN Timer2 IRQ ISR Clear	internal
	3	0	r/w	int_timer1_cmn_isr_clear	CMN Timer1 IRQ ISR Clear	internal
	2	0	r/w	int_timer0_cmn_isr_clear	CMN Timer0 IRQ ISR Clear	internal
	1	0	r/w	mcu_remote_ack_isr_clear	External MCU Remote Acknowledge Interrupt Clear	internal
	0	0	r/w	mcu_remote_req_isr_clear	External MCU Remote Request Interrupt Clear	internal
						
	# addr = 0xa260			mcu_addr_reg	CMN MCU Address 	
	[31:18]	0	r/w	RESERVED		
	[17:0]	0	r	memaddr_cmn[17:0]	CMN MCU instruction address read out	
						
	# addr = 0xa264			cmn_mcu_int_reg0	CMN MCU INT0 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int0_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT0	
	16	0	r/w	int0_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT0	
	15	0	r/w	int0_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT0	
	14	0	r/w	int0_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT0	
	13	0	r/w	int0_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT0	
	12	0	r/w	int0_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT0	
	11	0	r/w	int0_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT0	
	10	0	r/w	int0_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT0	
	9	0	r/w	int0_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT0	
	8	0	r/w	int0_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT0	
	7	0	r/w	int0_mcu_remote_req_int_en	mcu_remote_req_int enable for INT0	
	6	0	r/w	int0_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT0	
	5	0	r/w	int0_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT0	
	4	0	r/w	int0_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT0	
	3	0	r/w	int0_lane3_int_int_en	lane3_int_int enable for INT0	
	2	0	r/w	int0_lane2_int_int_en	lane2_int_int enable for INT0	
	1	0	r/w	int0_lane1_int_int_en	lane1_int_int enable for INT0	
	0	0	r/w	int0_lane0_int_int_en	lane0_int_int enable for INT0	
						
	# addr = 0xa268			cmn_mcu_int_reg1	CMN MCU INT1 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int1_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT1	
	16	0	r/w	int1_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT1	
	15	0	r/w	int1_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT1	
	14	0	r/w	int1_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT1	
	13	0	r/w	int1_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT1	
	12	0	r/w	int1_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT1	
	11	0	r/w	int1_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT1	
	10	0	r/w	int1_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT1	
	9	0	r/w	int1_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT1	
	8	0	r/w	int1_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT1	
	7	0	r/w	int1_mcu_remote_req_int_en	mcu_remote_req_int enable for INT1	
	6	0	r/w	int1_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT1	
	5	0	r/w	int1_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT1	
	4	0	r/w	int1_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT1	
	3	0	r/w	int1_lane3_int_int_en	lane3_int_int enable for INT1	
	2	0	r/w	int1_lane2_int_int_en	lane2_int_int enable for INT1	
	1	0	r/w	int1_lane1_int_int_en	lane1_int_int enable for INT1	
	0	0	r/w	int1_lane0_int_int_en	lane0_int_int enable for INT1	
						
	# addr = 0xa26c			cmn_mcu_int_reg2	CMN MCU INT2 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int2_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT2	
	16	0	r/w	int2_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT2	
	15	0	r/w	int2_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT2	
	14	0	r/w	int2_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT2	
	13	0	r/w	int2_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT2	
	12	0	r/w	int2_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT2	
	11	0	r/w	int2_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT2	
	10	0	r/w	int2_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT2	
	9	0	r/w	int2_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT2	
	8	0	r/w	int2_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT2	
	7	0	r/w	int2_mcu_remote_req_int_en	mcu_remote_req_int enable for INT2	
	6	0	r/w	int2_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT2	
	5	0	r/w	int2_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT2	
	4	0	r/w	int2_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT2	
	3	0	r/w	int2_lane3_int_int_en	lane3_int_int enable for INT2	
	2	0	r/w	int2_lane2_int_int_en	lane2_int_int enable for INT2	
	1	0	r/w	int2_lane1_int_int_en	lane1_int_int enable for INT2	
	0	0	r/w	int2_lane0_int_int_en	lane0_int_int enable for INT2	
						
	# addr = 0xa270			cmn_mcu_int_reg3	CMN MCU INT3 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int3_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT3	
	16	0	r/w	int3_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT3	
	15	0	r/w	int3_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT3	
	14	0	r/w	int3_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT3	
	13	0	r/w	int3_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT3	
	12	0	r/w	int3_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT3	
	11	0	r/w	int3_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT3	
	10	0	r/w	int3_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT3	
	9	0	r/w	int3_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT3	
	8	0	r/w	int3_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT3	
	7	0	r/w	int3_mcu_remote_req_int_en	mcu_remote_req_int enable for INT3	
	6	0	r/w	int3_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT3	
	5	0	r/w	int3_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT3	
	4	0	r/w	int3_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT3	
	3	0	r/w	int3_lane3_int_int_en	lane3_int_int enable for INT3	
	2	0	r/w	int3_lane2_int_int_en	lane2_int_int enable for INT3	
	1	0	r/w	int3_lane1_int_int_en	lane1_int_int enable for INT3	
	0	0	r/w	int3_lane0_int_int_en	lane0_int_int enable for INT3	
						
	# addr = 0xa274			cmn_mcu_int_reg4	CMN MCU INT4 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int4_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT4	
	16	0	r/w	int4_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT4	
	15	0	r/w	int4_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT4	
	14	0	r/w	int4_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT4	
	13	0	r/w	int4_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT4	
	12	0	r/w	int4_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT4	
	11	0	r/w	int4_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT4	
	10	0	r/w	int4_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT4	
	9	0	r/w	int4_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT4	
	8	0	r/w	int4_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT4	
	7	0	r/w	int4_mcu_remote_req_int_en	mcu_remote_req_int enable for INT4	
	6	0	r/w	int4_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT4	
	5	0	r/w	int4_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT4	
	4	0	r/w	int4_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT4	
	3	0	r/w	int4_lane3_int_int_en	lane3_int_int enable for INT4	
	2	0	r/w	int4_lane2_int_int_en	lane2_int_int enable for INT4	
	1	0	r/w	int4_lane1_int_int_en	lane1_int_int enable for INT4	
	0	0	r/w	int4_lane0_int_int_en	lane0_int_int enable for INT4	
						
	# addr = 0xa278			cmn_mcu_int_reg5	CMN MCU INT5 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int5_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT5	
	16	0	r/w	int5_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT5	
	15	0	r/w	int5_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT5	
	14	0	r/w	int5_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT5	
	13	0	r/w	int5_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT5	
	12	0	r/w	int5_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT5	
	11	0	r/w	int5_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT5	
	10	0	r/w	int5_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT5	
	9	0	r/w	int5_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT5	
	8	0	r/w	int5_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT5	
	7	0	r/w	int5_mcu_remote_req_int_en	mcu_remote_req_int enable for INT5	
	6	0	r/w	int5_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT5	
	5	0	r/w	int5_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT5	
	4	0	r/w	int5_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT5	
	3	0	r/w	int5_lane3_int_int_en	lane3_int_int enable for INT5	
	2	0	r/w	int5_lane2_int_int_en	lane2_int_int enable for INT5	
	1	0	r/w	int5_lane1_int_int_en	lane1_int_int enable for INT5	
	0	0	r/w	int5_lane0_int_int_en	lane0_int_int enable for INT5	
						
	# addr = 0xa27c			cmn_mcu_int_reg6	CMN MCU INT6 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int6_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT6	
	16	0	r/w	int6_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT6	
	15	0	r/w	int6_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT6	
	14	0	r/w	int6_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT6	
	13	0	r/w	int6_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT6	
	12	0	r/w	int6_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT6	
	11	0	r/w	int6_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT6	
	10	0	r/w	int6_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT6	
	9	0	r/w	int6_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT6	
	8	0	r/w	int6_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT6	
	7	0	r/w	int6_mcu_remote_req_int_en	mcu_remote_req_int enable for INT6	
	6	0	r/w	int6_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT6	
	5	0	r/w	int6_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT6	
	4	0	r/w	int6_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT6	
	3	0	r/w	int6_lane3_int_int_en	lane3_int_int enable for INT6	
	2	0	r/w	int6_lane2_int_int_en	lane2_int_int enable for INT6	
	1	0	r/w	int6_lane1_int_int_en	lane1_int_int enable for INT6	
	0	0	r/w	int6_lane0_int_int_en	lane0_int_int enable for INT6	
						
	# addr = 0xa280			cmn_mcu_int_reg7	CMN MCU INT7 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int7_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT7	
	16	0	r/w	int7_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT7	
	15	0	r/w	int7_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT7	
	14	0	r/w	int7_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT7	
	13	0	r/w	int7_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT7	
	12	0	r/w	int7_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT7	
	11	0	r/w	int7_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT7	
	10	0	r/w	int7_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT7	
	9	0	r/w	int7_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT7	
	8	0	r/w	int7_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT7	
	7	0	r/w	int7_mcu_remote_req_int_en	mcu_remote_req_int enable for INT7	
	6	0	r/w	int7_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT7	
	5	0	r/w	int7_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT7	
	4	0	r/w	int7_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT7	
	3	0	r/w	int7_lane3_int_int_en	lane3_int_int enable for INT7	
	2	0	r/w	int7_lane2_int_int_en	lane2_int_int enable for INT7	
	1	0	r/w	int7_lane1_int_int_en	lane1_int_int enable for INT7	
	0	0	r/w	int7_lane0_int_int_en	lane0_int_int enable for INT7	
						
	# addr = 0xa284			cmn_mcu_int_reg8	CMN MCU INT8 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int8_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT8	
	16	0	r/w	int8_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT8	
	15	0	r/w	int8_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT8	
	14	0	r/w	int8_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT8	
	13	0	r/w	int8_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT8	
	12	0	r/w	int8_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT8	
	11	0	r/w	int8_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT8	
	10	0	r/w	int8_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT8	
	9	0	r/w	int8_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT8	
	8	0	r/w	int8_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT8	
	7	0	r/w	int8_mcu_remote_req_int_en	mcu_remote_req_int enable for INT8	
	6	0	r/w	int8_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT8	
	5	0	r/w	int8_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT8	
	4	0	r/w	int8_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT8	
	3	0	r/w	int8_lane3_int_int_en	lane3_int_int enable for INT8	
	2	0	r/w	int8_lane2_int_int_en	lane2_int_int enable for INT8	
	1	0	r/w	int8_lane1_int_int_en	lane1_int_int enable for INT8	
	0	0	r/w	int8_lane0_int_int_en	lane0_int_int enable for INT8	
						
	# addr = 0xa288			cmn_mcu_int_reg9	CMN MCU INT9 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int9_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT9	
	16	0	r/w	int9_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT9	
	15	0	r/w	int9_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT9	
	14	0	r/w	int9_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT9	
	13	0	r/w	int9_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT9	
	12	0	r/w	int9_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT9	
	11	0	r/w	int9_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT9	
	10	0	r/w	int9_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT9	
	9	0	r/w	int9_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT9	
	8	0	r/w	int9_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT9	
	7	0	r/w	int9_mcu_remote_req_int_en	mcu_remote_req_int enable for INT9	
	6	0	r/w	int9_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT9	
	5	0	r/w	int9_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT9	
	4	0	r/w	int9_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT9	
	3	0	r/w	int9_lane3_int_int_en	lane3_int_int enable for INT9	
	2	0	r/w	int9_lane2_int_int_en	lane2_int_int enable for INT9	
	1	0	r/w	int9_lane1_int_int_en	lane1_int_int enable for INT9	
	0	0	r/w	int9_lane0_int_int_en	lane0_int_int enable for INT9	
						
	# addr = 0xa28c			cmn_mcu_int_reg10	CMN MCU INT10 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int10_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT10	
	16	0	r/w	int10_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT10	
	15	0	r/w	int10_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT10	
	14	0	r/w	int10_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT10	
	13	0	r/w	int10_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT10	
	12	0	r/w	int10_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT10	
	11	0	r/w	int10_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT10	
	10	0	r/w	int10_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT10	
	9	0	r/w	int10_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT10	
	8	0	r/w	int10_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT10	
	7	0	r/w	int10_mcu_remote_req_int_en	mcu_remote_req_int enable for INT10	
	6	0	r/w	int10_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT10	
	5	0	r/w	int10_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT10	
	4	0	r/w	int10_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT10	
	3	0	r/w	int10_lane3_int_int_en	lane3_int_int enable for INT10	
	2	0	r/w	int10_lane2_int_int_en	lane2_int_int enable for INT10	
	1	0	r/w	int10_lane1_int_int_en	lane1_int_int enable for INT10	
	0	0	r/w	int10_lane0_int_int_en	lane0_int_int enable for INT10	
						
	# addr = 0xa290			cmn_mcu_int_reg11	CMN MCU INT11 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int11_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT11	
	16	0	r/w	int11_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT11	
	15	0	r/w	int11_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT11	
	14	0	r/w	int11_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT11	
	13	0	r/w	int11_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT11	
	12	0	r/w	int11_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT11	
	11	0	r/w	int11_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT11	
	10	0	r/w	int11_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT11	
	9	0	r/w	int11_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT11	
	8	0	r/w	int11_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT11	
	7	0	r/w	int11_mcu_remote_req_int_en	mcu_remote_req_int enable for INT11	
	6	0	r/w	int11_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT11	
	5	0	r/w	int11_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT11	
	4	0	r/w	int11_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT11	
	3	0	r/w	int11_lane3_int_int_en	lane3_int_int enable for INT11	
	2	0	r/w	int11_lane2_int_int_en	lane2_int_int enable for INT11	
	1	0	r/w	int11_lane1_int_int_en	lane1_int_int enable for INT11	
	0	0	r/w	int11_lane0_int_int_en	lane0_int_int enable for INT11	
						
	# addr = 0xa294			cmn_mcu_int_reg12	CMN MCU INT12 Register	
	[31:18]	0	r/w	RESERVED		
	17	0	r/w	int12_refclk_dis_lane3_int_en	Enable Refclk_dis_lane3_int For INT12	
	16	0	r/w	int12_refclk_dis_lane2_int_en	Enable Refclk_dis_lane0_int For INT12	
	15	0	r/w	int12_refclk_dis_lane1_int_en	Enable Refclk_dis_lane0_int For INT12	
	14	0	r/w	int12_refclk_dis_lane0_int_en	Enable Refclk_dis_lane0_int For INT12	
	13	0	r/w	int12_sft_rst_cmn_chg_rising_int_en	sft_rst_cmn_chg_rising_int enable for INT12	
	12	0	r/w	int12_sft_rst_cmn_chg_falling_int_en	sft_rst_cmn_chg_falling_int enable for INT12	
	11	0	r/w	int12_int_timer3_cmn_int_en	int_timer3_cmn_int enable for INT12	
	10	0	r/w	int12_int_timer2_cmn_int_en	int_timer2_cmn_int enable for INT12	
	9	0	r/w	int12_int_timer1_cmn_int_en	int_timer1_cmn_int enable for INT12	
	8	0	r/w	int12_int_timer0_cmn_int_en	int_timer0_cmn_int enable for INT12	
	7	0	r/w	int12_mcu_remote_req_int_en	mcu_remote_req_int enable for INT12	
	6	0	r/w	int12_mcu_remote_ack_int_en	mcu_remote_ack_int enable for INT12	
	5	0	r/w	int12_phy_mcu_remote_ack_int_en	phy_mcu_remote_ack_int enable for INT12	
	4	0	r/w	int12_phy_mcu_remote_req_int_en	phy_mcu_remote_req_int enable for INT12	
	3	0	r/w	int12_lane3_int_int_en	lane3_int_int enable for INT12	
	2	0	r/w	int12_lane2_int_int_en	lane2_int_int enable for INT12	
	1	0	r/w	int12_lane1_int_int_en	lane1_int_int enable for INT12	
	0	0	r/w	int12_lane0_int_int_en	lane0_int_int enable for INT12	
						
	# addr = 0xa298			cmn_mcu_status_reg0	CMN MCU status register 0	
	[31:0]	0	r/w	mcu_status0_cmn[31:0]	CMN MCU status register 0	
						
	# addr = 0xa29c			cmn_mcu_status_reg1	CMN MCU status register 1	
	[31:0]	0	r/w	mcu_status1_cmn[31:0]	CMN MCU status register 1	
						
	# addr = 0xa2a0			cmn_mcu_status_reg2	CMN MCU status register 2	
	[31:0]	0	r/w	mcu_status2_cmn[31:0]	CMN MCU status register 2	
						
	# addr = 0xa2a4			cmn_mcu_status_reg3	CMN MCU status register 3	
	[31:0]	0	r/w	mcu_status3_cmn[31:0]	CMN MCU status register 3	
						
	# addr = 0xa300			test0	Common Test Registers 0	
	[31:16]	16'h0	r/w	dig_rsvd0[15:0]	Digital Reserved Registers 0	internal
	[15:0]	16'h0	r/w	dig_int_rsvd0[15:0]	Digital Internal Reserved Registers 0	internal
						
	# addr = 0xa304			test1	Common Test Registers 1	
	[31:16]	16'h0	r/w	ana_cmn_rsvd0[15:0]	Analog Common Reserved Registers 0	internal
	[15:0]	16'h0	r/w	ana_cmn_rsvd1[15:0]	Analog Common Reserved Registers 1	internal
						
	# addr = 0xa308			test2	Common Test Registers 2	
	31	0	r/w	stresstest_en	Stress Test Enable	internal
					This is used for analog port STRESSTEST_EN in normal function mode	
					0: Normal voltage	
					1: Voltage stress test	
	30	0	r/w	RESERVED		
	[29:24]	0	r/w	TESTBUS_SEL_LO0_CMN[5:0]	Second Level Test Bus Selection For Testbus Result	
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[23:22]	0	r/w	RESERVED		
	[21:16]	0	r/w	testbus_sel_lo1_cmn[5:0]	Second Level Test Bus Selection For Optional Testbus Result	internal
					Selects Module Level Signals. Refer To The Testbus Structure Document For Details	
	[15:0]	16'hff00	r/w	ana_cmn_ana_rsvd_in[15:0]	Analog CMN_ANA_RSVD_IN Input	internal
						
	# addr = 0xa30c			test3	Common Test Registers 3	
	[31:29]	0	r/w	TESTBUS_LANE_SEL0[2:0]	Lane Selection For Testbus Result	
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[28:23]	0	r/w	RESERVED		
	[22:20]	0	r/w	testbus_lane_sel1[2:0]	Lane Selection For Optional Testbus Result	internal
					3'b000 : Lane 0	
					3'b001 : Lane 1	
					3'b010 : Lane 2	
					3'b011 : Lane 3	
	[19:14]	0	r/w	RESERVED		
	13	0	r/w	TESTBUS_HI8BSEL_8BMODE	Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.	
					0: The 8 LSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
					1: The 8 MSB of the 16 bit test bus is sent to PIN_DIG_TEST_BUS[7:0]	
	[12:8]	0	r/w	RESERVED		
	[7:4]	0	r/w	testbus_sel_order0[3:0]	Rotate Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
	[3:0]	0	r/w	testbus_sel_order1[3:0]	Rotate Optional Testbus Order To The Left	internal
					0: [15:0]	
					1: [14:0][15]	
					2: [13:0][15:14]	
					. . .	
						
	# addr = 0xa310			test4	Common Test Registers 4	
	[31:16]	0	r/w	testbus_sel_swap[15:0]	Select Which Testbus Result And Optional Testbus Result To Be Swapped	internal
					0: Select Testbus	
					1: Select Optional Testbus	
	[15:0]	16'h0	r	DIG_TEST_BUS[15:0]	Digital Test Bus Register Read Out.	
					User Can Read The Selected 16-bit Testbus Value From This Register.	
					Provides internal status signals or flags selected by testbus_sel_hi0[5:0], testbus_sel_lo0[5:0]	
						
	# addr = 0xa314			test5	Common Test Registers 5	
	[31:14]	0	r/w	RESERVED		
	[13:8]	6'h0	r/w	TESTBUS_SEL_HI0_CMN[5:0]	First Level Test Bus Selection For Testbus Result	
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
	[7:6]	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	testbus_sel_hi1_cmn[5:0]	First Level Test Bus Selection For Opitional Testbus Result. 	internal
					Selects The Module Of Test Bus. Refer To The Testbus Structure Document For Details	
						
	# addr = 0xa318			system	Common System Registers	
	[31:29]	3'h0	r/w	LANE_SEL[2:0]	Register Lane Selection.	
					These registers select which lane to program.	
					3'b000: First lane	
					3'b001: Second lane	
					Others: N-1 lane	
	28	0	r/w	RESERVED		
	27	1	r/w	BROADCAST	Register Broadcast Mode.	
					This register indicates that the PHY is in Broadcast mode	
					0: Not in Broadcast mode. Program LANE_SEL[2:0] To access each lane.	
					1: APB and SIF Broadcast to all lanes. LANE_SEL[2:0] is ignored.	
	[26:24]	3'h4	r/w	PHY_MODE[2:0]	PHY Mode	
					These registers select the current PHY mode	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	23	0	r/w	PHY_ISOLATE_MODE	PHY Isolate Mode	
					0: PHY is in Normal mode	
					1: PHY is in Isolation mode. (This is used to isolate the PHY from outside logic to test it in standalone mode.)	
	22	0	r/w	RESERVED		
	21	0	r/w	SFT_RST_NO_REG_CMN	Software Reset For Internal Logic.	
					Soft reset internal logic except control registers. It shall be set to 0 to release reset	
					0: Not reset	
					1: Reset	
	20	0	r/w	SFT_RST_ONLY_REG	PHY Register Soft Reset With Auto Clear.	
					This register resets all PHY registers to default values including itself. It doesn't reset any PHY state machines. After this register is set to 1h, it is cleared back to 0h automatically. This field is ORed with PIN_RESET to generate a reset for all PHY registers. 	
					0: No reset	
					1: Reset	
	19	0	r/w	PHY_MODE_FM_REG	PHY Mode Select From Registers	
					PHY mode is determined by register instead of input pins	
					1'b1 : PHY mode is determined by register PHY_MODE[2:0]	
					1'b0 : PHY mode is determined by PIN_PHY_MODE[2:0]	
	[18:16]	3'h4	r	pin_phy_mode_rd[2:0]	PHY Mode Result From Either Register PHY_MODE[2:0] Or PIN_PHY_MODE[2:0]	internal
					These registers show the result of phy mode	
					3'b000: SATA	
					3'b001: SAS	
					3'b010: RESERVED	
					3'b011: PCIE	
					3'b100: SERDES	
					3'b101: USB3	
					All other values: modes currently not supported.	
	[15:13]	0	r/w	RESERVED		
	12	0	r/w	spd_cfg_fm_reg	PHY Speed Config From Register Enable	internal
	[11:8]	4'h0	r/w	spd_cfg[3:0]	PHY Speed Config From Register Value	internal
	[7:5]	0	r/w	RESERVED		
	[4:1]	4'h0	r	pin_spd_cfg_rd[3:0]	PHY Speed Config Read Value From PIN_SPD_CFG	internal
	0	0	r/w	rst_reg_clk_cmn	Reset Common Control Registers	internal
					1: Reset	
					0: Not reset	
						
	# addr = 0xa31c			pm_cmn_reg1	Power Control Common Register 1	
	31	0	r/w	RESERVED		
	30	0	r/w	ana_pu_bg_force	Analog PU_BG Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register pu_bg	
	29	0	r	pin_pu_ivref_rd	Internal Pu_ivref Read Value	internal
	28	0	r/w	ana_pu_bg	Power Up Analog BG	internal
					1: Power up analog BG	
					0: Power down analog BG	
	[27:26]	2'h2	r/w	BEACON_DIVIDER[1:0]	Clock Beacon Divider.	internal
					The beacon frequency is 1/(beacon_divider + 1)/6 of MCU clock frequency.	
					2'h0: Beacon frequency is 1/6 of MCU clock.	
					2'h1: Beacon frequency is 1/12 of MCU clock.	
					2'h2: Beacon frequency is 1/18 of MCU clock.	
					2'h3: Reserved	
	25	0	r/w	RESERVED		
	24	0	r/w	RESERVED		
	23	0	r/w	ana_pu_ivref_force	Analog PU_IVREF Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref	
	22	0	r/w	RESERVED		
	21	0	r/w	ana_pu_ivref_dly1_force	Analog PU_IVREF_DLY1 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly1	
	20	0	r	pu_pll_or	Logic OR Of All PU PLL Value	internal
					This register indicates any PIN_PU_PLL is high in multiple lane design	
					1'b0: All PIN_PU_PLL is low	
					1'b1: At least one PIN_PU_PLL is high	
	19	0	r/w	ana_pu_ivref_dly2_force	PU_IVREF_DLY2 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly2	
	18	0	r/w	RESERVED		
	17	0	r/w	ana_pu_ivref_dly3_force	PU_IVREF_DLY3 Control Force Selection	internal
					0: Controlled by internal logic	
					1: Use register ana_pu_ivref_dly3	
	16	0	r/w	RESERVED		
	[15:8]	8'h95	r/w	CNT_INI[7:0]	Clock 1M Divider For Power Control	internal
					The clock for internal power control logic is 1/(beacon_divider + 1)/(cnt_ini+1) of MCU clock frequency.	
					Set correct register value to make this clock has frequency of 1M. This is mainly for Tx detect Rx discharge time measurement.	
	7	0	r	pu_bg_rdy_rd	PIN BG READY Value Read	internal
	6	0	r/w	ana_refclk_sel	Reference Clock Selection	internal
					0: Reference clock comes from group 1 REFCLKC_IN_RXSIDE/REFCLKC_IN_TXSIDE	
					1: Reference clock comes from group 2 REFCLKC_IN_RXSIDE_G2/REFCLKC_IN_TXSIDE_G2	
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r	pu_bg_fell	PU_BG Fell	internal
					PU_BG falling edge was captured. This register is used by firmware.	
	2	0	r/w	RESERVED		
	1	0	r	pu_ivref_fell	PU_ivref Fell	internal
					PU_ivref falling edge was captured. This register is used by firmware.	
	0	0	r/w	RESERVED		
						
	# addr = 0xa320			input_cmn_pin_reg0	Input Interface Register0	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	[29:23]	0	r/w	RESERVED		
	[22:7]	16'h0	r/w	reserved_input[15:0]	Reserved_input	internal
					Set value of reserved_input when register reserved_input_fm_reg is 1 or in isolation/scan mode.	
	6	0	r/w	reserved_input_fm_reg	Reserved_input From Registers Selection	internal
					1: From registers reserved_input[15:0]	
					0: From PIN_RESERVED_INPUT when PHY_ISOLATE_MODE = 0 or from register reserved_input[15:0] When PHY_ISOLATE_MODE=1	
	5	0	r/w	bg_rdy	BG Is Ready	internal
					Set value of bg_rdy when register bg_rdy_fm_reg is 1 or in isolation/scan mode.	
	4	0	r/w	bg_rdy_fm_reg	Bg_rdy Control From Registers Selection	internal
					1: From register bg_rdy	
					0: From PIN_BG_RDY when PHY_ISOLATE_MODE=0 or from register bg_rdy when PHY_ISOLATE_MODE=1	
	[3:2]	0	r/w	RESERVED		
	1	0	r/w	pu_ivref	Power Up IVREF	internal
					Set value of pu_ivref when register pu_ivref_fm_reg is 1 or in isolation/scan mode.	
	0	0	r/w	pu_ivref_fm_reg	Pu_ivref Control From Register Selection	internal
					1: From register pu_ivref	
					0: From PIN_PU_IVREF when PHY_ISOLATE_MODE = 0 or from register pu_ivref when PHY_ISOLATE_MODE=1	
						
	# addr = 0xa324			input_cmn_pin_reg1	Input Interface Register1	
	[31:16]	16'h0	r/w	ana_cmn_ana_rsvd_out[15:0]	Analog Common Reserved Output	internal
					Set value of ana_cmn_ana_rsvd_out when register ana_cmn_ana_rsvd_out_fm_reg is 1 or in isolation/scan mode.	
	15	0	r/w	ana_cmn_ana_rsvd_out_fm_reg	Ana_cmn_ana_rsvd_out From Register Selection	internal
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	ana_cmn_processmon_fclk_rdy	Analog Process Monitor FCLK Ready	internal
					Set value of ana_processmon_fclk_rdy when register ana_processmon_fclk_rdy_fm_reg is 1 or in isolation/scan mode.	
	11	0	r/w	ana_cmn_processmon_fclk_rdy_fm_reg	Analog Process Monitor FCLK Ready Control From Register Slection	internal
					Force value of ana_processmon_fclk_rdy from register ana_processmon_fclk_rdy.	
	10	0	r/w	RESERVED		
	9	0	r	processmon_cnt_ready	Process Monitor Count Ready Indicator	internal
	8	0	r/w	RESERVED		
	7	0	r/w	clear_phy_fm_rst	Clear Phy_fm_rst Status	internal
					The rising edge of this register clear phy_fm_rst register	
					MCU shall write 0 then 1 to reset phy_fm_rst	
	6	0	r	phy_fm_rst	PHY CMN Reset Status	internal
					1: PHY CMN has been reset	
					0: PHY CMN has not been reset	
	5	0	r/w	ref_fref_sel_fm_reg	Ref_fref_sel Control From Register Selection	internal
					1: Controlled by register REF_FREF_SEL[4:0]	
					0: Controlled by PIN_REF_FREF_SEL (PHY_ISOLATE_MODE=0) or by registers REF_FREF_SEL[4:0] ( PHY_ISOLATE_MODE=1)	
	[4:0]	5'h2	r/w	REF_FREF_SEL[4:0]	Reference Clock Frequency Select.	
					This registers indicate the reference clock frequency in MHz used at the SoC level for the PHY internal logic. 	
					5'h00: 25	
					5'h01: 30	
					5'h02: 40	
					5'h03: 50	
					5'h04: 62.5	
					5'h05: 100	
					5'h06: 125	
					5'h07: 156.25	
						
	# addr = 0xa328			input_cmn_pin_reg2	Input Interface Register2	
	[31:10]	0	r/w	RESERVED		
	9	0	r/w	iddq	IDDQ Enable	internal
					Set IDDQ mode when register iddq_fm_reg or phy_isolate_mode is 1	
	8	0	r/w	iddq_fm_reg	IDDQ Control From Register Selection	internal
					1: IDDQ mode is controlled by register iddq	
					0: IDDQ mode is controlled by PIN_IDDQ if when register phy_isolate_mode is 0	
	[7:4]	0	r/w	RESERVED		
	3	0	r	phy_fm_rst_lane3	PHY LANE3 Reset Status	internal
					1: PHY LANE3 has been reset	
					0: PHY LANE3 has not been reset	
	2	0	r	phy_fm_rst_lane2	PHY LANE2 Reset Status	internal
					1: PHY LANE2 has been reset	
					0: PHY LANE2 has not been reset	
	1	0	r	phy_fm_rst_lane1	PHY LANE1 Reset Status	internal
					1: PHY LANE1 has been reset	
					0: PHY LANE1 has not been reset	
	0	0	r	phy_fm_rst_lane0	PHY LANE1 Reset Status	internal
					1: PHY LANE0 has been reset	
					0: PHY LANE0 has not been reset	
						
	# addr = 0xa32c			ana_tsen_control	Input Interface Register3	
	[31:27]	5'h0	r	pin_ref_fref_sel_rd[4:0]	Reference Frequency Selection Read	internal
	26	0	r/w	ana_cmn_tsen_adc_rdy	Ana_tsen_adc_rdy 	internal
					Set value of ana_tsen_adc_rdy when register ana_tsen_adc_rdy_fm_reg is 1 or PHY is in isolation/scan mode.	
	25	0	r/w	ana_cmn_tsen_adc_rdy_fm_reg	Ana_tsen_adc_rdy Control From Register Selection	internal
					This register is used with register ana_tsen_adc_rdy	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	burn_in_test	BURN_IN Test Mode	internal
					Set value of burn_in_test when register burn_in_test_fm_reg is 1 or PHY is in isolation/scan mode.	
	18	0	r/w	burn_in_test_fm_reg	Value Of Burn_in_test Control From Register Selection	internal
					This register is used with register burn_in_test	
	17	1	r/w	tsen_adc_rd_req	TSEN Data Read Request	internal
					0: Freeze ana_tsen_adc_data	
					1: Keep updating ana_tsen_adc_data	
	16	0	r	tsen_adc_rdy	TSEN Ready Signal For MCU	internal
					0: tsen_adc_data is invalid	
					1: tsen_adc_data is ready	
	[15:0]	16'h0	r	tsen_adc_data[15:0]	TSEN_ADC_DATA Output For MCU	internal
						
	# addr = 0xa330			processmon_reg0	Process Calibration Related Register 0	
	[31:16]	0	r	processmon_cnt[15:0]	Analog Feedback Clock Count Result	internal
					This value is used to compare feedback clock frequency against speed_thresh	
	[15:0]	16'h4f	r/w	processmon_cnt_timer[15:0]	Analog Feedback Clock Count Timer	internal
					The counters are based on reference clock. Count period is 1us or 4us	
					If reference clock is 20M, set 20*4us -1 = 79(dec) to count for 4us, set 19 for 1us	
					If reference clock is 62.5M, set 63*4us -1 = 251(dec) to count for 4us, set 63 for 1us	
						
	# addr = 0xa334			processmon_reg1	Process Calibration Related Register 1	
	[31:9]	0	r/w	RESERVED		
	8	0	r	ana_processmon_fclk_rdy_rd	Analog Process Monitor FCLK Ready Readback	internal
					Analog ANA_PROCESSMON_FCLK_RDY Readback Value	
	[7:4]	4'h8	r/w	ANA_PROCESS_VALUE[3:0]	Process Calibration Value To Analog	
					Typically, this field holds the result of process calibration	
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	processmon_cnt_start	Feedback Clock Count Start	internal
					Set to 1 to start feedback clock counter. The count result can be read at register fbc_pllcal_cnt	
						
	# addr = 0xa338			clkgen_cmn_reg1	Clock gen cmn reg1	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r/w	RESERVED		
	28	0	r/w	RESERVED		
	27	0	r/w	ref_clk_en	Force Referece Clock Enable. 	internal
					This register has highest priority and ignores the PIN_REFCLK_DIS value.	
	26	0	r/w	rst_processmon_fclk	Reset Process Monitor Calibration Clock	internal
					1: Reset	
					0: Not reset	
	25	0	r/w	rst_pm_150m_clk	Reset Power Control  Clock	internal
					1: Reset	
					0: Not reset	
	24	0	r/w	rst_ref_clk	Reset Reference Clock	internal
					1: Reset	
					0: Not reset	
	23	1	r/w	pm_150m_clk_en	150M Clock Enable	internal
					This Clock is for power control module	
					1: Enable	
					0: Disable	
	[22:16]	0	r/w	RESERVED		
	15	0	r/w	pu_fm_reg_lane3	Force PU3 from register	internal
	14	0	r/w	pu_fm_reg_lane2	Force PU2 from register	internal
	13	0	r/w	pu_fm_reg_lane1	Force PU1 from register	internal
	12	0	r/w	pu_fm_reg_lane0	Force PU0 from register	internal
	11	1	r/w	pu_lane3	Power up lane3	internal
	10	1	r/w	pu_lane2	Power up lane2	internal
	9	1	r/w	pu_lane1	Power up lane1	internal
	8	1	r/w	pu_lane0	Power up lane0	internal
	[7:1]	0	r/w	RESERVED		
	0	1	r/w	EN_CMN	Enable Common Module	
						
	# addr = 0xa33c			cmn_reg1	common register 1	
	[31:2]	0	r/w	RESERVED		
	1	0	r/w	PHY_MCU_REMOTE_ACK	PHY MCU Remote Acknowledge	
	0	0	r/w	PHY_MCU_REMOTE_REQ	PHY MCU Remote Reqest	
						
	# addr = 0xa340			cmn_calibration	_field description_	
	[31:16]	16'h31	r/w	ana_tsen_adc_clk_cnt[15:0]	Analog Temp Sensor Clock Frequency Count	internal
					Set ana_tsen_adc_clk frequency based on refclk	
	[15:12]	0	r/w	RESERVED		
	11	1	r/w	ana_tsen_adc_clk_en 	Analog Temp Sensor Clock Frequency Count Enable	internal
					Enable ana_tsen_adc_clk for analog temp. sensor	
	10	0	r/w	ana_tsen_adc_start	Analog Input TSEN_ADC_START Control	internal
	9	1	r/w	ana_tsen_adc_reset	Analog Input ANA_TSEN_ADC_RESET Control	internal
	8	0	r/w	ana_tsen_adc_en	Analog Input ANA_TSEN_ADC_EN Control	internal
	[7:5]	0	r/w	RESERVED		
	[4:0]	0	r/w	RESERVED		
						
	# addr = 0xa348			input_cmn_pin_reg3	Input Interface Register4	
	[31:17]	0	r/w	RESERVED		
	16	0	r/w	ana_cmn_tsen_adc_data_fm_reg	Force Value Of Ana_tsen_adc_data From Register.	internal
	[15:0]	16'h0	r/w	ana_cmn_tsen_adc_data[15:0]	Ana_tsen_adc_data	internal
					Set value of ana_tsen_adc_data when register ana_tsen_adc_data_fm_reg is 1 or in isolation/scan mode.	
						
	# addr = 0xa34c			pm_cmn_reg2	Power control common register 2	
	[31:29]	0	r/w	RESERVED		
	28	0	r/w	ana_pu_tx_or_force	Force Value Of PU_TX_OR	internal
	27	0	r/w	ana_pu_tx_or	Logic OR'ed Value Of All PU_TX Signals	internal
					Logic OR All PU_TX Signals Together And Send To Analog CMN Block	
	26	0	r/w	ana_pu_pll_or_force	Force Value Of PU_PLL_OR	internal
	25	0	r/w	ana_pu_pll_or	Logic OR'ed Value Of All PU_PLL Signals	internal
					Logic OR All PU_PLL Signals Together And Send To Analog CMN Block	
	24	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	ana_pu_ivref	Analog Input ANA_PU_IVREF Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	18	0	r/w	ana_pu_ivref_dly1	Analog Input ANA_PU_IVREF_DLY1 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	17	0	r/w	ana_pu_ivref_dly2	Analog Input ANA_PU_IVREF_DLY2 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	16	0	r/w	ana_pu_ivref_dly3	Analog Input ANA_PU_IVREF_DLY3 Control	internal
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[15:11]	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
					This register must follow power control and speed change sequence. It is controlled by firmware.	
	[9:0]	0	r/w	RESERVED		
						
	# addr = 0xa350			cmn_register0	CMN Register 0	
	[31:24]	0	r/w	RESERVED		
	23	0	r	sft_rst_no_reg_tx_rd_lane3	LAN3 TX soft reset status	
	22	0	r	sft_rst_no_reg_tx_rd_lane2	LAN2 TX soft reset status	
	21	0	r	sft_rst_no_reg_tx_rd_lane1	LAN1 TX soft reset status	
	20	0	r	sft_rst_no_reg_tx_rd_lane0	LAN0 TX soft reset status	
	19	0	r	sft_rst_no_reg_rx_rd_lane3	LAN3 RX soft reset status	
	18	0	r	sft_rst_no_reg_rx_rd_lane2	LAN2 RX soft reset status	
	17	0	r	sft_rst_no_reg_rx_rd_lane1	LAN1 RX soft reset status	
	16	0	r	sft_rst_no_reg_rx_rd_lane0	LAN0 RX soft reset status	
	15	0	r	pin_pu_rd_lane3	LANE 3 PU status	
	14	0	r	pin_pu_rd_lane2	LANE 2 PU status	
	13	0	r	pin_pu_rd_lane1	LANE 1 PU status	
	12	0	r	pin_pu_rd_lane0	LANE 0 PU status	
	11	0	r	pin_pu_pll_rd_lane3	LANE 3 PIN_PU_PLL status	
	10	0	r	pin_pu_pll_rd_lane2	LANE 2 PIN_PU_PLL status	
	9	0	r	pin_pu_pll_rd_lane1	LANE 1 PIN_PU_PLL status	
	8	0	r	pin_pu_pll_rd_lane0	LANE 0 PIN_PU_PLL status	
	7	0	r	pin_pu_rx_rd_lane3	LANE 3 PIN_PU_RX status	
	6	0	r	pin_pu_rx_rd_lane2	LANE 2 PIN_PU_RX status	
	5	0	r	pin_pu_rx_rd_lane1	LANE 1 PIN_PU_RX status	
	4	0	r	pin_pu_rx_rd_lane0	LANE 0 PIN_PU_RX status	
	3	0	r	pin_pu_tx_rd_lane3	LANE 3 PIN_PU_TX status	
	2	0	r	pin_pu_tx_rd_lane2	LANE 2 PIN_PU_TX status	
	1	0	r	pin_pu_tx_rd_lane1	LANE 1 PIN_PU_TX status	
	0	0	r	pin_pu_tx_rd_lane0	LANE 0 PIN_PU_TX status	
						
	# addr = 0xa354			test6	_field description_	
	[31:16]	0	r/w	testbus_dbg[15:0]	Debug Dummy Register. 	internal
					Used For Shadow Register During Debug	
	[15:0]	0	r/w	RESERVED		
						
	# addr = 0xa358			cmn_reserved_reg1	Common Reserved Register 1	
	[31:16]	0	r	cmn_ana_rsvd_out_rd[15:0]	CMN_ANA_RSVD_OUT Value	internal
	[15:0]	0	r	pin_reserved_input_rd[15:0]	PIN_RESERVED_INPUT Value	internal
						
	# addr = 0xa35c			cmn_reserved_reg2	Common Reserved Register 2	
	31	1	r/w	int12_enable_cmn	Overall CMN MCU INT12 Enable	internal
	30	1	r/w	int11_enable_cmn	Overall CMN MCU INT11 Enable	internal
	29	1	r/w	int10_enable_cmn	Overall CMN MCU INT10 Enable	internal
	28	1	r/w	int9_enable_cmn	Overall CMN MCU INT9 Enable	internal
	27	1	r/w	int8_enable_cmn	Overall CMN MCU INT8 Enable	internal
	26	1	r/w	int7_enable_cmn	Overall CMN MCU INT7 Enable	internal
	25	1	r/w	int6_enable_cmn	Overall CMN MCU INT6 Enable	internal
	24	1	r/w	int5_enable_cmn	Overall CMN MCU INT5 Enable	internal
	23	1	r/w	int4_enable_cmn	Overall CMN MCU INT4 Enable	internal
	22	1	r/w	int3_enable_cmn	Overall CMN MCU INT3 Enable	internal
	21	1	r/w	int2_enable_cmn	Overall CMN MCU INT2 Enable	internal
	20	1	r/w	int1_enable_cmn	Overall CMN MCU INT1 Enable	internal
	19	1	r/w	int0_enable_cmn	Overall CMN MCU INT0 Enable	internal
	[18:16]	0	r/w	RESERVED		
	[15:0]	0	r/w	pin_reserved_output[15:0]	PIN_RESERVED_OUTPUT Value	internal
						
	# addr = 0xa360			cmn_mcu_timer_control	CMN MCU Ext Timer Control Register 0	
	[31:30]	2'h0	r/w	timer3_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
	[29:28]	2'h0	r/w	timer2_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
	[27:26]	2'h0	r/w	timer1_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
	[25:24]	2'h0	r/w	timer0_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
	[23:22]	2'h0	r/w	pwm3_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function3	internal
					00 : refclk clock	
					01: MCU clock	
	[21:20]	2'h0	r/w	pwm2_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function2	internal
					00 : refclk clock	
					01: MCU clock	
	[19:18]	2'h0	r/w	pwm1_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function1	internal
					00 : refclk clock	
					01: MCU clock	
	[17:16]	2'h0	r/w	pwm0_clk_sel_cmn[1:0]	Clock Select For Timer Clock Function0	internal
					00 : refclk clock	
					01: MCU clock	
	[15:14]	2'h0	r/w	timer_2ex_sel_cmn[1:0]	CMN MCU Timer T2EX Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[13:12]	2'h0	r/w	timer_2_sel_cmn[1:0]	CMN MCU Timer T2 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[11:10]	2'h0	r/w	timer_1_sel_cmn[1:0]	CMN MCU Timer T1 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[9:8]	2'h0	r/w	timer_0_sel_cmn[1:0]	CMN MCU Timer T0 Input Selection	internal
					00:Select MCU timer clock source from hardware clock source generation function 0	
					01:Select MCU timer clock source from hardware clock source generation function 1	
					10:Select MCU timer clock source from hardware clock source generation function 2	
					11:Select MCU timer clock source from hardware clock source generation function 3	
	[7:5]	0	r/w	RESERVED		
	4	0	r/w	swd_cmn	Start Watchdog Timer	internal
					Setting this register to 1 before MCU is enabled starts the watchdog timer immediately after MCU is enabled	
					1: Enable MCU watchdog timer	
					0: Disable MCU watchdog timer	
	3	0	r/w	timer_3_en_cmn	Enable Hardware Timer3	internal
					1: Enable Timer 3	
					0: Disable Timer 3	
	2	0	r/w	timer_2_en_cmn	Enable Hardware Timer2	internal
					1: Enable Timer 2	
					0: Disable Timer 2	
	1	0	r/w	timer_1_en_cmn	Enable Hardware Timer1	internal
					1: Enable Timer 1	
					0: Disable Timer 1	
	0	0	r/w	timer_0_en_cmn	Enable Hardware Timer0	internal
					1: Enable Timer 0	
					0: Disable Timer 0	
						
	# addr = 0xa364			cmn_mcu_timer0_control	CMN MCU Ext Timer Control Register 1	
	[31:16]	16'h01	r/w	timer0_lo_cnt_cmn[15:0]	Timer 0 Counter Number	internal
	[15:0]	16'h01	r/w	timer0_hi_cnt_cmn[15:0]	Timer 0 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa368			cmn_mcu_timer1_control	CMN MCU Ext Timer Control Register 2	
	[31:16]	16'h01	r/w	timer1_lo_cnt_cmn[15:0]	Timer 1 Counter Number	internal
	[15:0]	16'h01	r/w	timer1_hi_cnt_cmn[15:0]	Timer 1 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa36c			cmn_mcu_timer2_control	CMN MCU Ext Timer Control Register 3	
	[31:16]	16'h01	r/w	timer2_lo_cnt_cmn[15:0]	Timer 2 Counter Number	internal
	[15:0]	16'h01	r/w	timer2_hi_cnt_cmn[15:0]	Timer 2 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa370			cmn_mcu_timer3_control	CMN MCU Ext Timer Control Register 4	
	[31:16]	16'h01	r/w	timer3_lo_cnt_cmn[15:0]	Timer 3 Counter Number	internal
	[15:0]	16'h01	r/w	timer3_hi_cnt_cmn[15:0]	Timer 3 Counter Number	internal
					The number of clock count to generate interrupt	
						
	# addr = 0xa374			cmn_mcu_timer_ctrl_2_lane	CMN MCU Ext Timer Control Register 8	
	31	1	r/w	pwm0_en_cmn	Enable Timer Clock Generation Function0 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm0_counter_cmn[30:0]	Timer Clock Block 0 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm0_counter[30:0])	
						
	# addr = 0xa378			cmn_mcu_timer_ctrl_3_lane	CMN MCU Ext Timer Control Register 9	
	31	1	r/w	pwm1_en_cmn	Enable Timer Clock Generation Function1 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm1_counter_cmn[30:0]	Timer Clock Block 1 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm1_counter[30:0])	
						
	# addr = 0xa37c			cmn_mcu_timer_ctrl_4_lane	CMN_MCU Ext Timer Control Register 10	
	31	1	r/w	pwm2_en_cmn	Enable Timer Clock Generation Function2 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm2_counter_cmn[30:0]	Timer Clock Block 2 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm2_counter[30:0])	
						
	# addr = 0xa380			cmn_mcu_timer_ctrl_5_lane	CMN MCU Ext Timer Control Register 11	
	31	1	r/w	pwm3_en_cmn	Enable Timer Clock Generation Function3 For CPU Timer	internal
	[30:0]	31'h14	r/w	pwm3_counter_cmn[30:0]	Timer Clock Block 3 Control	internal
					Timer frequency = timer clock frequency/(2 X pwm3_counter[30:0])	
						
	# addr = 0xa384			cmn_isr_1	MCU ISR Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_isr	Lane 3 INT ISR	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_isr	Lane 2 INT ISR	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_isr	Lane 1 INT ISR	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_isr	Lane 0 INT ISR	
						
	# addr = 0xa388			cmn_isr_mask_1	MCU ISR Mask Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_mask	Lane 3 INT ISR Mask	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_mask	Lane 2 INT ISR Mask	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_mask	Lane 1 INT ISR Mask	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_mask	Lane 0 INT ISR Mask	
						
	# addr = 0xa38c			cmn_isr_clear_1	MCU ISR Clear Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	lane3_int_isr_clear	Lane 3 INT ISR Clear	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	lane2_int_isr_clear	Lane 2 INT ISR Clear	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	lane1_int_isr_clear	Lane 1 INT ISR Clear	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	lane0_int_isr_clear	Lane 0 INT ISR Clear	
						
	# addr = 0xa390			set_lane_isr	MCU  INT Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	set_int_isr_lane3	Set Lane 3 INT ISR	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	set_int_isr_lane2	Set Lane 2 INT ISR	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	set_int_isr_lane1	Set Lane 1 INT ISR	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	set_int_isr_lane0	Set Lane 0 INT ISR	
						
	# addr = 0xa394			cmn_mcu_gpio	CMN MCU GPIO Control Register	
	[31:26]	0	r/w	RESERVED		
	25	0	r/w	gpi_cmn_fm_reg	Force Value Of GPI_CMN From Register	internal
					Set value of GPI CMN when register gpi_cmn_fm_reg is 1 or in isolation and scan mode.	
	24	0	r/w	gpo_sel_cmn	GPIO Control Select	internal
					1: PIN_GPO_CMN is controlled by CMN MCU output ports	
					0: PIN_GPO_CMN is controlled by registers pin_gpo_cmn[7:0]	
	[23:16]	0	r/w	pin_gpo_cmn[7:0]	PIN_GPO_CMN Control Register	internal
					Set PIN_GPO_CMN value when register gpo_sel_lane=1	
	[15:8]	0	r	pin_gpo_rd_cmn[7:0]	PIN_GPO_CMN Read Back Value	internal
	[7:0]	0	r	pin_gpi_rd_cmn[7:0]	PIN_GPI_CMN Read Back Value	internal
						
	# addr = 0xa398			cmn_cache_debug0	CMN Cache Control Debug Register 0	
	[31:21]	0	r/w	RESERVED		
	[20:16]	5'h0	r/w	mem_line_sel1_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[15:14]	0	r/w	RESERVED		
	[13:9]	5'h0	r/w	line_tag_sel_cmn[4:0]	Cache Control Debug Register	internal
					Select one of 32 line tags for read back 	
	[8:0]	9'h0	r	line_tag_cmn[8:0]	Cache Control Debug Register	internal
					Cache line tag readback value	
						
	# addr = 0xa39c			cmn_cache_debug1	CMN Cache Control Debug Register 1	
	[31:29]	0	r/w	RESERVED		
	[28:24]	5'h0	r/w	mem_line_sel0_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[23:16]	8'h0	r/w	gpi_cmn[7:0]	GPI CMN	internal
	[15:13]	0	r/w	RESERVED		
	[12:8]	5'h0	r/w	miss_line_sel1_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
	[7:5]	0	r/w	RESERVED		
	[4:0]	5'h0	r/w	miss_line_sel0_cmn[4:0]	Cache Control Debug Register	internal
					Select memory line index for debug	
						
	# addr = 0xa3a0			mcu_sdt_cmn	CMN MCU Watch Dong Timer Control Register 1	
	31	0	r/w	mcu_wdt_reset_cmn	MCU Watch Dog Timer RESET.	internal
					Set 0 to 1 or 1 to 0 to reset watch dog timer	
	[30:16]	0	r/w	RESERVED		
	15	0	r/w	mcu_wdt_en_cmn	CMN MCU Watch Dog Timer Enable	internal
	[14:0]	15'h400	r/w	mcu_wdt_cnt_hi_cmn[14:0]	CMN MCU Watch Dog Timer counter	internal
						
	# addr = 0xa3a4			xdata_mem_checksum_cmn_0	XDATA MEMORY CMN CHECKSUM Registers 0	
	[31:0]	32'hffffffff	r/w	XDATA_MEM_CHECKSUM_EXP_CMN[31:0]	Xdata Memory CMN Checksum Expected Value	
						
	# addr = 0xa3a8			xdata_mem_checksum_cmn_1	XDATA MEMORY CMN CHECKSUM Registers 1	
	[31:0]	32'h0	r	XDATA_MEM_CHECKSUM_CMN[31:0]	Xdata Memory CMN Checksum Readback	
						
	# addr = 0xa3ac			xdata_mem_checksum_cmn_2	XDATA MEMORY CMN CHECKSUM Registers 2	
	[31:2]	0	r/w	RESERVED		
	1	0	r	XDATA_MEM_CHECKSUM_PASS_CMN	PHY Xdata CMN Memory Checksum PASS	
	0	0	r/w	XDATA_MEM_CHECKSUM_RESET_CMN	Reset PHY Xdata CMN Memory Checksum Calculation Value	
						
	# addr = 0xa3b0			cmn_isr_2	MCU ISR Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	sft_rst_cmn_chg_falling_isr	PHY Soft Reset CMN Change Falling Edge Interrupt	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	sft_rst_cmn_chg_rising_isr	PHY Soft Reset CMN Change Rising Edge Interrupt	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_isr	PHY MCU Remote Acknowledge Interrupt	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_isr	PHY MCU Remote Reqest Interrupt	
						
	# addr = 0xa3b4			cmn_isr_mask_2	MCU ISR Mask Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	sft_rst_cmn_chg_falling_mask	PHY Soft Reset CMN Change Falling Edge Interrupt Mask	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	sft_rst_cmn_chg_rising_mask	PHY Soft Reset CMN Change Rising Edge Interrupt Mask	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_mask	PHY MCU Remote Acknowledge Interrupt Mask	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_mask	PHY MCU Remote Reqest Interrupt Mask	
						
	# addr = 0xa3b8			cmn_isr_clear_2	MCU ISR Clear Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	sft_rst_cmn_chg_falling_isr_clear	PHY Soft Reset CMN Change Falling Edge Interrupt Clear	
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	sft_rst_cmn_chg_rising_isr_clear	PHY Soft Reset CMN Change Rising Edge Interrupt Clear	
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	phy_mcu_remote_ack_isr_clear	PHY MCU Remote Acknowledge Interrupt Clear	
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	phy_mcu_remote_req_isr_clear	PHY MCU Remote Reqest Interrupt Clear	
						
	# addr = 0xa3bc			pll_ctrl_reg0	Pll Control Register 0	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	pll_rs_mcu_ctrl_sel3	PLL3 RS Register Control Select 	internal
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	pll_rs_mcu_ctrl_sel2	PLL2 RS Register Control Select 	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	pll_rs_mcu_ctrl_sel1	PLL1 RS Register Control Select 	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	pll_rs_mcu_ctrl_sel0	PLL0 RS Register Control Select 	internal
						
	# addr = 0xa3c0			pll_ctrl_reg1	Pll Control Register 1	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	pll_ts_mcu_ctrl_sel3	PLL3 TS Register Control Select 	internal
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	pll_ts_mcu_ctrl_sel2	PLL2 TS Register Control Select 	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	pll_ts_mcu_ctrl_sel1	PLL1 TS Register Control Select 	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	pll_ts_mcu_ctrl_sel0	PLL0 TS Register Control Select 	internal
						
	# addr = 0xa3c4			pll_ctrl_reg2	Pll Control Register 2	
	[31:25]	0	r/w	RESERVED		
	24	0	r/w	pll_tsrs_switch_lane3	Switch TS PLL and RS PLL For Lane 3	internal
	[23:17]	0	r/w	RESERVED		
	16	0	r/w	pll_tsrs_switch_lane2	Switch TS PLL and RS PLL For Lane 2	internal
	[15:9]	0	r/w	RESERVED		
	8	0	r/w	pll_tsrs_switch_lane1	Switch TS PLL and RS PLL For Lane 1	internal
	[7:1]	0	r/w	RESERVED		
	0	0	r/w	pll_tsrs_switch_lane0	Switch TS PLL and RS PLL For Lane 0	internal
						
	# addr = 0xa3f8			cid_reg0	Chip ID	
	[31:28]	4'h4	r	CID0[7:4]	PHY Technology. 	
					This field defines the process node used for this PHY design.	
					{CID0 comes from the IP.}	
					4'b0000: 90 nm or 80 nm	
					4'b0001: 65 nm or 55 nm	
					4'b0010: 40 nm	
					4'b0011: 28 nm	
					4'b0100: 16nm	
					4'b0101: 12 nm	
					4'b0110: 7nm	
					Other values: Reserved	
	[27:24]	4'h3	r	CID0[3:0]	PHY Type. 	
					This field defines the PHY type.	
					{CID0 comes from the IP.}	
					4'b0000: COMPHY-L	
					4'b0001: COMPHY-M	
					4'b0010: COMPHY-H	
					4'b0011: COMPHY-S	
					4'b0100: COMPHY_56G	
					4'b0101: COMPHY_112G	
					Others: Reserved	
	[23:20]	0	r	CID1[7:4]	Major Revision.	
					This field defines the all-layer change for a given PHY type. This field is incremented each time an all-layer revision is taped out.	
					{CID1 comes from the SoC.}	
	[19:16]	0	r	CID1[3:0]	Minor Revision.	
					This field defines a metal revision to a given PHY type. This field is incremented each time a metal revision is taped out for the PHY for a given major revision.	
					{CID1 comes from the SoC.}	
	[15:14]	2'h1	r	cid3[7:6]	Process Node	internal
					2'b00: FF+	
					2'b01: FFC	
					2'b10: FF	
					2'b11: Reserved	
	[13:12]	2'h0	r	cid3[5:4]	Foundry	internal
					2'b00: TSMC	
					2'b01: UMC	
					2'b10: Reserved	
					2'b11: Reserved	
	[11:10]	2'h3	r	cid3[3:2]	Chip Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[9:8]	2'h3	r	cid3[1:0]	Digital Threshold	internal
					2'b00: SVT Only	
					2'b01: SVT + HVT	
					2'b10: SVT + LVT	
					2'b11: LVT Only	
	[7:0]	8'h10	r	cid2[7:0]	Main Revision	internal
					It is from CHIP_ID	
						
	# addr = 0xa3fc			cid_reg1	_field description_	
	[31:29]	3'h2	r	PHY_LANE_NUM[2:0]	Physical Number Of Lanes	
					The physically supported number of lanes in this PHY	
					3'h0: 1 lane	
					3'h1: 2 lanes	
					3'h2: 4 lanes	
					Others: reserved	
	[28:24]	0	r/w	RESERVED		
	[23:16]	8'h10	r	dig_id[7:0]	Digital Revision	internal
					dig_id[7:4]: Digital wrapper major Revision. Defines the all layer change for a given PHY type.	
					dig_id[3:0]: Digital wrapper Minor revision. Defines a metal revision to a given phy type and major revision. 	
					This field is incremented every time a metal revision is taped out for the PHY for a given major rev. 	
	[15:0]	16'h0000	r	ana_id[15:0]	Analog ID	internal
						
	# addr = 0xe600			FW_Rev	Firmware Revision	
	[31:24]	0	r/w	FW_MAJOR_VER[7:0]	Firmware Major Version.	
	[23:16]	0	r/w	FW_MINOR_VER[7:0]	Firmware Minor Version.	
	[15:8]	0	r/w	FW_PATCH_VER[7:0]	Firmware Patch Version.	
	[7:0]	0	r/w	FW_BUILD_VER[7:0]	Firmware Build Version.	
						
	# addr = 0xe604			control_config0	Calibration enable control	
	[31:30]	0	r/w	RESERVED		
	29	0	r/w	APTA_TRAIN_SIM_EN	Enable APTA Train Dummy Local Control For Train Protocol Simulation Only	
	28	0	r/w	RESERVED		
	27	0	r/w	bypass_ctle_ctrl	Bypass RX CTLE Control For Test	
	26	0	r/w	bypass_ph_ctrl	Bypass Phase Control For Test	internal
	25	0	r/w	skip_cdr_dfe_scheme	Skip CDR DFE SCHEME For Simulation Faster	internal
	24	0	r/w	force_cont_cal_skip	Force Continuous Calibration To Skip.	internal
	23	0	r/w	bypass_speed_table_load	Bypass Speed Table Load To Analog Registers By Firmware For Simulation Only	internal
	22	0	r/w	bypass_xdat_init	Bypass XDATA Initialization By Firmware For Simulation Only	internal
	21	0	r/w	bypass_power_on_delay	Bypass Delay During Power Up For Simulation Only	internal
	[20:18]	3'h0	r/w	bypass_delay[2:0]	Bypass Delay For Simulation Only	internal
					   0= normal (default) 	
					   1-3=delay_time/2^number	
					   4-7=force delay_time=0	
	17	0	r/w	power_up_simple_en	Power Up Simple. For COSIM Use.	internal
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	TRAIN_SIM_EN	Train For Simulation Enable. For Simulation Only.	
	12	0	r/w	fast_dfe_timer_en	Fast DFE Timer Enable.	internal
	11	0	r/w	ext_force_cal_done	Externally Force Calibration Done, Use Pre-loaded Values	internal
	10	0	r/w	FAST_POWER_ON_EN	Fast Power On Enable. For Simulation Only.	
	9	0	r/w	RESERVED		
	8	0	r	CAL_DONE	Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	7	0	r	RX_CAL_DONE	RX Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	6	0	r	TX_CAL_DONE	TX Calibration Done.	
					0: Calibration is in progress or has not started. 	
					1: Calibration is done.	
	5	0	r/w	not_use_cmn_mcu	Not To Use Common MCU To Control Common Register Control.	internal
					0: Select CMN_MCU to control Common Register Control	
					1: Select Master MCU to control Common Register Control	
	4	0	r/w	ANA_CLK100M_125M_SEL	PIN_CLK100M_125M Clock Frequency Selection	
					0: Outputs 100MHz clock on PIN_CLK100M_125M	
					1: Outputs 125MHz clock on PIN_CLK100M_125M	
	3	0	r/w	ANA_CLK100M_125M_EN	PIN_CLK100M_125M Enable	
					0: Not enable	
					1: Enable	
	2	0	r/w	RESERVED		
	[1:0]	2'h0	r/w	spd_cfg_sel[1:0]	Speed Config Selection For Debug	internal
						
	# addr = 0xe608			control_config1	Calibration Configuration 1	
	31	0	r/w	RESERVED		
	30	0	r/w	txalign90_cal_ext_en	Tx Align90 Calibration External Enable	internal
	29	0	r/w	tx_pll_cal_ext_en	Tx PLL Calibration External Enable	internal
	28	0	r/w	rx_pll_cal_ext_en	Rx PLL Calibration External Enable	internal
	27	0	r/w	sq_cal_ext_en	Squelch Calibration External Enable	internal
	26	0	r/w	process_cal_ext_en	Process Calibration External Enable	internal
	25	0	r/w	txdcc_cal_ext_en	Tx DCC Calibration External Enable	internal
	24	0	r/w	RESERVED		
	23	0	r/w	vdd_cal_ext_en	VDD Calibration External Enable	internal
	22	0	r/w	rximp_cal_ext_en	Rx Impedance Calibration External Enable	internal
	21	0	r/w	tximp_cal_ext_en	Tx Impedance Calibration External Enable	internal
	20	0	r/w	sampler_cal_ext_en	Sampler Calibration External Enable	internal
	19	0	r/w	eom_align_cal_ext_en	EOM Alignment Calibration External Enable	internal
	18	0	r/w	rxalign90_cal_ext_en	Rx Align90 Calibration External Enable	internal
	17	0	r/w	rxdcc_eom_cal_ext_en	Rx DCC EOM Calibration External Enable	internal
	16	0	r/w	rxdcc_data_cal_ext_en	Rx DCC Data Calibration External Enable	internal
	15	0	r/w	rxdcc_dll_cal_ext_en	Rx DCC DLL Calibration External Enable	internal
	14	0	r/w	rx_eom_cal_ext_en	Rx EOM Calibration External Enable	internal
	13	0	r/w	rx_pllvdda_cal_ext_en	Rx PLL VDDA Calibration External Enable	internal
	12	0	r/w	rxdll_cal_ext_en	Rx DLL Calibration External Enable	internal
	11	0	r/w	pll_temp_cal_ext_en	PLL Temperature Calibration External Enable	internal
	10	0	r/w	tx_plldcc_cal_ext_en	Tx PLL DCC Calibration External Enable	internal
	9	0	r/w	rx_plldcc_cal_ext_en	Rx PLL DCC Calibration External Enable	internal
	8	0	r/w	tx_pllvdda_cal_ext_en	Tx PLL VDDA Calibration External Enable	internal
	7	1	r/w	txclk_vdd_cal_ext_en	TxClk VDD Calibration External Enable	internal
	6	1	r/w	txdata_vdd_cal_ext_en	TxDATA VDD Calibration External Enable	internal
	5	1	r/w	txpre_vdd_cal_ext_en	TX Pre-Driver VDD Calibration External Enable	internal
	4	1	r/w	rxdclk_vdd_cal_ext_en	Rx Data Clock VDD Calibration External Enable	internal
	3	1	r/w	rxeomclk_vdd_cal_ext_en	Rx EOM Clock VDD Calibration External Enable	internal
	2	1	r/w	rxsmplr_vdd_cal_ext_en	Rx Sampler VDD Calibration External Enable	internal
	1	0	r/w	rx_cal_ext_en	Rx Clock Power On Calibration Enable	internal
	0	0	r/w	cal_start	Calbration Manual Start.	internal
						
	# addr = 0xe60c			control_config2	Calibration Configuration 1	
	31	0	r/w	txclk_vdd_cal_cont_en	TxClk VDD Calibration Continuous Enable	internal
	30	0	r/w	txdata_vdd_cal_cont_en	TxDATA VDD Calibration Continuous Enable	internal
	29	0	r/w	txpre_vdd_cal_cont_en	TX Pre-Driver VDD Calibration Continuous Enable	internal
	28	0	r/w	rxdclk_vdd_cal_cont_en	Rx Data Clock VDD Calibration Continuous Enable	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_en	Rx EOM Clock VDD Calibration Continuous Enable	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_en	Rx Sampler VDD Calibration Continuous Enable	internal
	25	1	r/w	rxdcc_data_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	24	1	r/w	rxdcc_eom_cal_cont_en	Rx DCC EOM Calibration Continuous Enable	internal
	23	1	r/w	txdcc_cal_cont_en	Tx DCC Calibration Continuous Enable	internal
	22	0	r/w	RESERVED		
	21	1	r/w	tx_plldcc_cal_cont_en	Tx PLL DCC Calibration Continuous Mode Enable.	internal
	20	1	r/w	rx_plldcc_cal_cont_en	Rx PLL DCC Calibration Continuous Mode Enable.	internal
	19	1	r/w	align90_cal_cont_en	Rx Align90 Calibration  Continuous Enable	internal
	18	0	r/w	eom_clk_cal_cont_en	EOM Clock Continuous Calibration Enable	internal
	17	1	r/w	rxdll_cal_cont_en	Rx DLL Continuous Calibration Enable	internal
	16	0	r/w	RESERVED		
	15	1	r/w	rxdcc_dll_cal_cont_en	Rx DCC Center Calibration Continuous Enable	internal
	14	1	r/w	pll_temp_cal_cont_en	PLL Temperature Calibration Continuous Enable	internal
	13	0	r/w	tx_pllamp_cal_cont_en	Tx PLL AMP Calibration Continuous Mode Enable.	internal
	12	0	r/w	rx_pllamp_cal_cont_en	Rx PLL AMP Calibration Continuous Mode Enable.	internal
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe610			control_config3	Calibration Configuration 2	
	31	0	r/w	RESERVED		
	30	0	r/w	RESERVED		
	29	0	r	process_cal_pass	Process Calibration Pass Indicator.	internal
	28	0	r	process_cal_done	Process Calibration Done.	internal
	27	0	r/w	cal_process_result_sel	Process Calibration Result Selection	internal
					0: Use ULVT result;	
					1: Use LVT result.	
	26	0	r/w	pllamp_cal_speedup_disable	PLLamp_Cal Speed Up For Debug.	internal
					0: Fast Mode(Default).	
					1: Slow Mode.	
	[25:24]	2'h0	r/w	RESERVED		
	23	0	r/w	fast_pll_mode	Fast PLL Cal Mode For Debug.	internal
					0: Fast_Mode.	
					1: Normal_Mode.	
	[22:21]	2'h0	r/w	spdchg_fast_pll_mode[1:0]	Speed Change Fast PLL Cal Mode 0/1/2 For Debug.	internal
	[20:18]	3'h0	r/w	tempc_step_ctrl[2:0]	Tempc_DAC Step Size 0/1/2/3/4/5/6/7 For Debug.	internal
	[17:16]	2'h0	r/w	tempc_dac_mode[1:0]	PLL Temperature Calibration Mode 0/1/2 For Debug.	internal
	[15:8]	8'h14	r/w	thold_sel2[7:0]	PLL Fast Cal Tempc_Mux_Hold_Sel Settle Time.	internal
	[7:0]	8'h0	r/w	tshrtr[7:0]	PLL Fast Cal SHRTR Time 0/1/2/3 For Debug.	internal
						
	# addr = 0xe614			control_config4	Calibration Configuration 3	
	[31:24]	8'h0e	r/w	vcoamp_vth_freq[7:0]	PLL VCO Amplitude Threshold For PLL Clock Freq Calibration.	internal
	[23:16]	8'h05	r/w	vcoamp_vth_amp[7:0]	PLL VCO Amplitude Threshold For Initial PLL Amp Power On.	internal
	[15:8]	8'h05	r/w	vcoamp_vth_normal[7:0]	PLL VCO Amplitude Threshold For Normal Mode.	internal
	[7:0]	8'h2	r/w	fbc_ratio[7:0]	FBC Measure Time.	internal
					0: 4uS.	
					1: 8uS.	
					2: 16uS.	
					3: 32uS.	
					4-255 : Not used	
						
	# addr = 0xe618			control_config5	Calibration Configuration 4	
	[31:29]	3'h4	r/w	pll_txvco_sf_icptat_sel[2:0]	PLL Tx VCO ICP Selection For Debug	internal
	28	1'h0	r/w	tpllfreq4	PLLfreqcal Wait Time4 For Debug.	internal
					0: 50uS.	
					1: 100uS.	
	[27:26]	2'h0	r/w	tpllfreq3[1:0]	PLLfreqcal Wait Time3 For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[25:24]	2'h0	r/w	tpllfreq2[1:0]	PLLfreqcal Wait Time2  For Debug	internal
					0: 4uS.	
					1: 6uS.	
					2: 8uS.	
					3: 10uS.	
	[23:22]	2'h0	r/w	tpllfreq1[1:0]	PLLfreqcal Wait Time1  For Debug	internal
					0: 5uS.	
					1: 7.5uS.	
					2: 10uS.	
					3: 12.5uS.	
	[21:20]	2'h0	r/w	tpllfreq0[1:0]	PLLfreqcal Wait Time0  For Debug	internal
					0: 3uS.	
					1: 4.5uS.	
					2: 6uS.	
					3: 7.5uS.	
	[19:18]	2'h0	r/w	tpllamp0[1:0]	PLLampcal_En Wait Time  For Debug	internal
					0: 25uS.	
					1: 37.5uS.	
					2: 50uS.	
					3: 62.5uS.	
	[17:16]	2'h0	r/w	tpllamp1[1:0]	PLL Amp Cal Settle Time 0/1/2/3 For Debug	internal
					 0: Slow=25uS, fast=2.5uS (default).	
					 1: Slow=37.5uS, fast=3.75uS.	
					 2: Slow=50uS, fast=5uS.	
					 0: Slow=62.5uS, fast=6.25uS.	
					 If PLLAMP_CAL_SPEEDUP_DISABLE=0, then fast mode (default).	
					 Else slow mode.	
	[15:8]	0	r/w	RESERVED		
	[7:0]	8'h7	r/w	ref_freq_sel_fw[7:0]	Reference Clock Frequency Selection For Debug 	internal
						
	# addr = 0xe61c			control_config6	Calibration Configuration 5	
	31	0	r	vdd_cal_done_lane3_rd	VDD Calibration Done Lane3	internal
	30	0	r	tximp_cal_done_lane3_rd	TXIMP Calibration Done Lane3	internal
	29	0	r	power_on_seq_lane3_rd	Power On Sequence Lane3	internal
	28	0	r	mcu_sync_lane3_rd	MCU Lane Synchronize For Lane3	internal
	27	0	r	rximp_cal_done_lane3_rd	RXIMP Calibration Done Lane3	internal
	26	0	r	cal_done_lane3_rd	Calibration Done Lane3	internal
	25	0	r	mcu_init_done_lane3_rd	MCU Init Done Lane3	internal
	24	0	r	mcu_en_lane3_rd	MCU Enabled Lane3	internal
	23	0	r	vdd_cal_done_lane2_rd	VDD Calibration Done Lane2	internal
	22	0	r	tximp_cal_done_lane2_rd	TXIMP Calibration Done Lane2	internal
	21	0	r	power_on_seq_lane2_rd	Power On Sequence Lane2	internal
	20	0	r	mcu_sync_lane2_rd	MCU Lane Synchronize For Lane2	internal
	19	0	r	rximp_cal_done_lane2_rd	RXIMP Calibration Done Lane2	internal
	18	0	r	cal_done_lane2_rd	Calibration Done Lane2	internal
	17	0	r	mcu_init_done_lane2_rd	MCU Init  Done Lane2	internal
	16	0	r	mcu_en_lane2_rd	MCU Enabled Lane2	internal
	15	0	r	vdd_cal_done_lane1_rd	VDD Calibration Done Lane1	internal
	14	0	r	tximp_cal_done_lane1_rd	TXIMP Calibration Done Lane1	internal
	13	0	r	power_on_seq_lane1_rd	Power On Sequence Lane1	internal
	12	0	r	mcu_sync_lane1_rd	MCU Lane Synchronize For Lane1	internal
	11	0	r	rximp_cal_done_lane1_rd	RXIMP Calibration Done Lane1	internal
	10	0	r	cal_done_lane1_rd	Calibration Done Lane1	internal
	9	0	r	mcu_init_done_lane1_rd	MCU Init  Done Lane1	internal
	8	0	r	mcu_en_lane1_rd	MCU Enabled Lane1	internal
	7	0	r	vdd_cal_done_lane0_rd	VDD Calibration Done Lane0	internal
	6	0	r	tximp_cal_done_lane0_rd	TXIMP Calibration Done Lane0	internal
	5	0	r	power_on_seq_lane0_rd	Power On Sequence Lane0	internal
	4	0	r	mcu_sync_lane0_rd	MCU Lane Synchronize For Lane0	internal
	3	0	r	rximp_cal_done_lane0_rd	RXIMP Calibration Done Lane0	internal
	2	0	r	cal_done_lane0_rd	Calibration Done Lane0	internal
	1	0	r	mcu_init_done_lane0_rd	MCU Init  Done Lane0	internal
	0	0	r	mcu_en_lane0_rd	MCU Enabled Lane0	internal
						
	# addr = 0xe620			control_config7	Calibration Threshold 1	
	[31:24]	8'h6	r/w	CAL_SQ_THRESH_IN[7:0] 	SQ Threshold.	
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	RESERVED		
	[7:0]	0	r/w	RESERVED		
						
	# addr = 0xe624			CAL_DATA0	Calibration Result 0	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]	PLLTemp Calibration Mux Hold Sel Result For R0.	
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R0[7:0]	PLL Temp Calibration Mux Sel Result For R0.	
	[15:8]	8'h0	r/w	CAL_TEMPC_DAC_SEL[7:0]	PLL Temp Calibration DAC Sel Result.	
	[7:0]	8'h0	r/w	RESERVED		
						
	# addr = 0xe628			train_if_config	Train Interface Config	
	[31:1]	0	r/w	RESERVED		
	0	1	r/w	PIPE4_EN	PCIE3 PIPE4 Interface Enable. 	
					In PCIe mode, default value=1. All in other phy modes, default value=0.	
					0: Do not support PCIE3 PIPE4 interface.	
					1: Support PCIE3 PIPE4 interface.	
						
	# addr = 0xe62c			control_config8	Config control	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	1	r/w	tsen_adc_single_diff_user_sel	Temperature Measurement single_ended/differential input User Select.	
					0:single-ended mode;	
					1:differential mode	
	16	0	r/w	AUTO_RX_INIT_EN	Automatic Rx_Init Enable.	
					1: Enable automatic rx_init trigger after power up, partial slumber/slumber and speed change.	
					0: Disable automatic rx_init trigger after power up, partial slumber/slumber and speed change (Default).	
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	[11:8]	4'h0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	[5:0]	6'h0	r/w	RESERVED		
						
	# addr = 0xe630			control_config9	Config control	
	31	0	r/w	txclk_vdd_cal_cont_cur_load_en	TxClk VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	30	0	r/w	txdata_vdd_cal_cont_cur_load_en	TxDATA VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	29	0	r/w	txpre_vdd_cal_cont_cur_load_en	TX Pre-Driver VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	28	0	r/w	rxdclk_vdd_cal_cont_cur_load_en	Rx Data Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	27	0	r/w	rxeomclk_vdd_cal_cont_cur_load_en	Rx EOM Clock VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	26	0	r/w	rxsmplr_vdd_cal_cont_cur_load_en	Rx Sampler VDD Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	25	0	r/w	rxdcc_data_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	24	0	r/w	rxdcc_eom_cal_cont_cur_load_en	Rx DCC EOM Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	23	0	r/w	txdcc_cal_cont_cur_load_en	Tx DCC Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	22	0	r/w	txdcc_pdiv_cal_cont_cur_load_en	Tx DCC Post Divider Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	21	0	r/w	pllamp_cal_cont_cur_load_en	PLL AMP Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	20	0	r/w	plldcc_cal_cont_cur_load_en	PLL DCC Calibration Continuous Mode Current Data Load Enable(0:Load PowerOn Calibration Result).	internal
	19	0	r/w	align90_cal_cont_cur_load_en	Rx Align90 Calibration  Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	18	0	r/w	eom_dll_cal_cont_cur_load_en	EOM DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	17	0	r/w	rxdll_cal_cont_cur_load_en	Rx DLL Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	16	0	r/w	txdetect_cal_cont_cur_load_en	Tx Detect Continuous Calibration Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	15	0	r/w	rxdcc_dll_cal_cont_cur_load_en	Rx DCC Data Calibration Continuous Current Data Load Enable(0:Load PowerOn Calibration Result)	internal
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	RESERVED		
	11	0	r/w	RESERVED		
	10	0	r/w	RESERVED		
	9	0	r/w	RESERVED		
	8	0	r/w	RESERVED		
	7	0	r/w	RESERVED		
	6	0	r/w	RESERVED		
	5	0	r/w	RESERVED		
	4	0	r/w	RESERVED		
	3	0	r/w	RESERVED		
	2	0	r/w	RESERVED		
	1	0	r/w	RESERVED		
	0	0	r/w	RESERVED		
						
	# addr = 0xe634			con_cal_step_size1	Calibration Configuration 	
	[31:24]	8'h20	r/w	txclk_vdd_cal_step_size[7:0]	TXCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdata_vdd_cal_step_size[7:0]	TXDATA VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	txpre_vdd_cal_step_size[7:0]	TXPRE VDD Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdclk_vdd_cal_step_size[7:0]	RXDCLK VDD Cal Continuous Step Size 	internal
						
	# addr = 0xe638			con_cal_step_size2	Calibration Configuration 	
	[31:24]	8'h20	r/w	rxeomclk_vdd_cal_step_size[7:0]	RXEOMCLK VDD Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	rxsmplr_vdd_cal_step_size[7:0]	RXSMPLR VDD Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdcc_data_cal_step_size[7:0]	RXDCC Data Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	rxdcc_eom_cal_step_size[7:0]	RXDCC EOM Cal Continuous Step Size 	internal
						
	# addr = 0xe63c			con_cal_step_size3	Calibration Configuration 	
	[31:24]	8'h20	r/w	txdcc_cal_step_size[7:0]	TXDCC CAl Continuous Step Size 	internal
	[23:16]	8'h20	r/w	txdcc_pdiv_cal_step_size[7:0]	TXDCC PDIV Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	pllamp_cal_step_size[7:0]	PLLAMP Cal Continuous Step Size 	internal
	[7:0]	8'h20	r/w	plldcc_cal_step_size[7:0]	PLLDCC Cal Continuous Step Size 	internal
						
	# addr = 0xe640			con_cal_step_size4	Calibration Configuration 	
	[31:24]	8'h20	r/w	align90_cal_step_size[7:0]	ALIGN90 Cal Continuous Step Size 	internal
	[23:16]	8'h20	r/w	eom_dll_cal_step_size[7:0]	EOM DLL Cal Continuous Step Size 	internal
	[15:8]	8'h20	r/w	rxdll_cal_step_size[7:0]	RXDLL CAl Continuous Step Size 	internal
	[7:0]	8'h20	r/w	txdetect_cal_step_size[7:0]	TXDETECT Cal Continuous Step Size 	internal
						
	# addr = 0xe644			con_cal_step_size5	Calibration Configuration 	
	[31:24]	8'h0	r/w	mcu_sync_dat_lane3[7:0]	Used For MCU Synchronization	internal
	[23:16]	8'h0	r/w	mcu_sync_dat_lane2[7:0]	Used For MCU Synchronization	internal
	[15:8]	8'h0	r/w	mcu_sync_dat_lane1[7:0]	Used For MCU Synchronization	internal
	[7:0]	8'h0	r/w	mcu_sync_dat_lane0[7:0]	Used For MCU Synchronization	internal
						
	# addr = 0xe648			cal_time_out_and_dis	Calibration Configuration 	
	[31:24]	0	r/w	RESERVED		
	23	0	r/w	RESERVED		
	22	0	r/w	RESERVED		
	21	0	r/w	RESERVED		
	20	0	r/w	RESERVED		
	19	0	r/w	RESERVED		
	18	0	r/w	RESERVED		
	17	0	r/w	RESERVED		
	16	0	r/w	RESERVED		
	15	0	r/w	RESERVED		
	14	0	r/w	RESERVED		
	13	0	r/w	RESERVED		
	12	0	r/w	eom_align_cal_timeout_dis	EOM Align Calibration Timeout Disable.	internal
	11	0	r/w	plldcc_cal_timeout	PLLDCC Calibration Timeout	internal
	10	0	r/w	rx_pll_cal_timeout_dis	TX PLL Calibration Timeout Disable.	internal
	9	0	r/w	tx_pll_cal_timeout_dis	RX PLL Calibration Timeout Disable.	internal
	8	0	r/w	align90_cal_timeout_dis	Align90 Calibration Timeout Disable.	internal
	7	0	r/w	rximp_cal_timeout_dis	Rx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	6	0	r/w	tximp_cal_timeout_dis	Tx Impedance Calibration Timeout Disable.	internal
					0: Enable timeout feature	
					1: Disable timeout feature	
	5	0	r/w	plldcc_cal_timeout_dis	PLL DCC Calibration Timeout Disable	internal
	4	0	r/w	txdcc_cal_timeout_dis	TXDCC Calibration Timeout Disable	internal
	3	0	r/w	txdcc_pdiv_cal_timeout_dis	TXDCC Post-Divider Calibration Timeout Disable	internal
	2	0	r/w	rxdcc_dll_cal_timeout_dis	RXDCC DLL Clock Calibration Timeout Disable	internal
	1	0	r/w	rxdcc_data_cal_timeout_dis	RXDCC DATA Clock Calibration Timeout Disable	internal
	0	0	r/w	rxdcc_eom_cal_timeout_dis	RXDCC EOM Clock Calibration Timeout Disable	internal
						
	# addr = 0xe64c			mcu_config	MCU Configuration 	
	[31:24]	0	r/w	RESERVED		
	[23:16]	0	r/w	RESERVED		
	[15:8]	0	r/w	RESERVED		
	[7:0]	0	r/w	master_mcu_sel[7:0]	Master MCU Selection	internal
					0: MCU0	
					1: MCU1	
					2: MCU2	
					3: MCU3	
					All others : N.A	
						
	# addr = 0xe650			CAL_DATA1	Calibration Result 1	
	[31:24]	8'h6	r/w	CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]	PLLTemp Calibration Mux Hold Sel Result For Rate 1.	internal
	[23:16]	8'h5	r/w	CAL_TEMPC_MUX_SEL_R1[7:0]	PLL Temp Calibration Mux Sel Result For Rate 1.	internal
	[15:8]	8'h0	r/w	CAL_PROCESS_VALUE_LVT[7:0]	Process Calibration Result LVT.	internal
	[7:0]	8'h0	r/w	CAL_PROCESS_VALUE_ULVT[7:0]	Process Calibration Result ULVT.	internal
						
	# addr = 0xe658			loop_cnts	Loop Count Control	
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'h10	r/w	phase_tracking_loop_cnts[7:0]	Loop Number For Phase Tracking.	internal
						
	# addr = 0xe65c			mcu_config1	MCU Configuration	
	[31:24]	0	r/w	RESERVED		
	[23:16]	8'h0	r	mcuclk_mc[7:0]	Common MCU CLK Calculation 	internal
	[15:0]	16'h190	r/w	MCU_FREQ[15:0]	MCUCLK Frequency For Firmware Delay Timer 	
						
	# addr = 0xe668			process_threshold1	Calibration Threshold 1	
	[31:24]	8'h4	r/w	CAL_PROC_TT2FF_RING2[7:0] 	Process Threshold  TT2FF[4:0] For Ring2.	
	[23:16]	8'hd	r/w	CAL_PROC_SUBSS_RING1[7:0]  	Process Threshold  SUBSS[4:0] For Ring1.	
	[15:8]	8'h4	r/w	CAL_PROC_SS2TT_RING1[7:0]  	Process Threshold  SS2TT[4:0] For Ring1.	
	[7:0]	8'h4	r/w	CAL_PROC_TT2FF_RING1[7:0] 	Process Threshold  TT2FF[4:0] For Ring1.	
						
	# addr = 0xe66c			process_threshold2	Calibration Threshold 1	
	[31:24]	8'h3	r/w	CAL_PROC_SS2TT_RING3[7:0]  	Process Threshold  SS2TT[4:0] For Ring3.	
	[23:16]	8'h3	r/w	CAL_PROC_TT2FF_RING3[7:0] 	Process Threshold  TT2FF[4:0] For Ring3.	
	[15:8]	8'hc	r/w	CAL_PROC_SUBSS_RING2[7:0]  	Process Threshold  SUBSS[4:0] For Ring2.	
	[7:0]	8'h4	r/w	CAL_PROC_SS2TT_RING2[7:0]  	Process Threshold  SS2TT[4:0] For Ring2.	
						
	# addr = 0xe670			process_threshold3	Calibration Threshold 1	
	[31:24]	8'h9	r/w	CAL_PROC_SUBSS_RING4[7:0]  	Process Threshold  SUBSS[4:0] For Ring4.	
	[23:16]	8'h2	r/w	CAL_PROC_SS2TT_RING4[7:0]  	Process Threshold  SS2TT[4:0] For Ring4.	
	[15:8]	8'h2	r/w	CAL_PROC_TT2FF_RING4[7:0] 	Process Threshold  TT2FF[4:0] For Ring4.	
	[7:0]	8'hb	r/w	CAL_PROC_SUBSS_RING3[7:0]  	Process Threshold  SUBSS[4:0] For Ring3.	
						
	# addr = 0xe674			process_threshold4	Calibration Threshold 1	
	[31:24]	8'h6	r/w	CAL_PROC_TT2FF_RING6[7:0] 	Process Threshold  TT2FF[4:0] For Ring6.	
	[23:16]	8'hb	r/w	CAL_PROC_SUBSS_RING5[7:0]  	Process Threshold  SUBSS[4:0] For Ring5.	
	[15:8]	8'h4	r/w	CAL_PROC_SS2TT_RING5[7:0]  	Process Threshold  SS2TT[4:0] For Ring5.	
	[7:0]	8'h4	r/w	CAL_PROC_TT2FF_RING5[7:0] 	Process Threshold  TT2FF[4:0] For Ring5.	
						
	# addr = 0xe678			process_threshold5	Calibration Threshold 1	
	[31:24]	8'h5	r/w	CAL_PROC_SS2TT_RING7[7:0]  	Process Threshold  SS2TT[4:0] For Ring7.	
	[23:16]	8'h5	r/w	CAL_PROC_TT2FF_RING7[7:0] 	Process Threshold  TT2FF[4:0] For Ring7.	
	[15:8]	8'hc	r/w	CAL_PROC_SUBSS_RING6[7:0]  	Process Threshold  SUBSS[4:0] For Ring6.	
	[7:0]	8'h6	r/w	CAL_PROC_SS2TT_RING6[7:0]  	Process Threshold  SS2TT[4:0] For Ring6.	
						
	# addr = 0xe67c			process_threshold6	Calibration Threshold 1	
	[31:24]	8'ha	r/w	CAL_PROC_SUBSS_RING8[7:0]  	Process Threshold  SUBSS[4:0] For Ring8.	
	[23:16]	8'h4	r/w	CAL_PROC_SS2TT_RING8[7:0]  	Process Threshold  SS2TT[4:0] For Ring8.	
	[15:8]	8'h4	r/w	CAL_PROC_TT2FF_RING8[7:0] 	Process Threshold  TT2FF[4:0] For Ring8.	
	[7:0]	8'hc	r/w	CAL_PROC_SUBSS_RING7[7:0]  	Process Threshold  SUBSS[4:0] For Ring7.	
						
	# addr = 0xe680			process_threshold7	Calibration Threshold 1	
	[31:24]	8'h6	r/w	CAL_PROC_TT2FF_RING10[7:0] 	Process Threshold  TT2FF[4:0] For Ring10.	
	[23:16]	8'he	r/w	CAL_PROC_SUBSS_RING9[7:0]  	Process Threshold  SUBSS[4:0] For Ring9.	
	[15:8]	8'h5	r/w	CAL_PROC_SS2TT_RING9[7:0]  	Process Threshold  SS2TT[4:0] For Ring9.	
	[7:0]	8'h5	r/w	CAL_PROC_TT2FF_RING9[7:0] 	Process Threshold  TT2FF[4:0] For Ring9.	
						
	# addr = 0xe684			process_threshold8	Calibration Threshold 1	
	[31:24]	8'h0	r/w	RESERVED		
	[23:16]	8'h0	r/w	RESERVED		
	[15:8]	8'hc	r/w	CAL_PROC_SUBSS_RING10[7:0]  	Process Threshold  SUBSS[4:0] For Ring10.	
	[7:0]	8'h6	r/w	CAL_PROC_SS2TT_RING10[7:0]  	Process Threshold  SS2TT[4:0] For Ring10.	
						
	# addr = 0xe688			end_xdat_cmn		
	[31:8]	0	r/w	RESERVED		
	[7:0]	8'haa	r/w	end_xdat_cmn[7:0]	End Of Xdata Common For Firmware Only	internal
