TimeQuest Timing Analyzer report for cycloneIII_3c120_dev_my_first_fpga
Wed Sep 28 10:17:04 2011
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin_50'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 42. Fast 1200mV 0C Model Hold: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin_50'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; cycloneIII_3c120_dev_my_first_fpga                ;
; Device Family      ; Cyclone III                                       ;
; Device Name        ; EP3C120F780C6                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------+
; SDC File List                                                              ;
+----------------------------------------+--------+--------------------------+
; SDC File Path                          ; Status ; Read at                  ;
+----------------------------------------+--------+--------------------------+
; cycloneIII_3c120_dev_my_first_fpga.sdc ; OK     ; Wed Sep 28 10:17:01 2011 ;
+----------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+------------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; clkin_50                                                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clkin_50 }                                          ;
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clkin_50 ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; 52.59 MHz ; 52.59 MHz       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 180.984 ; 0.000         ;
+------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.353 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clkin_50                                                                     ; 9.896  ; 0.000         ;
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 99.734 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 180.984 ; simple_counter:inst|counter_out[25] ; user_led[4]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 5.140      ;
; 181.284 ; simple_counter:inst|counter_out[27] ; user_led[4]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.840      ;
; 181.487 ; simple_counter:inst|counter_out[23] ; user_led[0]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.637      ;
; 181.495 ; simple_counter:inst|counter_out[29] ; user_led[6]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.629      ;
; 181.562 ; simple_counter:inst|counter_out[26] ; user_led[3]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.562      ;
; 181.682 ; simple_counter:inst|counter_out[21] ; user_led[0]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.442      ;
; 181.702 ; simple_counter:inst|counter_out[24] ; user_led[3]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.422      ;
; 181.919 ; simple_counter:inst|counter_out[22] ; user_led[1]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.205      ;
; 181.990 ; simple_counter:inst|counter_out[27] ; user_led[6]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.134      ;
; 182.076 ; simple_counter:inst|counter_out[24] ; user_led[1]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.048      ;
; 182.089 ; simple_counter:inst|counter_out[26] ; user_led[5]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 4.035      ;
; 182.178 ; simple_counter:inst|counter_out[28] ; user_led[7]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 3.946      ;
; 182.226 ; simple_counter:inst|counter_out[28] ; user_led[5]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 3.898      ;
; 182.309 ; simple_counter:inst|counter_out[23] ; user_led[2]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 3.815      ;
; 182.448 ; simple_counter:inst|counter_out[25] ; user_led[2]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 3.676      ;
; 182.457 ; simple_counter:inst|counter_out[30] ; user_led[7]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.876     ; 3.667      ;
; 196.765 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 3.180      ;
; 196.865 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 3.080      ;
; 196.881 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 3.064      ;
; 196.941 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 3.004      ;
; 196.943 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 3.002      ;
; 196.947 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.998      ;
; 196.981 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.964      ;
; 196.997 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.948      ;
; 197.024 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.921      ;
; 197.056 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.889      ;
; 197.057 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.888      ;
; 197.059 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.886      ;
; 197.061 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.884      ;
; 197.062 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.883      ;
; 197.063 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.882      ;
; 197.097 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.848      ;
; 197.113 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.832      ;
; 197.137 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.808      ;
; 197.140 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.805      ;
; 197.172 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.773      ;
; 197.173 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.772      ;
; 197.174 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.771      ;
; 197.175 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.770      ;
; 197.176 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.769      ;
; 197.177 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.768      ;
; 197.178 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.767      ;
; 197.179 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.766      ;
; 197.180 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.765      ;
; 197.213 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.732      ;
; 197.229 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.716      ;
; 197.251 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.694      ;
; 197.253 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.692      ;
; 197.256 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.689      ;
; 197.286 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.659      ;
; 197.288 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.657      ;
; 197.289 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.656      ;
; 197.289 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.656      ;
; 197.290 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.655      ;
; 197.291 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.654      ;
; 197.292 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.653      ;
; 197.292 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.653      ;
; 197.293 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.652      ;
; 197.294 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.651      ;
; 197.295 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.650      ;
; 197.296 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.649      ;
; 197.329 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.616      ;
; 197.345 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.600      ;
; 197.367 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.578      ;
; 197.369 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.576      ;
; 197.369 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.576      ;
; 197.372 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.573      ;
; 197.402 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.543      ;
; 197.402 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.543      ;
; 197.404 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.541      ;
; 197.405 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.540      ;
; 197.405 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.540      ;
; 197.405 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.540      ;
; 197.406 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.539      ;
; 197.407 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.538      ;
; 197.408 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.537      ;
; 197.408 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.537      ;
; 197.408 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.537      ;
; 197.409 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.536      ;
; 197.410 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.535      ;
; 197.411 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.534      ;
; 197.412 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.533      ;
; 197.445 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.500      ;
; 197.461 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.484      ;
; 197.483 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.462      ;
; 197.485 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.460      ;
; 197.485 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.460      ;
; 197.485 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.460      ;
; 197.488 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.457      ;
; 197.518 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.427      ;
; 197.518 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.427      ;
; 197.520 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.425      ;
; 197.520 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.425      ;
; 197.521 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.424      ;
; 197.521 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.424      ;
; 197.521 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.424      ;
; 197.522 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.423      ;
; 197.523 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.422      ;
; 197.524 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.421      ;
; 197.524 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.070     ; 2.421      ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.580      ;
; 0.368 ; simple_counter:inst|counter_out[30] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.595      ;
; 0.541 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.541 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.541 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.541 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.541 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.768      ;
; 0.542 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.542 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.542 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.542 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.542 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.543 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.770      ;
; 0.543 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.770      ;
; 0.543 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.770      ;
; 0.544 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.771      ;
; 0.544 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.771      ;
; 0.544 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.771      ;
; 0.544 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.771      ;
; 0.546 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.773      ;
; 0.546 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.773      ;
; 0.552 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.779      ;
; 0.562 ; simple_counter:inst|counter_out[29] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.789      ;
; 0.562 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.789      ;
; 0.563 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.790      ;
; 0.563 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.790      ;
; 0.564 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.564 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.566 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.793      ;
; 0.566 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.793      ;
; 0.695 ; simple_counter:inst|counter_out[28] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.922      ;
; 0.728 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.815 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.042      ;
; 0.816 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.043      ;
; 0.816 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.043      ;
; 0.816 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.043      ;
; 0.817 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.044      ;
; 0.817 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.044      ;
; 0.817 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.044      ;
; 0.818 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.045      ;
; 0.818 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.045      ;
; 0.818 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.045      ;
; 0.829 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.056      ;
; 0.829 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.056      ;
; 0.829 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.056      ;
; 0.830 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.057      ;
; 0.830 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.057      ;
; 0.830 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.057      ;
; 0.830 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.057      ;
; 0.831 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.058      ;
; 0.831 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.058      ;
; 0.831 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.058      ;
; 0.831 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.058      ;
; 0.832 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.059      ;
; 0.832 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.059      ;
; 0.832 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.059      ;
; 0.832 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.059      ;
; 0.833 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.060      ;
; 0.833 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.060      ;
; 0.833 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.060      ;
; 0.835 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.062      ;
; 0.835 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.062      ;
; 0.837 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.064      ;
; 0.838 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.065      ;
; 0.838 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.065      ;
; 0.850 ; simple_counter:inst|counter_out[29] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.077      ;
; 0.851 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.078      ;
; 0.851 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.078      ;
; 0.853 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.080      ;
; 0.853 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.080      ;
; 0.853 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.080      ;
; 0.853 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.080      ;
; 0.855 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.082      ;
; 0.855 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.082      ;
; 0.925 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.152      ;
; 0.926 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.153      ;
; 0.926 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.153      ;
; 0.926 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.153      ;
; 0.927 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.154      ;
; 0.927 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.154      ;
; 0.927 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.154      ;
; 0.927 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.154      ;
; 0.928 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.928 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.928 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.928 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.928 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.928 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.929 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.156      ;
; 0.929 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.156      ;
; 0.929 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.156      ;
; 0.930 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.157      ;
; 0.930 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.157      ;
; 0.930 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.157      ;
; 0.941 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.168      ;
; 0.941 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.168      ;
; 0.941 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.168      ;
; 0.942 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.169      ;
; 0.942 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.169      ;
; 0.942 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.070      ; 1.169      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.896  ; 9.896        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.903  ; 9.903        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.903  ; 9.903        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.913  ; 9.913        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; clkin_50~input|o                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; clkin_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; clkin_50~input|i                                            ;
; 10.087 ; 10.087       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; clkin_50~input|o                                            ;
; 10.094 ; 10.094       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.094 ; 10.094       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.104 ; 10.104       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkin_50 ; Rise       ; clkin_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[27]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[28]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[29]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[30]                                     ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.734  ; 99.950       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[27]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[28]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[29]                                     ;
; 99.864  ; 100.048      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[30]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.865  ; 100.049      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.972  ; 99.972       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.972  ; 99.972       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[27]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[28]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[29]|clk                                                ;
; 99.974  ; 99.974       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[30]|clk                                                ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 5.466 ; 5.360 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 4.963 ; 4.851 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 4.531 ; 4.504 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 4.141 ; 4.097 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 4.888 ; 4.815 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 5.466 ; 5.360 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 4.361 ; 4.311 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 4.955 ; 4.923 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 4.272 ; 4.236 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 3.522 ; 3.504 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 4.264 ; 4.182 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 3.889 ; 3.884 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 3.531 ; 3.507 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 4.246 ; 4.203 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 4.648 ; 4.585 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 3.743 ; 3.720 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 3.970 ; 3.958 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 3.522 ; 3.504 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 9.121 ; 9.104 ; 9.500 ; 9.452 ;
; user_pb[0] ; user_led[1] ; 8.889 ; 8.860 ; 9.179 ; 9.263 ;
; user_pb[0] ; user_led[2] ; 8.490 ; 8.444 ; 8.785 ; 8.852 ;
; user_pb[0] ; user_led[3] ; 9.217 ; 9.236 ; 9.595 ; 9.571 ;
; user_pb[0] ; user_led[4] ; 9.478 ; 9.469 ; 9.845 ; 9.803 ;
; user_pb[0] ; user_led[5] ; 8.739 ; 8.695 ; 9.027 ; 9.096 ;
; user_pb[0] ; user_led[6] ; 8.778 ; 8.820 ; 9.136 ; 9.146 ;
; user_pb[0] ; user_led[7] ; 8.624 ; 8.587 ; 8.893 ; 8.979 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 8.843 ; 8.814 ; 9.183 ; 9.161 ;
; user_pb[0] ; user_led[1] ; 8.629 ; 8.615 ; 8.913 ; 8.995 ;
; user_pb[0] ; user_led[2] ; 8.245 ; 8.215 ; 8.535 ; 8.601 ;
; user_pb[0] ; user_led[3] ; 8.959 ; 8.978 ; 9.305 ; 9.287 ;
; user_pb[0] ; user_led[4] ; 9.223 ; 9.214 ; 9.573 ; 9.533 ;
; user_pb[0] ; user_led[5] ; 8.483 ; 8.455 ; 8.766 ; 8.834 ;
; user_pb[0] ; user_led[6] ; 8.551 ; 8.591 ; 8.892 ; 8.902 ;
; user_pb[0] ; user_led[7] ; 8.380 ; 8.356 ; 8.634 ; 8.713 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
; 54.72 MHz ; 54.72 MHz       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 181.726 ; 0.000         ;
+------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.312 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clkin_50                                                                     ; 9.895  ; 0.000         ;
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 99.731 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                 ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 181.726 ; simple_counter:inst|counter_out[25] ; user_led[4]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.843      ;
; 181.961 ; simple_counter:inst|counter_out[27] ; user_led[4]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.608      ;
; 182.125 ; simple_counter:inst|counter_out[29] ; user_led[6]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.444      ;
; 182.181 ; simple_counter:inst|counter_out[23] ; user_led[0]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.388      ;
; 182.235 ; simple_counter:inst|counter_out[26] ; user_led[3]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.334      ;
; 182.334 ; simple_counter:inst|counter_out[24] ; user_led[3]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.235      ;
; 182.346 ; simple_counter:inst|counter_out[21] ; user_led[0]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.223      ;
; 182.516 ; simple_counter:inst|counter_out[22] ; user_led[1]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.053      ;
; 182.561 ; simple_counter:inst|counter_out[27] ; user_led[6]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 4.008      ;
; 182.639 ; simple_counter:inst|counter_out[24] ; user_led[1]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.930      ;
; 182.702 ; simple_counter:inst|counter_out[26] ; user_led[5]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.867      ;
; 182.770 ; simple_counter:inst|counter_out[28] ; user_led[7]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.799      ;
; 182.801 ; simple_counter:inst|counter_out[28] ; user_led[5]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.768      ;
; 182.897 ; simple_counter:inst|counter_out[23] ; user_led[2]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.672      ;
; 183.008 ; simple_counter:inst|counter_out[25] ; user_led[2]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.561      ;
; 183.014 ; simple_counter:inst|counter_out[30] ; user_led[7]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -3.431     ; 3.555      ;
; 197.158 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.795      ;
; 197.255 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.698      ;
; 197.258 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.695      ;
; 197.325 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.628      ;
; 197.325 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.628      ;
; 197.343 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.610      ;
; 197.355 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.598      ;
; 197.358 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.595      ;
; 197.396 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.557      ;
; 197.424 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.529      ;
; 197.425 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.528      ;
; 197.425 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.528      ;
; 197.428 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.525      ;
; 197.442 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.511      ;
; 197.443 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.510      ;
; 197.455 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.498      ;
; 197.458 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.495      ;
; 197.491 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.462      ;
; 197.496 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.457      ;
; 197.524 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.429      ;
; 197.525 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.428      ;
; 197.525 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.428      ;
; 197.527 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.426      ;
; 197.527 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.426      ;
; 197.528 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.425      ;
; 197.542 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.411      ;
; 197.543 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.410      ;
; 197.545 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.408      ;
; 197.555 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.398      ;
; 197.558 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.395      ;
; 197.588 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.365      ;
; 197.591 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.362      ;
; 197.596 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.357      ;
; 197.623 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.330      ;
; 197.623 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.330      ;
; 197.624 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.329      ;
; 197.625 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.328      ;
; 197.625 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.328      ;
; 197.627 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.326      ;
; 197.627 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.326      ;
; 197.628 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.325      ;
; 197.641 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.312      ;
; 197.642 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.311      ;
; 197.643 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.310      ;
; 197.645 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.308      ;
; 197.655 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.298      ;
; 197.658 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.295      ;
; 197.688 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.265      ;
; 197.691 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.262      ;
; 197.693 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.260      ;
; 197.696 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.257      ;
; 197.722 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.231      ;
; 197.723 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.230      ;
; 197.723 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.230      ;
; 197.723 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.230      ;
; 197.724 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.229      ;
; 197.725 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.228      ;
; 197.725 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.228      ;
; 197.727 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.226      ;
; 197.727 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.226      ;
; 197.728 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.225      ;
; 197.740 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.213      ;
; 197.741 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.212      ;
; 197.742 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.211      ;
; 197.743 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.210      ;
; 197.745 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.208      ;
; 197.755 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.198      ;
; 197.758 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.195      ;
; 197.788 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.165      ;
; 197.791 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.162      ;
; 197.793 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.160      ;
; 197.793 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.160      ;
; 197.796 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.157      ;
; 197.822 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.131      ;
; 197.823 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.130      ;
; 197.823 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.130      ;
; 197.823 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.130      ;
; 197.824 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.129      ;
; 197.824 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.129      ;
; 197.825 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.128      ;
; 197.825 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.128      ;
; 197.827 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.126      ;
; 197.827 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.126      ;
; 197.827 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.062     ; 2.126      ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.519      ;
; 0.328 ; simple_counter:inst|counter_out[30] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.534      ;
; 0.485 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.692      ;
; 0.485 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.692      ;
; 0.485 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.692      ;
; 0.486 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.693      ;
; 0.486 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.693      ;
; 0.486 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.693      ;
; 0.487 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.693      ;
; 0.487 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.693      ;
; 0.487 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.694      ;
; 0.487 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.694      ;
; 0.488 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.694      ;
; 0.488 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.695      ;
; 0.488 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.695      ;
; 0.488 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.695      ;
; 0.489 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.696      ;
; 0.490 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.696      ;
; 0.490 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.696      ;
; 0.490 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.697      ;
; 0.490 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.697      ;
; 0.498 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.705      ;
; 0.505 ; simple_counter:inst|counter_out[29] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.711      ;
; 0.505 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.711      ;
; 0.506 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.712      ;
; 0.506 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.712      ;
; 0.508 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.714      ;
; 0.508 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.714      ;
; 0.510 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.716      ;
; 0.510 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.716      ;
; 0.632 ; simple_counter:inst|counter_out[28] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.838      ;
; 0.662 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.869      ;
; 0.729 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.936      ;
; 0.732 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.939      ;
; 0.732 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.939      ;
; 0.732 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.733 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.940      ;
; 0.733 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.940      ;
; 0.733 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.940      ;
; 0.733 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.939      ;
; 0.734 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.941      ;
; 0.734 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.941      ;
; 0.734 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.941      ;
; 0.735 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.942      ;
; 0.735 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.941      ;
; 0.735 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.942      ;
; 0.735 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.942      ;
; 0.736 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.942      ;
; 0.737 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.944      ;
; 0.739 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.945      ;
; 0.739 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.946      ;
; 0.739 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.946      ;
; 0.741 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.948      ;
; 0.741 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.948      ;
; 0.742 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.949      ;
; 0.742 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.949      ;
; 0.742 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.949      ;
; 0.743 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.949      ;
; 0.744 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.951      ;
; 0.746 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.953      ;
; 0.746 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.952      ;
; 0.746 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.953      ;
; 0.749 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.955      ;
; 0.753 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.959      ;
; 0.753 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.959      ;
; 0.754 ; simple_counter:inst|counter_out[29] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.960      ;
; 0.755 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.961      ;
; 0.755 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.961      ;
; 0.759 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.965      ;
; 0.759 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.965      ;
; 0.762 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.968      ;
; 0.762 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.968      ;
; 0.766 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.972      ;
; 0.766 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.972      ;
; 0.818 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.025      ;
; 0.821 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.028      ;
; 0.821 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.028      ;
; 0.821 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.027      ;
; 0.822 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.029      ;
; 0.822 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.029      ;
; 0.822 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.029      ;
; 0.822 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.028      ;
; 0.823 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.030      ;
; 0.824 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.030      ;
; 0.825 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.032      ;
; 0.828 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.035      ;
; 0.828 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.035      ;
; 0.828 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.034      ;
; 0.829 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.036      ;
; 0.829 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.036      ;
; 0.829 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.036      ;
; 0.829 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.035      ;
; 0.830 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.037      ;
; 0.830 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.037      ;
; 0.830 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.037      ;
; 0.831 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.037      ;
; 0.831 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.038      ;
; 0.831 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.038      ;
; 0.831 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 1.038      ;
; 0.832 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 1.038      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.895  ; 9.895        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 9.913        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; clkin_50~input|o                                            ;
; 9.930  ; 9.930        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.930  ; 9.930        ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; clkin_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; clkin_50~input|i                                            ;
; 10.069 ; 10.069       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.069 ; 10.069       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.087 ; 10.087       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; clkin_50~input|o                                            ;
; 10.104 ; 10.104       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkin_50 ; Rise       ; clkin_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.731  ; 99.947       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[27]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[28]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[29]                                     ;
; 99.733  ; 99.949       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[30]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[27]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[28]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[29]                                     ;
; 99.866  ; 100.050      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[30]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.867  ; 100.051      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.971  ; 99.971       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[27]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[28]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[29]|clk                                                ;
; 99.973  ; 99.973       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[30]|clk                                                ;
; 99.977  ; 99.977       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.977  ; 99.977       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.022 ; 100.022      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 100.022 ; 100.022      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.026 ; 100.026      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 5.275 ; 5.276 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 4.821 ; 4.796 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 4.455 ; 4.486 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 4.101 ; 4.105 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 4.757 ; 4.767 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 5.275 ; 5.276 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 4.294 ; 4.300 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 4.825 ; 4.877 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 4.222 ; 4.232 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 3.556 ; 3.571 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 4.210 ; 4.201 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 3.882 ; 3.932 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 3.558 ; 3.577 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 4.185 ; 4.224 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 4.554 ; 4.581 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 3.743 ; 3.774 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 3.949 ; 4.007 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 3.556 ; 3.571 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 8.458 ; 8.482 ; 8.683 ; 8.687 ;
; user_pb[0] ; user_led[1] ; 8.259 ; 8.264 ; 8.406 ; 8.515 ;
; user_pb[0] ; user_led[2] ; 7.898 ; 7.876 ; 8.051 ; 8.133 ;
; user_pb[0] ; user_led[3] ; 8.528 ; 8.607 ; 8.768 ; 8.801 ;
; user_pb[0] ; user_led[4] ; 8.773 ; 8.829 ; 9.000 ; 9.027 ;
; user_pb[0] ; user_led[5] ; 8.114 ; 8.106 ; 8.263 ; 8.359 ;
; user_pb[0] ; user_led[6] ; 8.149 ; 8.234 ; 8.369 ; 8.424 ;
; user_pb[0] ; user_led[7] ; 8.026 ; 8.018 ; 8.152 ; 8.257 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 8.213 ; 8.228 ; 8.407 ; 8.433 ;
; user_pb[0] ; user_led[1] ; 8.034 ; 8.047 ; 8.176 ; 8.282 ;
; user_pb[0] ; user_led[2] ; 7.688 ; 7.674 ; 7.835 ; 7.914 ;
; user_pb[0] ; user_led[3] ; 8.308 ; 8.375 ; 8.516 ; 8.552 ;
; user_pb[0] ; user_led[4] ; 8.549 ; 8.603 ; 8.764 ; 8.790 ;
; user_pb[0] ; user_led[5] ; 7.893 ; 7.894 ; 8.037 ; 8.131 ;
; user_pb[0] ; user_led[6] ; 7.950 ; 8.033 ; 8.158 ; 8.213 ;
; user_pb[0] ; user_led[7] ; 7.813 ; 7.813 ; 7.929 ; 8.027 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 184.602 ; 0.000         ;
+------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.189 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clkin_50                                                                     ; 9.950  ; 0.000         ;
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 99.775 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                 ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 184.602 ; simple_counter:inst|counter_out[25] ; user_led[4]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 3.051      ;
; 184.770 ; simple_counter:inst|counter_out[27] ; user_led[4]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.883      ;
; 184.915 ; simple_counter:inst|counter_out[29] ; user_led[6]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.738      ;
; 184.931 ; simple_counter:inst|counter_out[23] ; user_led[0]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.722      ;
; 184.962 ; simple_counter:inst|counter_out[26] ; user_led[3]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.691      ;
; 185.038 ; simple_counter:inst|counter_out[24] ; user_led[3]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.615      ;
; 185.048 ; simple_counter:inst|counter_out[21] ; user_led[0]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.605      ;
; 185.177 ; simple_counter:inst|counter_out[22] ; user_led[1]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.476      ;
; 185.202 ; simple_counter:inst|counter_out[27] ; user_led[6]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.451      ;
; 185.264 ; simple_counter:inst|counter_out[24] ; user_led[1]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.389      ;
; 185.285 ; simple_counter:inst|counter_out[26] ; user_led[5]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.368      ;
; 185.333 ; simple_counter:inst|counter_out[28] ; user_led[7]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.320      ;
; 185.356 ; simple_counter:inst|counter_out[28] ; user_led[5]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.297      ;
; 185.416 ; simple_counter:inst|counter_out[23] ; user_led[2]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.237      ;
; 185.492 ; simple_counter:inst|counter_out[30] ; user_led[7]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.161      ;
; 185.493 ; simple_counter:inst|counter_out[25] ; user_led[2]                         ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -2.347     ; 2.160      ;
; 198.183 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.783      ;
; 198.216 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.750      ;
; 198.251 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.715      ;
; 198.256 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.710      ;
; 198.260 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.706      ;
; 198.270 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.696      ;
; 198.284 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.682      ;
; 198.308 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.658      ;
; 198.319 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.647      ;
; 198.324 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.642      ;
; 198.324 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.642      ;
; 198.328 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.638      ;
; 198.328 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.638      ;
; 198.337 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.629      ;
; 198.338 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.628      ;
; 198.352 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.614      ;
; 198.376 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.590      ;
; 198.376 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.590      ;
; 198.387 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.579      ;
; 198.392 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.574      ;
; 198.392 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.574      ;
; 198.394 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.572      ;
; 198.396 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.570      ;
; 198.396 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.570      ;
; 198.398 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.568      ;
; 198.405 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.561      ;
; 198.405 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.561      ;
; 198.406 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.560      ;
; 198.420 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.546      ;
; 198.443 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.523      ;
; 198.444 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.522      ;
; 198.444 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.522      ;
; 198.455 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.511      ;
; 198.459 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.507      ;
; 198.460 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.506      ;
; 198.460 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.506      ;
; 198.462 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.504      ;
; 198.463 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.503      ;
; 198.464 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.502      ;
; 198.464 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.502      ;
; 198.466 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.500      ;
; 198.473 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.493      ;
; 198.473 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.493      ;
; 198.473 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.493      ;
; 198.474 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.492      ;
; 198.488 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.478      ;
; 198.511 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.455      ;
; 198.511 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.455      ;
; 198.512 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.454      ;
; 198.512 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.454      ;
; 198.523 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.443      ;
; 198.526 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.440      ;
; 198.527 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.439      ;
; 198.528 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.438      ;
; 198.528 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.438      ;
; 198.530 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.436      ;
; 198.530 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.436      ;
; 198.531 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.435      ;
; 198.532 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.434      ;
; 198.532 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.434      ;
; 198.534 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.432      ;
; 198.541 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.425      ;
; 198.541 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.425      ;
; 198.541 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.425      ;
; 198.541 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.425      ;
; 198.542 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.424      ;
; 198.556 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.410      ;
; 198.578 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.388      ;
; 198.579 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.387      ;
; 198.579 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.387      ;
; 198.580 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.386      ;
; 198.580 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.386      ;
; 198.591 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.375      ;
; 198.594 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.372      ;
; 198.595 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.371      ;
; 198.595 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.371      ;
; 198.596 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.370      ;
; 198.596 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.370      ;
; 198.598 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.368      ;
; 198.598 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.368      ;
; 198.599 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.367      ;
; 198.599 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.367      ;
; 198.600 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.366      ;
; 198.600 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 200.000      ; -0.041     ; 1.366      ;
+---------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.189 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; simple_counter:inst|counter_out[30] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.288 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.294 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.300 ; simple_counter:inst|counter_out[29] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.366 ; simple_counter:inst|counter_out[28] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.491      ;
; 0.377 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.502      ;
; 0.437 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.437 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.562      ;
; 0.438 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.438 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.439 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.564      ;
; 0.446 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.571      ;
; 0.447 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.447 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.572      ;
; 0.448 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.458 ; simple_counter:inst|counter_out[29] ; simple_counter:inst|counter_out[30] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[28] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.462 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; simple_counter:inst|counter_out[27] ; simple_counter:inst|counter_out[29] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[27] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.500 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.625      ;
; 0.501 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.502 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.627      ;
; 0.503 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.628      ;
; 0.503 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.628      ;
; 0.503 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.628      ;
; 0.503 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.628      ;
; 0.504 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.630      ;
; 0.512 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.041      ; 0.638      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.950  ; 9.950        ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.950  ; 9.950        ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.978  ; 9.978        ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; clkin_50~input|o                                            ;
; 9.983  ; 9.983        ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; clkin_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkin_50 ; Rise       ; clkin_50~input|i                                            ;
; 10.017 ; 10.017       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; clkin_50~input|o                                            ;
; 10.048 ; 10.048       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.048 ; 10.048       ; 0.000          ; High Pulse Width ; clkin_50 ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkin_50 ; Rise       ; clkin_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                         ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.775  ; 99.991       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[27]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[28]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[29]                                     ;
; 99.776  ; 99.992       ; 0.216          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[30]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[16]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[17]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[18]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[19]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[20]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[21]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[22]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[23]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[24]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[25]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[26]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[27]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[28]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[29]                                     ;
; 99.822  ; 100.006      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[30]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[0]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[10]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[11]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[12]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[13]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[14]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[15]                                     ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[1]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[2]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[3]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[4]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[5]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[6]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[7]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[8]                                      ;
; 99.823  ; 100.007      ; 0.184          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; simple_counter:inst|counter_out[9]                                      ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[0]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[10]|clk                                                ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[11]|clk                                                ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[12]|clk                                                ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[13]|clk                                                ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[14]|clk                                                ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[15]|clk                                                ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[1]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[2]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[3]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[4]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[5]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[6]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[7]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[8]|clk                                                 ;
; 99.997  ; 99.997       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[9]|clk                                                 ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[21]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[22]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[23]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[24]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[25]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[26]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[27]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[28]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[29]|clk                                                ;
; 99.998  ; 99.998       ; 0.000          ; High Pulse Width ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[30]|clk                                                ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[16]|clk                                                ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[17]|clk                                                ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[18]|clk                                                ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[19]|clk                                                ;
; 100.002 ; 100.002      ; 0.000          ; Low Pulse Width  ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; inst|counter_out[20]|clk                                                ;
+---------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 3.324 ; 3.132 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 2.995 ; 2.845 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 2.749 ; 2.651 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 2.510 ; 2.429 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 2.964 ; 2.828 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 3.324 ; 3.132 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 2.641 ; 2.544 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 3.011 ; 2.888 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 2.593 ; 2.508 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 2.154 ; 2.087 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 2.579 ; 2.458 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 2.373 ; 2.294 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 2.154 ; 2.087 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 2.589 ; 2.471 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 2.847 ; 2.685 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 2.284 ; 2.197 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 2.434 ; 2.342 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 2.155 ; 2.092 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 5.428 ; 5.357 ; 5.838 ; 5.751 ;
; user_pb[0] ; user_led[1] ; 5.302 ; 5.222 ; 5.661 ; 5.651 ;
; user_pb[0] ; user_led[2] ; 5.059 ; 4.997 ; 5.422 ; 5.430 ;
; user_pb[0] ; user_led[3] ; 5.502 ; 5.432 ; 5.913 ; 5.823 ;
; user_pb[0] ; user_led[4] ; 5.680 ; 5.563 ; 6.083 ; 5.947 ;
; user_pb[0] ; user_led[5] ; 5.207 ; 5.125 ; 5.567 ; 5.555 ;
; user_pb[0] ; user_led[6] ; 5.249 ; 5.205 ; 5.650 ; 5.587 ;
; user_pb[0] ; user_led[7] ; 5.140 ; 5.070 ; 5.488 ; 5.492 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 5.269 ; 5.193 ; 5.652 ; 5.580 ;
; user_pb[0] ; user_led[1] ; 5.151 ; 5.086 ; 5.501 ; 5.493 ;
; user_pb[0] ; user_led[2] ; 4.917 ; 4.869 ; 5.272 ; 5.281 ;
; user_pb[0] ; user_led[3] ; 5.351 ; 5.287 ; 5.742 ; 5.654 ;
; user_pb[0] ; user_led[4] ; 5.532 ; 5.420 ; 5.920 ; 5.789 ;
; user_pb[0] ; user_led[5] ; 5.059 ; 4.992 ; 5.410 ; 5.400 ;
; user_pb[0] ; user_led[6] ; 5.119 ; 5.076 ; 5.505 ; 5.443 ;
; user_pb[0] ; user_led[7] ; 4.998 ; 4.941 ; 5.331 ; 5.333 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+-------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                              ; 180.984 ; 0.189 ; N/A      ; N/A     ; 9.895               ;
;  clkin_50                                                                     ; N/A     ; N/A   ; N/A      ; N/A     ; 9.895               ;
;  pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 180.984 ; 0.189 ; N/A      ; N/A     ; 99.731              ;
; Design-wide TNS                                                               ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clkin_50                                                                     ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 5.466 ; 5.360 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 4.963 ; 4.851 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 4.531 ; 4.504 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 4.141 ; 4.105 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 4.888 ; 4.815 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 5.466 ; 5.360 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 4.361 ; 4.311 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 4.955 ; 4.923 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 4.272 ; 4.236 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+
; user_led[*]  ; clkin_50   ; 2.154 ; 2.087 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[0] ; clkin_50   ; 2.579 ; 2.458 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[1] ; clkin_50   ; 2.373 ; 2.294 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[2] ; clkin_50   ; 2.154 ; 2.087 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[3] ; clkin_50   ; 2.589 ; 2.471 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[4] ; clkin_50   ; 2.847 ; 2.685 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[5] ; clkin_50   ; 2.284 ; 2.197 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[6] ; clkin_50   ; 2.434 ; 2.342 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
;  user_led[7] ; clkin_50   ; 2.155 ; 2.092 ; Rise       ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 9.121 ; 9.104 ; 9.500 ; 9.452 ;
; user_pb[0] ; user_led[1] ; 8.889 ; 8.860 ; 9.179 ; 9.263 ;
; user_pb[0] ; user_led[2] ; 8.490 ; 8.444 ; 8.785 ; 8.852 ;
; user_pb[0] ; user_led[3] ; 9.217 ; 9.236 ; 9.595 ; 9.571 ;
; user_pb[0] ; user_led[4] ; 9.478 ; 9.469 ; 9.845 ; 9.803 ;
; user_pb[0] ; user_led[5] ; 8.739 ; 8.695 ; 9.027 ; 9.096 ;
; user_pb[0] ; user_led[6] ; 8.778 ; 8.820 ; 9.136 ; 9.146 ;
; user_pb[0] ; user_led[7] ; 8.624 ; 8.587 ; 8.893 ; 8.979 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; user_pb[0] ; user_led[0] ; 5.269 ; 5.193 ; 5.652 ; 5.580 ;
; user_pb[0] ; user_led[1] ; 5.151 ; 5.086 ; 5.501 ; 5.493 ;
; user_pb[0] ; user_led[2] ; 4.917 ; 4.869 ; 5.272 ; 5.281 ;
; user_pb[0] ; user_led[3] ; 5.351 ; 5.287 ; 5.742 ; 5.654 ;
; user_pb[0] ; user_led[4] ; 5.532 ; 5.420 ; 5.920 ; 5.789 ;
; user_pb[0] ; user_led[5] ; 5.059 ; 4.992 ; 5.410 ; 5.400 ;
; user_pb[0] ; user_led[6] ; 5.119 ; 5.076 ; 5.505 ; 5.443 ;
; user_pb[0] ; user_led[7] ; 4.998 ; 4.941 ; 5.331 ; 5.333 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; user_led[7] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[6] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[5] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[4] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[3] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[0] ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; user_pb[0]              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clkin_50                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[7] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[6] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[5] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[4] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[3] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[2] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[1] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
; user_led[0] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 6.05e-07 V                   ; 1.67 V              ; -0.00633 V          ; 0.081 V                              ; 0.016 V                              ; 4.55e-10 s                  ; 4.6e-10 s                   ; Yes                        ; Yes                        ; 1.66 V                      ; 6.05e-07 V                  ; 1.67 V             ; -0.00633 V         ; 0.081 V                             ; 0.016 V                             ; 4.55e-10 s                 ; 4.6e-10 s                  ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[7] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[6] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[5] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[4] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; user_led[0] ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.42e-08 V                   ; 1.94 V              ; -0.0722 V           ; 0.098 V                              ; 0.11 V                               ; 2.6e-10 s                   ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.42e-08 V                  ; 1.94 V             ; -0.0722 V          ; 0.098 V                             ; 0.11 V                              ; 2.6e-10 s                  ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 512      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 512      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Sep 28 10:16:51 2011
Info: Command: quartus_sta cycloneIII_3c120_dev_my_first_fpga -c cycloneIII_3c120_dev_my_first_fpga
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Core supply voltage is 1.2V
Info: High junction temperature operating condition is not set. Assuming a default value of '85'.
Info: Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Reading SDC File: 'cycloneIII_3c120_dev_my_first_fpga.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 180.984
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   180.984         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: Worst-case hold slack is 0.353
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.353         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.896
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.896         0.000 clkin_50 
    Info:    99.734         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
Info: Worst-case setup slack is 181.726
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   181.726         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: Worst-case hold slack is 0.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.312         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.895
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.895         0.000 clkin_50 
    Info:    99.731         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
Info: Worst-case setup slack is 184.602
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   184.602         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: Worst-case hold slack is 0.189
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.189         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.950
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.950         0.000 clkin_50 
    Info:    99.775         0.000 pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Wed Sep 28 10:17:04 2011
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:03


