Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rename2_tb_behav xil_defaultlib.rename2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top_2.sv:38]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top_2.sv:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ARF2_default
Compiling module xil_defaultlib.RAT2
Compiling module xil_defaultlib.ROB2_default
Compiling module xil_defaultlib.rename_top_2
Compiling module xil_defaultlib.tb_mem_storage_module
Compiling module xil_defaultlib.rename2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rename2_tb_behav
