// Seed: 1984764098
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    input uwire id_7,
    output tri id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wire id_12,
    input wor id_13,
    output uwire id_14,
    output supply1 id_15,
    input wand id_16,
    output wor id_17,
    output uwire id_18,
    input wand id_19,
    input uwire id_20,
    input tri id_21,
    output tri1 id_22,
    output wand id_23,
    input supply1 id_24,
    output tri0 id_25,
    output tri1 id_26,
    input wor id_27,
    input wor id_28,
    input wire id_29,
    output tri0 id_30,
    output tri id_31,
    input wand id_32,
    input wand id_33,
    output uwire id_34,
    input tri0 id_35,
    input supply1 id_36,
    output wand id_37,
    input wand id_38,
    input supply0 id_39,
    output tri1 id_40,
    output supply0 id_41,
    output uwire id_42,
    input supply0 id_43,
    input tri id_44
);
  wire id_46;
  wire id_47;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output tri0  id_4,
    input  uwire id_5,
    output tri   id_6
);
  final begin
    if (1 - id_2) assert (1);
    id_4 = 1'b0;
  end
  wire id_8;
  module_0(
      id_2,
      id_0,
      id_4,
      id_1,
      id_6,
      id_1,
      id_6,
      id_5,
      id_6,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_4,
      id_6,
      id_3,
      id_0,
      id_6,
      id_3,
      id_5,
      id_3,
      id_4,
      id_4,
      id_3,
      id_6,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_6,
      id_3,
      id_2,
      id_6,
      id_5,
      id_2,
      id_4,
      id_3,
      id_5,
      id_4,
      id_0,
      id_6,
      id_2,
      id_2
  );
endmodule
