

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Apr  2 18:01:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape_pipelinefunction (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.10>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir128_Q5/fir.cpp:17]   --->   Operation 26 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fir_int_int_shift_reg_load = load i1016 %fir_int_int_shift_reg" [fir128_Q5/fir.cpp:29]   --->   Operation 27 'load' 'fir_int_int_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 1008, i32 1015" [fir128_Q5/fir.cpp:29]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 1000, i32 1007" [fir128_Q5/fir.cpp:29]   --->   Operation 29 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 992, i32 999" [fir128_Q5/fir.cpp:29]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 984, i32 991" [fir128_Q5/fir.cpp:29]   --->   Operation 31 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 976, i32 983" [fir128_Q5/fir.cpp:29]   --->   Operation 32 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 968, i32 975" [fir128_Q5/fir.cpp:29]   --->   Operation 33 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 960, i32 967" [fir128_Q5/fir.cpp:29]   --->   Operation 34 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 952, i32 959" [fir128_Q5/fir.cpp:29]   --->   Operation 35 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 944, i32 951" [fir128_Q5/fir.cpp:29]   --->   Operation 36 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 936, i32 943" [fir128_Q5/fir.cpp:29]   --->   Operation 37 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 928, i32 935" [fir128_Q5/fir.cpp:29]   --->   Operation 38 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 920, i32 927" [fir128_Q5/fir.cpp:29]   --->   Operation 39 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 912, i32 919" [fir128_Q5/fir.cpp:29]   --->   Operation 40 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 904, i32 911" [fir128_Q5/fir.cpp:29]   --->   Operation 41 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 896, i32 903" [fir128_Q5/fir.cpp:29]   --->   Operation 42 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 888, i32 895" [fir128_Q5/fir.cpp:29]   --->   Operation 43 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 880, i32 887" [fir128_Q5/fir.cpp:29]   --->   Operation 44 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 872, i32 879" [fir128_Q5/fir.cpp:29]   --->   Operation 45 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 864, i32 871" [fir128_Q5/fir.cpp:29]   --->   Operation 46 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 856, i32 863" [fir128_Q5/fir.cpp:29]   --->   Operation 47 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 848, i32 855" [fir128_Q5/fir.cpp:29]   --->   Operation 48 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 840, i32 847" [fir128_Q5/fir.cpp:29]   --->   Operation 49 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 832, i32 839" [fir128_Q5/fir.cpp:29]   --->   Operation 50 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 824, i32 831" [fir128_Q5/fir.cpp:29]   --->   Operation 51 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 816, i32 823" [fir128_Q5/fir.cpp:29]   --->   Operation 52 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 808, i32 815" [fir128_Q5/fir.cpp:29]   --->   Operation 53 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 800, i32 807" [fir128_Q5/fir.cpp:29]   --->   Operation 54 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 792, i32 799" [fir128_Q5/fir.cpp:29]   --->   Operation 55 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 784, i32 791" [fir128_Q5/fir.cpp:29]   --->   Operation 56 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 776, i32 783" [fir128_Q5/fir.cpp:29]   --->   Operation 57 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 768, i32 775" [fir128_Q5/fir.cpp:29]   --->   Operation 58 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 760, i32 767" [fir128_Q5/fir.cpp:29]   --->   Operation 59 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 752, i32 759" [fir128_Q5/fir.cpp:29]   --->   Operation 60 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 744, i32 751" [fir128_Q5/fir.cpp:29]   --->   Operation 61 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 736, i32 743" [fir128_Q5/fir.cpp:29]   --->   Operation 62 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 728, i32 735" [fir128_Q5/fir.cpp:29]   --->   Operation 63 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 720, i32 727" [fir128_Q5/fir.cpp:29]   --->   Operation 64 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 712, i32 719" [fir128_Q5/fir.cpp:29]   --->   Operation 65 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 704, i32 711" [fir128_Q5/fir.cpp:29]   --->   Operation 66 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 696, i32 703" [fir128_Q5/fir.cpp:29]   --->   Operation 67 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 688, i32 695" [fir128_Q5/fir.cpp:29]   --->   Operation 68 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 680, i32 687" [fir128_Q5/fir.cpp:29]   --->   Operation 69 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 672, i32 679" [fir128_Q5/fir.cpp:29]   --->   Operation 70 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 664, i32 671" [fir128_Q5/fir.cpp:29]   --->   Operation 71 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 656, i32 663" [fir128_Q5/fir.cpp:29]   --->   Operation 72 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 648, i32 655" [fir128_Q5/fir.cpp:29]   --->   Operation 73 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 640, i32 647" [fir128_Q5/fir.cpp:29]   --->   Operation 74 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 632, i32 639" [fir128_Q5/fir.cpp:29]   --->   Operation 75 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 624, i32 631" [fir128_Q5/fir.cpp:29]   --->   Operation 76 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 616, i32 623" [fir128_Q5/fir.cpp:29]   --->   Operation 77 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 608, i32 615" [fir128_Q5/fir.cpp:29]   --->   Operation 78 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 600, i32 607" [fir128_Q5/fir.cpp:29]   --->   Operation 79 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 592, i32 599" [fir128_Q5/fir.cpp:29]   --->   Operation 80 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 584, i32 591" [fir128_Q5/fir.cpp:29]   --->   Operation 81 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 576, i32 583" [fir128_Q5/fir.cpp:29]   --->   Operation 82 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 568, i32 575" [fir128_Q5/fir.cpp:29]   --->   Operation 83 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 560, i32 567" [fir128_Q5/fir.cpp:29]   --->   Operation 84 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 552, i32 559" [fir128_Q5/fir.cpp:29]   --->   Operation 85 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 544, i32 551" [fir128_Q5/fir.cpp:29]   --->   Operation 86 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 536, i32 543" [fir128_Q5/fir.cpp:29]   --->   Operation 87 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 528, i32 535" [fir128_Q5/fir.cpp:29]   --->   Operation 88 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 520, i32 527" [fir128_Q5/fir.cpp:29]   --->   Operation 89 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 512, i32 519" [fir128_Q5/fir.cpp:29]   --->   Operation 90 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 504, i32 511" [fir128_Q5/fir.cpp:29]   --->   Operation 91 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 496, i32 503" [fir128_Q5/fir.cpp:29]   --->   Operation 92 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 488, i32 495" [fir128_Q5/fir.cpp:29]   --->   Operation 93 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 480, i32 487" [fir128_Q5/fir.cpp:29]   --->   Operation 94 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 472, i32 479" [fir128_Q5/fir.cpp:29]   --->   Operation 95 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 464, i32 471" [fir128_Q5/fir.cpp:29]   --->   Operation 96 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 456, i32 463" [fir128_Q5/fir.cpp:29]   --->   Operation 97 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 448, i32 455" [fir128_Q5/fir.cpp:29]   --->   Operation 98 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 440, i32 447" [fir128_Q5/fir.cpp:29]   --->   Operation 99 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 432, i32 439" [fir128_Q5/fir.cpp:29]   --->   Operation 100 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 424, i32 431" [fir128_Q5/fir.cpp:29]   --->   Operation 101 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 416, i32 423" [fir128_Q5/fir.cpp:29]   --->   Operation 102 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 408, i32 415" [fir128_Q5/fir.cpp:29]   --->   Operation 103 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 400, i32 407" [fir128_Q5/fir.cpp:29]   --->   Operation 104 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 392, i32 399" [fir128_Q5/fir.cpp:29]   --->   Operation 105 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 384, i32 391" [fir128_Q5/fir.cpp:29]   --->   Operation 106 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 376, i32 383" [fir128_Q5/fir.cpp:29]   --->   Operation 107 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 368, i32 375" [fir128_Q5/fir.cpp:29]   --->   Operation 108 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 360, i32 367" [fir128_Q5/fir.cpp:29]   --->   Operation 109 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 352, i32 359" [fir128_Q5/fir.cpp:29]   --->   Operation 110 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 344, i32 351" [fir128_Q5/fir.cpp:29]   --->   Operation 111 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 336, i32 343" [fir128_Q5/fir.cpp:29]   --->   Operation 112 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 328, i32 335" [fir128_Q5/fir.cpp:29]   --->   Operation 113 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 320, i32 327" [fir128_Q5/fir.cpp:29]   --->   Operation 114 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 312, i32 319" [fir128_Q5/fir.cpp:29]   --->   Operation 115 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 304, i32 311" [fir128_Q5/fir.cpp:29]   --->   Operation 116 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 296, i32 303" [fir128_Q5/fir.cpp:29]   --->   Operation 117 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 288, i32 295" [fir128_Q5/fir.cpp:29]   --->   Operation 118 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 280, i32 287" [fir128_Q5/fir.cpp:29]   --->   Operation 119 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 272, i32 279" [fir128_Q5/fir.cpp:29]   --->   Operation 120 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 264, i32 271" [fir128_Q5/fir.cpp:29]   --->   Operation 121 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 256, i32 263" [fir128_Q5/fir.cpp:29]   --->   Operation 122 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 248, i32 255" [fir128_Q5/fir.cpp:29]   --->   Operation 123 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 240, i32 247" [fir128_Q5/fir.cpp:29]   --->   Operation 124 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 232, i32 239" [fir128_Q5/fir.cpp:29]   --->   Operation 125 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 224, i32 231" [fir128_Q5/fir.cpp:29]   --->   Operation 126 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 216, i32 223" [fir128_Q5/fir.cpp:29]   --->   Operation 127 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 208, i32 215" [fir128_Q5/fir.cpp:29]   --->   Operation 128 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 200, i32 207" [fir128_Q5/fir.cpp:29]   --->   Operation 129 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 192, i32 199" [fir128_Q5/fir.cpp:29]   --->   Operation 130 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 184, i32 191" [fir128_Q5/fir.cpp:29]   --->   Operation 131 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 176, i32 183" [fir128_Q5/fir.cpp:29]   --->   Operation 132 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 168, i32 175" [fir128_Q5/fir.cpp:29]   --->   Operation 133 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 160, i32 167" [fir128_Q5/fir.cpp:29]   --->   Operation 134 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 152, i32 159" [fir128_Q5/fir.cpp:29]   --->   Operation 135 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 144, i32 151" [fir128_Q5/fir.cpp:29]   --->   Operation 136 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 136, i32 143" [fir128_Q5/fir.cpp:29]   --->   Operation 137 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 128, i32 135" [fir128_Q5/fir.cpp:29]   --->   Operation 138 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 120, i32 127" [fir128_Q5/fir.cpp:29]   --->   Operation 139 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 112, i32 119" [fir128_Q5/fir.cpp:29]   --->   Operation 140 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 104, i32 111" [fir128_Q5/fir.cpp:29]   --->   Operation 141 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 96, i32 103" [fir128_Q5/fir.cpp:29]   --->   Operation 142 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 88, i32 95" [fir128_Q5/fir.cpp:29]   --->   Operation 143 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 80, i32 87" [fir128_Q5/fir.cpp:29]   --->   Operation 144 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 72, i32 79" [fir128_Q5/fir.cpp:29]   --->   Operation 145 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 64, i32 71" [fir128_Q5/fir.cpp:29]   --->   Operation 146 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 56, i32 63" [fir128_Q5/fir.cpp:29]   --->   Operation 147 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 48, i32 55" [fir128_Q5/fir.cpp:29]   --->   Operation 148 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 40, i32 47" [fir128_Q5/fir.cpp:29]   --->   Operation 149 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 32, i32 39" [fir128_Q5/fir.cpp:29]   --->   Operation 150 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 24, i32 31" [fir128_Q5/fir.cpp:29]   --->   Operation 151 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 16, i32 23" [fir128_Q5/fir.cpp:29]   --->   Operation 152 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i1016.i32.i32, i1016 %fir_int_int_shift_reg_load, i32 8, i32 15" [fir128_Q5/fir.cpp:29]   --->   Operation 153 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i1016 %fir_int_int_shift_reg_load" [fir128_Q5/fir.cpp:29]   --->   Operation 154 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %x_read"   --->   Operation 155 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i1016 %fir_int_int_shift_reg_load" [fir128_Q5/fir.cpp:31]   --->   Operation 156 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i1016 @_ssdm_op_BitConcatenate.i1016.i1008.i8, i1008 %trunc_ln31, i8 %trunc_ln260" [fir128_Q5/fir.cpp:31]   --->   Operation 157 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln31 = store i1016 %tmp_126, i1016 %fir_int_int_shift_reg" [fir128_Q5/fir.cpp:31]   --->   Operation 158 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %tmp_1" [fir128_Q5/fir.cpp:36]   --->   Operation 159 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i8 %tmp_3" [fir128_Q5/fir.cpp:36]   --->   Operation 160 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i8 %tmp_5" [fir128_Q5/fir.cpp:36]   --->   Operation 161 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i8 %tmp_7" [fir128_Q5/fir.cpp:36]   --->   Operation 162 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i8 %tmp_9" [fir128_Q5/fir.cpp:36]   --->   Operation 163 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i8 %tmp_s" [fir128_Q5/fir.cpp:36]   --->   Operation 164 'sext' 'sext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i8 %tmp_2" [fir128_Q5/fir.cpp:36]   --->   Operation 165 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i8 %tmp_4" [fir128_Q5/fir.cpp:36]   --->   Operation 166 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i8 %tmp_6" [fir128_Q5/fir.cpp:36]   --->   Operation 167 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i8 %tmp_8" [fir128_Q5/fir.cpp:36]   --->   Operation 168 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i8 %tmp_10" [fir128_Q5/fir.cpp:36]   --->   Operation 169 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i8 %tmp_11" [fir128_Q5/fir.cpp:36]   --->   Operation 170 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i8 %tmp_12" [fir128_Q5/fir.cpp:36]   --->   Operation 171 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i8 %tmp_13" [fir128_Q5/fir.cpp:36]   --->   Operation 172 'sext' 'sext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i8 %tmp_14" [fir128_Q5/fir.cpp:36]   --->   Operation 173 'sext' 'sext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i8 %tmp_15" [fir128_Q5/fir.cpp:36]   --->   Operation 174 'sext' 'sext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln36_16 = sext i8 %tmp_16" [fir128_Q5/fir.cpp:36]   --->   Operation 175 'sext' 'sext_ln36_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln36_17 = sext i8 %tmp_17" [fir128_Q5/fir.cpp:36]   --->   Operation 176 'sext' 'sext_ln36_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln36_18 = sext i8 %tmp_18" [fir128_Q5/fir.cpp:36]   --->   Operation 177 'sext' 'sext_ln36_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln36_19 = sext i8 %tmp_19" [fir128_Q5/fir.cpp:36]   --->   Operation 178 'sext' 'sext_ln36_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln36_20 = sext i8 %tmp_20" [fir128_Q5/fir.cpp:36]   --->   Operation 179 'sext' 'sext_ln36_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln36_21 = sext i8 %tmp_21" [fir128_Q5/fir.cpp:36]   --->   Operation 180 'sext' 'sext_ln36_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln36_22 = sext i8 %tmp_22" [fir128_Q5/fir.cpp:36]   --->   Operation 181 'sext' 'sext_ln36_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln36_23 = sext i8 %tmp_23" [fir128_Q5/fir.cpp:36]   --->   Operation 182 'sext' 'sext_ln36_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i8 %tmp_24" [fir128_Q5/fir.cpp:29]   --->   Operation 183 'sext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln36_24 = sext i8 %tmp_25" [fir128_Q5/fir.cpp:36]   --->   Operation 184 'sext' 'sext_ln36_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln36_25 = sext i8 %tmp_26" [fir128_Q5/fir.cpp:36]   --->   Operation 185 'sext' 'sext_ln36_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i8 %tmp_27" [fir128_Q5/fir.cpp:29]   --->   Operation 186 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln36_26 = sext i8 %tmp_28" [fir128_Q5/fir.cpp:36]   --->   Operation 187 'sext' 'sext_ln36_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln36_27 = sext i8 %tmp_29" [fir128_Q5/fir.cpp:36]   --->   Operation 188 'sext' 'sext_ln36_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln36_28 = sext i8 %tmp_30" [fir128_Q5/fir.cpp:36]   --->   Operation 189 'sext' 'sext_ln36_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln36_38 = sext i8 %tmp_41" [fir128_Q5/fir.cpp:36]   --->   Operation 190 'sext' 'sext_ln36_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln36_39 = sext i8 %tmp_42" [fir128_Q5/fir.cpp:36]   --->   Operation 191 'sext' 'sext_ln36_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i8 %tmp_43" [fir128_Q5/fir.cpp:29]   --->   Operation 192 'sext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln36_40 = sext i8 %tmp_44" [fir128_Q5/fir.cpp:36]   --->   Operation 193 'sext' 'sext_ln36_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln36_42 = sext i8 %tmp_46" [fir128_Q5/fir.cpp:36]   --->   Operation 194 'sext' 'sext_ln36_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln36_44 = sext i8 %tmp_48" [fir128_Q5/fir.cpp:36]   --->   Operation 195 'sext' 'sext_ln36_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln36_45 = sext i8 %tmp_49" [fir128_Q5/fir.cpp:36]   --->   Operation 196 'sext' 'sext_ln36_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln36_46 = sext i8 %tmp_50" [fir128_Q5/fir.cpp:36]   --->   Operation 197 'sext' 'sext_ln36_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln36_47 = sext i8 %tmp_51" [fir128_Q5/fir.cpp:36]   --->   Operation 198 'sext' 'sext_ln36_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln36_48 = sext i8 %tmp_52" [fir128_Q5/fir.cpp:36]   --->   Operation 199 'sext' 'sext_ln36_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln36_49 = sext i8 %tmp_53" [fir128_Q5/fir.cpp:36]   --->   Operation 200 'sext' 'sext_ln36_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln36_50 = sext i8 %tmp_54" [fir128_Q5/fir.cpp:36]   --->   Operation 201 'sext' 'sext_ln36_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln36_51 = sext i8 %tmp_55" [fir128_Q5/fir.cpp:36]   --->   Operation 202 'sext' 'sext_ln36_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i8 %tmp_56" [fir128_Q5/fir.cpp:29]   --->   Operation 203 'sext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln36_52 = sext i8 %tmp_57" [fir128_Q5/fir.cpp:36]   --->   Operation 204 'sext' 'sext_ln36_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln36_53 = sext i8 %tmp_58" [fir128_Q5/fir.cpp:36]   --->   Operation 205 'sext' 'sext_ln36_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_75_cast = sext i8 %tmp_75" [fir128_Q5/fir.cpp:29]   --->   Operation 206 'sext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln36_68 = sext i8 %tmp_76" [fir128_Q5/fir.cpp:36]   --->   Operation 207 'sext' 'sext_ln36_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln36_70 = sext i8 %tmp_78" [fir128_Q5/fir.cpp:36]   --->   Operation 208 'sext' 'sext_ln36_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln36_72 = sext i8 %tmp_80" [fir128_Q5/fir.cpp:36]   --->   Operation 209 'sext' 'sext_ln36_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln36_73 = sext i8 %tmp_81" [fir128_Q5/fir.cpp:36]   --->   Operation 210 'sext' 'sext_ln36_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln36_74 = sext i8 %tmp_82" [fir128_Q5/fir.cpp:36]   --->   Operation 211 'sext' 'sext_ln36_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln36_75 = sext i8 %tmp_83" [fir128_Q5/fir.cpp:36]   --->   Operation 212 'sext' 'sext_ln36_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln36_76 = sext i8 %tmp_84" [fir128_Q5/fir.cpp:36]   --->   Operation 213 'sext' 'sext_ln36_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln36_77 = sext i8 %tmp_85" [fir128_Q5/fir.cpp:36]   --->   Operation 214 'sext' 'sext_ln36_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln36_78 = sext i8 %tmp_86" [fir128_Q5/fir.cpp:36]   --->   Operation 215 'sext' 'sext_ln36_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln36_79 = sext i8 %tmp_87" [fir128_Q5/fir.cpp:36]   --->   Operation 216 'sext' 'sext_ln36_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_88_cast = sext i8 %tmp_88" [fir128_Q5/fir.cpp:29]   --->   Operation 217 'sext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln36_80 = sext i8 %tmp_89" [fir128_Q5/fir.cpp:36]   --->   Operation 218 'sext' 'sext_ln36_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln36_81 = sext i8 %tmp_90" [fir128_Q5/fir.cpp:36]   --->   Operation 219 'sext' 'sext_ln36_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln36_113 = sext i8 %tmp_125" [fir128_Q5/fir.cpp:36]   --->   Operation 220 'sext' 'sext_ln36_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln36_114 = sext i8 %trunc_ln29" [fir128_Q5/fir.cpp:36]   --->   Operation 221 'sext' 'sext_ln36_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln260_cast = sext i8 %trunc_ln260"   --->   Operation 222 'sext' 'trunc_ln260_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (1.91ns)   --->   "%tmp4 = add i9 %trunc_ln260_cast, i9 %sext_ln36_1"   --->   Operation 223 'add' 'tmp4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i9 %tmp4"   --->   Operation 224 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.82ns)   --->   "%tmp3 = add i10 %tmp4_cast, i10 %sext_ln36"   --->   Operation 225 'add' 'tmp3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i10 %tmp3"   --->   Operation 226 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (1.91ns)   --->   "%tmp6 = add i9 %sext_ln36_3, i9 %sext_ln36_4" [fir128_Q5/fir.cpp:36]   --->   Operation 227 'add' 'tmp6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i9 %tmp6" [fir128_Q5/fir.cpp:36]   --->   Operation 228 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.82ns)   --->   "%tmp5 = add i10 %tmp6_cast, i10 %sext_ln36_2" [fir128_Q5/fir.cpp:36]   --->   Operation 229 'add' 'tmp5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i10 %tmp5" [fir128_Q5/fir.cpp:36]   --->   Operation 230 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.73ns)   --->   "%tmp2 = add i11 %tmp5_cast, i11 %tmp3_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 231 'add' 'tmp2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i11 %tmp2" [fir128_Q5/fir.cpp:36]   --->   Operation 232 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.91ns)   --->   "%tmp9 = add i9 %sext_ln36_6, i9 %sext_ln36_7" [fir128_Q5/fir.cpp:36]   --->   Operation 233 'add' 'tmp9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i9 %tmp9" [fir128_Q5/fir.cpp:36]   --->   Operation 234 'sext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (1.82ns)   --->   "%tmp8 = add i10 %tmp9_cast, i10 %sext_ln36_5" [fir128_Q5/fir.cpp:36]   --->   Operation 235 'add' 'tmp8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i10 %tmp8" [fir128_Q5/fir.cpp:36]   --->   Operation 236 'sext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.91ns)   --->   "%tmp11 = add i9 %sext_ln36_9, i9 %sext_ln36_10" [fir128_Q5/fir.cpp:36]   --->   Operation 237 'add' 'tmp11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i9 %tmp11" [fir128_Q5/fir.cpp:36]   --->   Operation 238 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (1.82ns)   --->   "%tmp10 = add i10 %tmp11_cast, i10 %sext_ln36_8" [fir128_Q5/fir.cpp:36]   --->   Operation 239 'add' 'tmp10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i10 %tmp10" [fir128_Q5/fir.cpp:36]   --->   Operation 240 'sext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.73ns)   --->   "%tmp7 = add i11 %tmp10_cast, i11 %tmp8_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 241 'add' 'tmp7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i11 %tmp7" [fir128_Q5/fir.cpp:36]   --->   Operation 242 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.63ns)   --->   "%tmp1 = add i12 %tmp7_cast, i12 %tmp2_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 243 'add' 'tmp1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (1.91ns)   --->   "%tmp15 = add i9 %sext_ln36_12, i9 %sext_ln36_13" [fir128_Q5/fir.cpp:36]   --->   Operation 244 'add' 'tmp15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp15_cast = sext i9 %tmp15" [fir128_Q5/fir.cpp:36]   --->   Operation 245 'sext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.82ns)   --->   "%tmp14 = add i10 %tmp15_cast, i10 %sext_ln36_11" [fir128_Q5/fir.cpp:36]   --->   Operation 246 'add' 'tmp14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i10 %tmp14" [fir128_Q5/fir.cpp:36]   --->   Operation 247 'sext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.91ns)   --->   "%tmp17 = add i9 %sext_ln36_15, i9 %sext_ln36_16" [fir128_Q5/fir.cpp:36]   --->   Operation 248 'add' 'tmp17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i9 %tmp17" [fir128_Q5/fir.cpp:36]   --->   Operation 249 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.82ns)   --->   "%tmp16 = add i10 %tmp17_cast, i10 %sext_ln36_14" [fir128_Q5/fir.cpp:36]   --->   Operation 250 'add' 'tmp16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i10 %tmp16" [fir128_Q5/fir.cpp:36]   --->   Operation 251 'sext' 'tmp16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.73ns)   --->   "%tmp13 = add i11 %tmp16_cast, i11 %tmp14_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 252 'add' 'tmp13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i11 %tmp13" [fir128_Q5/fir.cpp:36]   --->   Operation 253 'sext' 'tmp13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (1.91ns)   --->   "%tmp20 = add i9 %sext_ln36_18, i9 %sext_ln36_19" [fir128_Q5/fir.cpp:36]   --->   Operation 254 'add' 'tmp20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i9 %tmp20" [fir128_Q5/fir.cpp:36]   --->   Operation 255 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.82ns)   --->   "%tmp19 = add i10 %tmp20_cast, i10 %sext_ln36_17" [fir128_Q5/fir.cpp:36]   --->   Operation 256 'add' 'tmp19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i10 %tmp19" [fir128_Q5/fir.cpp:36]   --->   Operation 257 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.91ns)   --->   "%tmp22 = add i9 %sext_ln36_21, i9 %sext_ln36_22" [fir128_Q5/fir.cpp:36]   --->   Operation 258 'add' 'tmp22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i9 %tmp22" [fir128_Q5/fir.cpp:36]   --->   Operation 259 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.82ns)   --->   "%tmp21 = add i10 %tmp22_cast, i10 %sext_ln36_20" [fir128_Q5/fir.cpp:36]   --->   Operation 260 'add' 'tmp21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i10 %tmp21" [fir128_Q5/fir.cpp:36]   --->   Operation 261 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.73ns)   --->   "%tmp18 = add i11 %tmp21_cast, i11 %tmp19_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 262 'add' 'tmp18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i11 %tmp18" [fir128_Q5/fir.cpp:36]   --->   Operation 263 'sext' 'tmp18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.63ns)   --->   "%tmp12 = add i12 %tmp18_cast, i12 %tmp13_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 264 'add' 'tmp12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (1.91ns)   --->   "%tmp25 = add i9 %sext_ln36_44, i9 %sext_ln36_45" [fir128_Q5/fir.cpp:36]   --->   Operation 265 'add' 'tmp25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (1.91ns)   --->   "%tmp27 = add i9 %sext_ln36_46, i9 %sext_ln36_47" [fir128_Q5/fir.cpp:36]   --->   Operation 266 'add' 'tmp27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i9 %tmp27" [fir128_Q5/fir.cpp:36]   --->   Operation 267 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.91ns)   --->   "%tmp29 = add i9 %sext_ln36_49, i9 %sext_ln36_50" [fir128_Q5/fir.cpp:36]   --->   Operation 268 'add' 'tmp29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp29_cast = sext i9 %tmp29" [fir128_Q5/fir.cpp:36]   --->   Operation 269 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.82ns)   --->   "%tmp28 = add i10 %tmp29_cast, i10 %sext_ln36_48" [fir128_Q5/fir.cpp:36]   --->   Operation 270 'add' 'tmp28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp28_cast = sext i10 %tmp28" [fir128_Q5/fir.cpp:36]   --->   Operation 271 'sext' 'tmp28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.73ns)   --->   "%tmp26 = add i11 %tmp28_cast, i11 %tmp27_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 272 'add' 'tmp26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (1.91ns)   --->   "%tmp32 = add i9 %sext_ln36_72, i9 %sext_ln36_73" [fir128_Q5/fir.cpp:36]   --->   Operation 273 'add' 'tmp32' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (1.91ns)   --->   "%tmp34 = add i9 %sext_ln36_74, i9 %sext_ln36_75" [fir128_Q5/fir.cpp:36]   --->   Operation 274 'add' 'tmp34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp34_cast = sext i9 %tmp34" [fir128_Q5/fir.cpp:36]   --->   Operation 275 'sext' 'tmp34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (1.91ns)   --->   "%tmp36 = add i9 %sext_ln36_77, i9 %sext_ln36_78" [fir128_Q5/fir.cpp:36]   --->   Operation 276 'add' 'tmp36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i9 %tmp36" [fir128_Q5/fir.cpp:36]   --->   Operation 277 'sext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.82ns)   --->   "%tmp35 = add i10 %tmp36_cast, i10 %sext_ln36_76" [fir128_Q5/fir.cpp:36]   --->   Operation 278 'add' 'tmp35' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i10 %tmp35" [fir128_Q5/fir.cpp:36]   --->   Operation 279 'sext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.73ns)   --->   "%tmp33 = add i11 %tmp35_cast, i11 %tmp34_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 280 'add' 'tmp33' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (1.91ns)   --->   "%tmp157 = add i9 %tmp_24_cast, i9 %sext_ln36_23" [fir128_Q5/fir.cpp:29]   --->   Operation 281 'add' 'tmp157' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp157_cast = sext i9 %tmp157" [fir128_Q5/fir.cpp:29]   --->   Operation 282 'sext' 'tmp157_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp158 = sub i10 %tmp157_cast, i10 %sext_ln36_27" [fir128_Q5/fir.cpp:29]   --->   Operation 283 'sub' 'tmp158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 284 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp159 = sub i10 %tmp158, i10 %sext_ln36_28" [fir128_Q5/fir.cpp:29]   --->   Operation 284 'sub' 'tmp159' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 285 [1/1] (1.91ns)   --->   "%tmp39 = add i9 %sext_ln36_51, i9 %tmp_56_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 285 'add' 'tmp39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i9 %tmp39" [fir128_Q5/fir.cpp:36]   --->   Operation 286 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.82ns)   --->   "%tmp38 = add i10 %tmp39_cast, i10 %sext_ln36_42" [fir128_Q5/fir.cpp:36]   --->   Operation 287 'add' 'tmp38' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (1.91ns)   --->   "%tmp42 = add i9 %sext_ln36_79, i9 %tmp_88_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 288 'add' 'tmp42' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%tmp42_cast = sext i9 %tmp42" [fir128_Q5/fir.cpp:36]   --->   Operation 289 'sext' 'tmp42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.82ns)   --->   "%tmp41 = add i10 %tmp42_cast, i10 %sext_ln36_70" [fir128_Q5/fir.cpp:36]   --->   Operation 290 'add' 'tmp41' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (1.91ns)   --->   "%tmp43 = add i9 %sext_ln36_113, i9 %sext_ln36_114" [fir128_Q5/fir.cpp:36]   --->   Operation 291 'add' 'tmp43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (1.91ns)   --->   "%tmp187 = sub i9 %sext_ln36_25, i9 %tmp_27_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 292 'sub' 'tmp187' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp187_cast = sext i9 %tmp187" [fir128_Q5/fir.cpp:36]   --->   Operation 293 'sext' 'tmp187_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.82ns)   --->   "%tmp188 = sub i10 %tmp187_cast, i10 %sext_ln36_39" [fir128_Q5/fir.cpp:36]   --->   Operation 294 'sub' 'tmp188' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%tmp188_cast = sext i10 %tmp188" [fir128_Q5/fir.cpp:36]   --->   Operation 295 'sext' 'tmp188_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.91ns)   --->   "%tmp44 = add i9 %tmp_43_cast, i9 %sext_ln36_53" [fir128_Q5/fir.cpp:29]   --->   Operation 296 'add' 'tmp44' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp44_cast = sext i9 %tmp44" [fir128_Q5/fir.cpp:29]   --->   Operation 297 'sext' 'tmp44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.73ns)   --->   "%tmp190 = add i11 %tmp44_cast, i11 %tmp188_cast" [fir128_Q5/fir.cpp:29]   --->   Operation 298 'add' 'tmp190' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (1.91ns)   --->   "%tmp45 = add i9 %tmp_75_cast, i9 %sext_ln36_81" [fir128_Q5/fir.cpp:29]   --->   Operation 299 'add' 'tmp45' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (1.91ns)   --->   "%tmp205 = sub i9 %sext_ln36_24, i9 %sext_ln36_26" [fir128_Q5/fir.cpp:36]   --->   Operation 300 'sub' 'tmp205' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%tmp205_cast = sext i9 %tmp205" [fir128_Q5/fir.cpp:36]   --->   Operation 301 'sext' 'tmp205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (1.82ns)   --->   "%tmp206 = sub i10 %tmp205_cast, i10 %sext_ln36_38" [fir128_Q5/fir.cpp:36]   --->   Operation 302 'sub' 'tmp206' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%tmp206_cast = sext i10 %tmp206" [fir128_Q5/fir.cpp:36]   --->   Operation 303 'sext' 'tmp206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.91ns)   --->   "%tmp46 = add i9 %sext_ln36_40, i9 %sext_ln36_52" [fir128_Q5/fir.cpp:36]   --->   Operation 304 'add' 'tmp46' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp46_cast = sext i9 %tmp46" [fir128_Q5/fir.cpp:36]   --->   Operation 305 'sext' 'tmp46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (1.73ns)   --->   "%tmp208 = add i11 %tmp46_cast, i11 %tmp206_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 306 'add' 'tmp208' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (1.91ns)   --->   "%tmp47 = add i9 %sext_ln36_68, i9 %sext_ln36_80" [fir128_Q5/fir.cpp:36]   --->   Operation 307 'add' 'tmp47' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln36_29 = sext i8 %tmp_31" [fir128_Q5/fir.cpp:36]   --->   Operation 308 'sext' 'sext_ln36_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln36_30 = sext i8 %tmp_32" [fir128_Q5/fir.cpp:36]   --->   Operation 309 'sext' 'sext_ln36_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln36_37 = sext i8 %tmp_39" [fir128_Q5/fir.cpp:36]   --->   Operation 310 'sext' 'sext_ln36_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i8 %tmp_40" [fir128_Q5/fir.cpp:29]   --->   Operation 311 'sext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln36_41 = sext i8 %tmp_45" [fir128_Q5/fir.cpp:36]   --->   Operation 312 'sext' 'sext_ln36_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_59_cast = sext i8 %tmp_59" [fir128_Q5/fir.cpp:29]   --->   Operation 313 'sext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln36_54 = sext i8 %tmp_60" [fir128_Q5/fir.cpp:36]   --->   Operation 314 'sext' 'sext_ln36_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln36_66 = sext i8 %tmp_73" [fir128_Q5/fir.cpp:36]   --->   Operation 315 'sext' 'sext_ln36_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln36_67 = sext i8 %tmp_74" [fir128_Q5/fir.cpp:36]   --->   Operation 316 'sext' 'sext_ln36_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i12 %tmp1" [fir128_Q5/fir.cpp:36]   --->   Operation 317 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i12 %tmp12" [fir128_Q5/fir.cpp:36]   --->   Operation 318 'sext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (1.54ns)   --->   "%tmp109 = add i13 %tmp12_cast, i13 %tmp1_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 319 'add' 'tmp109' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = sub i13 %tmp109, i13 %sext_ln36_29" [fir128_Q5/fir.cpp:36]   --->   Operation 320 'sub' 'tmp110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 321 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp111 = sub i13 %tmp110, i13 %sext_ln36_30" [fir128_Q5/fir.cpp:36]   --->   Operation 321 'sub' 'tmp111' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp159_cast = sext i10 %tmp159" [fir128_Q5/fir.cpp:29]   --->   Operation 322 'sext' 'tmp159_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (1.73ns)   --->   "%tmp160 = sub i11 %tmp159_cast, i11 %sext_ln36_37" [fir128_Q5/fir.cpp:29]   --->   Operation 323 'sub' 'tmp160' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp161 = sub i11 %tmp160, i11 %tmp_40_cast" [fir128_Q5/fir.cpp:29]   --->   Operation 324 'sub' 'tmp161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 325 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp37 = add i11 %tmp161, i11 %sext_ln36_41" [fir128_Q5/fir.cpp:29]   --->   Operation 325 'add' 'tmp37' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp191 = sub i11 %tmp190, i11 %tmp_59_cast" [fir128_Q5/fir.cpp:29]   --->   Operation 326 'sub' 'tmp191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 327 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp192 = sub i11 %tmp191, i11 %sext_ln36_67" [fir128_Q5/fir.cpp:29]   --->   Operation 327 'sub' 'tmp192' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp209 = sub i11 %tmp208, i11 %sext_ln36_54" [fir128_Q5/fir.cpp:36]   --->   Operation 328 'sub' 'tmp209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 329 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp210 = sub i11 %tmp209, i11 %sext_ln36_66" [fir128_Q5/fir.cpp:36]   --->   Operation 329 'sub' 'tmp210' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln36_31 = sext i8 %tmp_33" [fir128_Q5/fir.cpp:36]   --->   Operation 330 'sext' 'sext_ln36_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln36_32 = sext i8 %tmp_34" [fir128_Q5/fir.cpp:36]   --->   Operation 331 'sext' 'sext_ln36_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln36_55 = sext i8 %tmp_61" [fir128_Q5/fir.cpp:36]   --->   Operation 332 'sext' 'sext_ln36_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_91_cast = sext i8 %tmp_91" [fir128_Q5/fir.cpp:29]   --->   Operation 333 'sext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln36_82 = sext i8 %tmp_92" [fir128_Q5/fir.cpp:36]   --->   Operation 334 'sext' 'sext_ln36_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp112 = sub i13 %tmp111, i13 %sext_ln36_31" [fir128_Q5/fir.cpp:36]   --->   Operation 335 'sub' 'tmp112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp113 = sub i13 %tmp112, i13 %sext_ln36_32" [fir128_Q5/fir.cpp:36]   --->   Operation 336 'sub' 'tmp113' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%tmp37_cast = sext i11 %tmp37" [fir128_Q5/fir.cpp:29]   --->   Operation 337 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i10 %tmp38" [fir128_Q5/fir.cpp:36]   --->   Operation 338 'sext' 'tmp38_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp165 = add i12 %tmp38_cast, i12 %tmp37_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 339 'add' 'tmp165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp166 = sub i12 %tmp165, i12 %sext_ln36_55" [fir128_Q5/fir.cpp:36]   --->   Operation 340 'sub' 'tmp166' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%tmp192_cast = sext i11 %tmp192" [fir128_Q5/fir.cpp:29]   --->   Operation 341 'sext' 'tmp192_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%tmp45_cast = sext i9 %tmp45" [fir128_Q5/fir.cpp:29]   --->   Operation 342 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp194 = add i12 %tmp45_cast, i12 %tmp192_cast" [fir128_Q5/fir.cpp:29]   --->   Operation 343 'add' 'tmp194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp195 = sub i12 %tmp194, i12 %tmp_91_cast" [fir128_Q5/fir.cpp:29]   --->   Operation 344 'sub' 'tmp195' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%tmp210_cast = sext i11 %tmp210" [fir128_Q5/fir.cpp:36]   --->   Operation 345 'sext' 'tmp210_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp47_cast = sext i9 %tmp47" [fir128_Q5/fir.cpp:36]   --->   Operation 346 'sext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp212 = add i12 %tmp47_cast, i12 %tmp210_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 347 'add' 'tmp212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 348 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp213 = sub i12 %tmp212, i12 %sext_ln36_82" [fir128_Q5/fir.cpp:36]   --->   Operation 348 'sub' 'tmp213' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.81>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln36_33 = sext i8 %tmp_35" [fir128_Q5/fir.cpp:36]   --->   Operation 349 'sext' 'sext_ln36_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln36_34 = sext i8 %tmp_36" [fir128_Q5/fir.cpp:36]   --->   Operation 350 'sext' 'sext_ln36_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln36_56 = sext i8 %tmp_62" [fir128_Q5/fir.cpp:36]   --->   Operation 351 'sext' 'sext_ln36_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln36_65 = sext i8 %tmp_71" [fir128_Q5/fir.cpp:36]   --->   Operation 352 'sext' 'sext_ln36_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln36_110 = sext i8 %tmp_121" [fir128_Q5/fir.cpp:36]   --->   Operation 353 'sext' 'sext_ln36_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln36_111 = sext i8 %tmp_122" [fir128_Q5/fir.cpp:36]   --->   Operation 354 'sext' 'sext_ln36_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln36_112 = sext i8 %tmp_123" [fir128_Q5/fir.cpp:36]   --->   Operation 355 'sext' 'sext_ln36_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp114 = sub i13 %tmp113, i13 %sext_ln36_33" [fir128_Q5/fir.cpp:36]   --->   Operation 356 'sub' 'tmp114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 357 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp115 = sub i13 %tmp114, i13 %sext_ln36_34" [fir128_Q5/fir.cpp:36]   --->   Operation 357 'sub' 'tmp115' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp167 = sub i12 %tmp166, i12 %sext_ln36_56" [fir128_Q5/fir.cpp:36]   --->   Operation 358 'sub' 'tmp167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 359 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp168 = sub i12 %tmp167, i12 %sext_ln36_65" [fir128_Q5/fir.cpp:36]   --->   Operation 359 'sub' 'tmp168' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp196 = sub i12 %tmp195, i12 %sext_ln36_111" [fir128_Q5/fir.cpp:29]   --->   Operation 360 'sub' 'tmp196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 361 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp197 = add i12 %tmp196, i12 %sext_ln36_112" [fir128_Q5/fir.cpp:29]   --->   Operation 361 'add' 'tmp197' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp214 = sub i12 %tmp213, i12 %sext_ln36_110" [fir128_Q5/fir.cpp:36]   --->   Operation 362 'sub' 'tmp214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i8 %tmp_124" [fir128_Q5/fir.cpp:29]   --->   Operation 363 'sext' 'tmp_124_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp2151 = add i12 %tmp214, i12 %tmp_124_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 364 'add' 'tmp2151' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.33>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln36_35 = sext i8 %tmp_37" [fir128_Q5/fir.cpp:36]   --->   Operation 365 'sext' 'sext_ln36_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln36_36 = sext i8 %tmp_38" [fir128_Q5/fir.cpp:36]   --->   Operation 366 'sext' 'sext_ln36_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i8 %tmp_72" [fir128_Q5/fir.cpp:29]   --->   Operation 367 'sext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln36_69 = sext i8 %tmp_77" [fir128_Q5/fir.cpp:36]   --->   Operation 368 'sext' 'sext_ln36_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp116 = sub i13 %tmp115, i13 %sext_ln36_35" [fir128_Q5/fir.cpp:36]   --->   Operation 369 'sub' 'tmp116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 370 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp117 = sub i13 %tmp116, i13 %sext_ln36_36" [fir128_Q5/fir.cpp:36]   --->   Operation 370 'sub' 'tmp117' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp169 = sub i12 %tmp168, i12 %tmp_72_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 371 'sub' 'tmp169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 372 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp40 = add i12 %tmp169, i12 %sext_ln36_69" [fir128_Q5/fir.cpp:36]   --->   Operation 372 'add' 'tmp40' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%tmp40_cast = sext i12 %tmp40" [fir128_Q5/fir.cpp:36]   --->   Operation 373 'sext' 'tmp40_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%tmp41_cast = sext i10 %tmp41" [fir128_Q5/fir.cpp:36]   --->   Operation 374 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (1.54ns)   --->   "%tmp173 = add i13 %tmp41_cast, i13 %tmp40_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 375 'add' 'tmp173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.84>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln36_43 = sext i8 %tmp_47" [fir128_Q5/fir.cpp:36]   --->   Operation 376 'sext' 'sext_ln36_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln36_83 = sext i8 %tmp_93" [fir128_Q5/fir.cpp:36]   --->   Operation 377 'sext' 'sext_ln36_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln36_84 = sext i8 %tmp_94" [fir128_Q5/fir.cpp:36]   --->   Operation 378 'sext' 'sext_ln36_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%tmp117_cast = sext i13 %tmp117" [fir128_Q5/fir.cpp:36]   --->   Operation 379 'sext' 'tmp117_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i14 %tmp117_cast, i14 %sext_ln36_43" [fir128_Q5/fir.cpp:36]   --->   Operation 380 'add' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i9 %tmp25" [fir128_Q5/fir.cpp:36]   --->   Operation 381 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp23 = add i14 %tmp25_cast, i14 %tmp24" [fir128_Q5/fir.cpp:36]   --->   Operation 382 'add' 'tmp23' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp174 = sub i13 %tmp173, i13 %sext_ln36_83" [fir128_Q5/fir.cpp:36]   --->   Operation 383 'sub' 'tmp174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 384 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp175 = sub i13 %tmp174, i13 %sext_ln36_84" [fir128_Q5/fir.cpp:36]   --->   Operation 384 'sub' 'tmp175' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln36_57 = sext i8 %tmp_63" [fir128_Q5/fir.cpp:36]   --->   Operation 385 'sext' 'sext_ln36_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln36_109 = sext i8 %tmp_119" [fir128_Q5/fir.cpp:36]   --->   Operation 386 'sext' 'sext_ln36_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_120_cast = sext i8 %tmp_120" [fir128_Q5/fir.cpp:29]   --->   Operation 387 'sext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i11 %tmp26" [fir128_Q5/fir.cpp:36]   --->   Operation 388 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp125 = add i14 %tmp26_cast, i14 %tmp23" [fir128_Q5/fir.cpp:36]   --->   Operation 389 'add' 'tmp125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 390 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp126 = sub i14 %tmp125, i14 %sext_ln36_57" [fir128_Q5/fir.cpp:36]   --->   Operation 390 'sub' 'tmp126' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp176 = sub i13 %tmp175, i13 %sext_ln36_109" [fir128_Q5/fir.cpp:36]   --->   Operation 391 'sub' 'tmp176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 392 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp177 = sub i13 %tmp176, i13 %tmp_120_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 392 'sub' 'tmp177' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%tmp43_cast = sext i9 %tmp43" [fir128_Q5/fir.cpp:36]   --->   Operation 393 'sext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (1.65ns) (grouped into DSP with root node add_ln36_1)   --->   "%tmp179 = add i13 %tmp43_cast, i13 %tmp177" [fir128_Q5/fir.cpp:36]   --->   Operation 394 'add' 'tmp179' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into DSP with root node add_ln36_1)   --->   "%tmp179_cast = sext i13 %tmp179" [fir128_Q5/fir.cpp:36]   --->   Operation 395 'sext' 'tmp179_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [3/3] (1.05ns) (grouped into DSP with root node add_ln36_1)   --->   "%tmp180 = mul i17 %tmp179_cast, i17 11" [fir128_Q5/fir.cpp:36]   --->   Operation 396 'mul' 'tmp180' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.84>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln36_58 = sext i8 %tmp_64" [fir128_Q5/fir.cpp:36]   --->   Operation 397 'sext' 'sext_ln36_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln36_59 = sext i8 %tmp_65" [fir128_Q5/fir.cpp:36]   --->   Operation 398 'sext' 'sext_ln36_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp127 = sub i14 %tmp126, i14 %sext_ln36_58" [fir128_Q5/fir.cpp:36]   --->   Operation 399 'sub' 'tmp127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 400 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp128 = sub i14 %tmp127, i14 %sext_ln36_59" [fir128_Q5/fir.cpp:36]   --->   Operation 400 'sub' 'tmp128' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 401 [2/3] (1.05ns) (grouped into DSP with root node add_ln36_1)   --->   "%tmp180 = mul i17 %tmp179_cast, i17 11" [fir128_Q5/fir.cpp:36]   --->   Operation 401 'mul' 'tmp180' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.84>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln36_60 = sext i8 %tmp_66" [fir128_Q5/fir.cpp:36]   --->   Operation 402 'sext' 'sext_ln36_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln36_61 = sext i8 %tmp_67" [fir128_Q5/fir.cpp:36]   --->   Operation 403 'sext' 'sext_ln36_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp129 = sub i14 %tmp128, i14 %sext_ln36_60" [fir128_Q5/fir.cpp:36]   --->   Operation 404 'sub' 'tmp129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 405 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp130 = sub i14 %tmp129, i14 %sext_ln36_61" [fir128_Q5/fir.cpp:36]   --->   Operation 405 'sub' 'tmp130' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_1)   --->   "%tmp180 = mul i17 %tmp179_cast, i17 11" [fir128_Q5/fir.cpp:36]   --->   Operation 406 'mul' 'tmp180' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %tmp2151, i3 0" [fir128_Q5/fir.cpp:36]   --->   Operation 407 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln36_116 = sext i15 %tmp_127" [fir128_Q5/fir.cpp:36]   --->   Operation 408 'sext' 'sext_ln36_116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln36_1 = add i17 %sext_ln36_116, i17 %tmp180" [fir128_Q5/fir.cpp:36]   --->   Operation 409 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln36_62 = sext i8 %tmp_68" [fir128_Q5/fir.cpp:36]   --->   Operation 410 'sext' 'sext_ln36_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln36_63 = sext i8 %tmp_69" [fir128_Q5/fir.cpp:36]   --->   Operation 411 'sext' 'sext_ln36_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp131 = sub i14 %tmp130, i14 %sext_ln36_62" [fir128_Q5/fir.cpp:36]   --->   Operation 412 'sub' 'tmp131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 413 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp132 = sub i14 %tmp131, i14 %sext_ln36_63" [fir128_Q5/fir.cpp:36]   --->   Operation 413 'sub' 'tmp132' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%tmp197_cast = sext i12 %tmp197" [fir128_Q5/fir.cpp:29]   --->   Operation 414 'sext' 'tmp197_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %tmp197, i2 0" [fir128_Q5/fir.cpp:29]   --->   Operation 415 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (1.81ns)   --->   "%tmp198 = sub i14 %p_shl, i14 %tmp197_cast" [fir128_Q5/fir.cpp:29]   --->   Operation 416 'sub' 'tmp198' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%tmp198_cast2 = sext i14 %tmp198" [fir128_Q5/fir.cpp:29]   --->   Operation 417 'sext' 'tmp198_cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln36_1 = add i17 %sext_ln36_116, i17 %tmp180" [fir128_Q5/fir.cpp:36]   --->   Operation 418 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 419 [1/1] (2.10ns)   --->   "%add_ln36_2 = add i17 %add_ln36_1, i17 %tmp198_cast2" [fir128_Q5/fir.cpp:36]   --->   Operation 419 'add' 'add_ln36_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.84>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln36_64 = sext i8 %tmp_70" [fir128_Q5/fir.cpp:36]   --->   Operation 420 'sext' 'sext_ln36_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln36_71 = sext i8 %tmp_79" [fir128_Q5/fir.cpp:36]   --->   Operation 421 'sext' 'sext_ln36_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp133 = sub i14 %tmp132, i14 %sext_ln36_64" [fir128_Q5/fir.cpp:36]   --->   Operation 422 'sub' 'tmp133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 423 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp31 = add i14 %tmp133, i14 %sext_ln36_71" [fir128_Q5/fir.cpp:36]   --->   Operation 423 'add' 'tmp31' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.84>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%tmp32_cast = sext i9 %tmp32" [fir128_Q5/fir.cpp:36]   --->   Operation 424 'sext' 'tmp32_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = add i14 %tmp32_cast, i14 %tmp31" [fir128_Q5/fir.cpp:36]   --->   Operation 425 'add' 'tmp30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%tmp33_cast = sext i11 %tmp33" [fir128_Q5/fir.cpp:36]   --->   Operation 426 'sext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp141 = add i14 %tmp33_cast, i14 %tmp30" [fir128_Q5/fir.cpp:36]   --->   Operation 427 'add' 'tmp141' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.84>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln36_85 = sext i8 %tmp_95" [fir128_Q5/fir.cpp:36]   --->   Operation 428 'sext' 'sext_ln36_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln36_86 = sext i8 %tmp_96" [fir128_Q5/fir.cpp:36]   --->   Operation 429 'sext' 'sext_ln36_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i14 %tmp141, i14 %sext_ln36_85" [fir128_Q5/fir.cpp:36]   --->   Operation 430 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 431 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%sub_ln36_1 = sub i14 %sub_ln36, i14 %sext_ln36_86" [fir128_Q5/fir.cpp:36]   --->   Operation 431 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.84>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln36_87 = sext i8 %tmp_97" [fir128_Q5/fir.cpp:36]   --->   Operation 432 'sext' 'sext_ln36_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln36_88 = sext i8 %tmp_98" [fir128_Q5/fir.cpp:36]   --->   Operation 433 'sext' 'sext_ln36_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_2 = sub i14 %sub_ln36_1, i14 %sext_ln36_87" [fir128_Q5/fir.cpp:36]   --->   Operation 434 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 435 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%sub_ln36_3 = sub i14 %sub_ln36_2, i14 %sext_ln36_88" [fir128_Q5/fir.cpp:36]   --->   Operation 435 'sub' 'sub_ln36_3' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.84>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln36_89 = sext i8 %tmp_99" [fir128_Q5/fir.cpp:36]   --->   Operation 436 'sext' 'sext_ln36_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln36_90 = sext i8 %tmp_100" [fir128_Q5/fir.cpp:36]   --->   Operation 437 'sext' 'sext_ln36_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_4 = sub i14 %sub_ln36_3, i14 %sext_ln36_89" [fir128_Q5/fir.cpp:36]   --->   Operation 438 'sub' 'sub_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 439 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%sub_ln36_5 = sub i14 %sub_ln36_4, i14 %sext_ln36_90" [fir128_Q5/fir.cpp:36]   --->   Operation 439 'sub' 'sub_ln36_5' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.84>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln36_91 = sext i8 %tmp_101" [fir128_Q5/fir.cpp:36]   --->   Operation 440 'sext' 'sext_ln36_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln36_92 = sext i8 %tmp_102" [fir128_Q5/fir.cpp:36]   --->   Operation 441 'sext' 'sext_ln36_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_6 = sub i14 %sub_ln36_5, i14 %sext_ln36_91" [fir128_Q5/fir.cpp:36]   --->   Operation 442 'sub' 'sub_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 443 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%sub_ln36_7 = sub i14 %sub_ln36_6, i14 %sext_ln36_92" [fir128_Q5/fir.cpp:36]   --->   Operation 443 'sub' 'sub_ln36_7' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln36_93 = sext i8 %tmp_103" [fir128_Q5/fir.cpp:36]   --->   Operation 444 'sext' 'sext_ln36_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln36_94 = sext i8 %tmp_104" [fir128_Q5/fir.cpp:36]   --->   Operation 445 'sext' 'sext_ln36_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln36_115 = sext i14 %sub_ln36_7" [fir128_Q5/fir.cpp:36]   --->   Operation 446 'sext' 'sext_ln36_115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_8 = sub i15 %sext_ln36_115, i15 %sext_ln36_93" [fir128_Q5/fir.cpp:36]   --->   Operation 447 'sub' 'sub_ln36_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 448 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_9 = sub i15 %sub_ln36_8, i15 %sext_ln36_94" [fir128_Q5/fir.cpp:36]   --->   Operation 448 'sub' 'sub_ln36_9' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln36_95 = sext i8 %tmp_105" [fir128_Q5/fir.cpp:36]   --->   Operation 449 'sext' 'sext_ln36_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln36_96 = sext i8 %tmp_106" [fir128_Q5/fir.cpp:36]   --->   Operation 450 'sext' 'sext_ln36_96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_10 = sub i15 %sub_ln36_9, i15 %sext_ln36_95" [fir128_Q5/fir.cpp:36]   --->   Operation 451 'sub' 'sub_ln36_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 452 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_11 = sub i15 %sub_ln36_10, i15 %sext_ln36_96" [fir128_Q5/fir.cpp:36]   --->   Operation 452 'sub' 'sub_ln36_11' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.87>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln36_97 = sext i8 %tmp_107" [fir128_Q5/fir.cpp:36]   --->   Operation 453 'sext' 'sext_ln36_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln36_98 = sext i8 %tmp_108" [fir128_Q5/fir.cpp:36]   --->   Operation 454 'sext' 'sext_ln36_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_12 = sub i15 %sub_ln36_11, i15 %sext_ln36_97" [fir128_Q5/fir.cpp:36]   --->   Operation 455 'sub' 'sub_ln36_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 456 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_13 = sub i15 %sub_ln36_12, i15 %sext_ln36_98" [fir128_Q5/fir.cpp:36]   --->   Operation 456 'sub' 'sub_ln36_13' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.87>
ST_20 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln36_99 = sext i8 %tmp_109" [fir128_Q5/fir.cpp:36]   --->   Operation 457 'sext' 'sext_ln36_99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln36_100 = sext i8 %tmp_110" [fir128_Q5/fir.cpp:36]   --->   Operation 458 'sext' 'sext_ln36_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_14 = sub i15 %sub_ln36_13, i15 %sext_ln36_99" [fir128_Q5/fir.cpp:36]   --->   Operation 459 'sub' 'sub_ln36_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 460 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_15 = sub i15 %sub_ln36_14, i15 %sext_ln36_100" [fir128_Q5/fir.cpp:36]   --->   Operation 460 'sub' 'sub_ln36_15' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.87>
ST_21 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln36_101 = sext i8 %tmp_111" [fir128_Q5/fir.cpp:36]   --->   Operation 461 'sext' 'sext_ln36_101' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln36_102 = sext i8 %tmp_112" [fir128_Q5/fir.cpp:36]   --->   Operation 462 'sext' 'sext_ln36_102' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_16 = sub i15 %sub_ln36_15, i15 %sext_ln36_101" [fir128_Q5/fir.cpp:36]   --->   Operation 463 'sub' 'sub_ln36_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 464 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_17 = sub i15 %sub_ln36_16, i15 %sext_ln36_102" [fir128_Q5/fir.cpp:36]   --->   Operation 464 'sub' 'sub_ln36_17' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 3.87>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln36_103 = sext i8 %tmp_113" [fir128_Q5/fir.cpp:36]   --->   Operation 465 'sext' 'sext_ln36_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln36_104 = sext i8 %tmp_114" [fir128_Q5/fir.cpp:36]   --->   Operation 466 'sext' 'sext_ln36_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_18 = sub i15 %sub_ln36_17, i15 %sext_ln36_103" [fir128_Q5/fir.cpp:36]   --->   Operation 467 'sub' 'sub_ln36_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 468 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_19 = sub i15 %sub_ln36_18, i15 %sext_ln36_104" [fir128_Q5/fir.cpp:36]   --->   Operation 468 'sub' 'sub_ln36_19' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.87>
ST_23 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln36_105 = sext i8 %tmp_115" [fir128_Q5/fir.cpp:36]   --->   Operation 469 'sext' 'sext_ln36_105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln36_106 = sext i8 %tmp_116" [fir128_Q5/fir.cpp:36]   --->   Operation 470 'sext' 'sext_ln36_106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_20 = sub i15 %sub_ln36_19, i15 %sext_ln36_105" [fir128_Q5/fir.cpp:36]   --->   Operation 471 'sub' 'sub_ln36_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 472 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sub_ln36_21 = sub i15 %sub_ln36_20, i15 %sext_ln36_106" [fir128_Q5/fir.cpp:36]   --->   Operation 472 'sub' 'sub_ln36_21' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.87>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln36_107 = sext i8 %tmp_117" [fir128_Q5/fir.cpp:36]   --->   Operation 473 'sext' 'sext_ln36_107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln36_108 = sext i8 %tmp_118" [fir128_Q5/fir.cpp:36]   --->   Operation 474 'sext' 'sext_ln36_108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp142 = sub i15 %sub_ln36_21, i15 %sext_ln36_107" [fir128_Q5/fir.cpp:36]   --->   Operation 475 'sub' 'tmp142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 476 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp143 = sub i15 %tmp142, i15 %sext_ln36_108" [fir128_Q5/fir.cpp:36]   --->   Operation 476 'sub' 'tmp143' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.27>
ST_25 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [D:/HLS/HLS_LabB/fir128_Q5/reshape_pipelinefunction/directives.tcl:9]   --->   Operation 477 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fir128_Q5/fir.cpp:17]   --->   Operation 478 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 479 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 480 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 481 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 481 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 482 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 482 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %tmp143, i3 0" [fir128_Q5/fir.cpp:36]   --->   Operation 483 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 484 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp143, i1 0" [fir128_Q5/fir.cpp:36]   --->   Operation 484 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i16 %p_shl4" [fir128_Q5/fir.cpp:36]   --->   Operation 485 'sext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 486 [1/1] (2.13ns)   --->   "%add_ln36 = add i18 %p_shl3, i18 %p_shl4_cast" [fir128_Q5/fir.cpp:36]   --->   Operation 486 'add' 'add_ln36' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln36_117 = sext i18 %add_ln36" [fir128_Q5/fir.cpp:36]   --->   Operation 487 'sext' 'sext_ln36_117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln36_118 = sext i17 %add_ln36_2" [fir128_Q5/fir.cpp:36]   --->   Operation 488 'sext' 'sext_ln36_118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 489 [1/1] (2.13ns)   --->   "%acc = add i19 %sext_ln36_118, i19 %sext_ln36_117" [fir128_Q5/fir.cpp:36]   --->   Operation 489 'add' 'acc' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i19 %acc" [fir128_Q5/fir.cpp:24]   --->   Operation 490 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %sext_ln24" [fir128_Q5/fir.cpp:39]   --->   Operation 491 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 492 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [fir128_Q5/fir.cpp:40]   --->   Operation 492 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.11ns
The critical path consists of the following:
	wire read operation ('x', fir128_Q5/fir.cpp:17) on port 'x' (fir128_Q5/fir.cpp:17) [10]  (0 ns)
	'add' operation ('tmp4') [270]  (1.92 ns)
	'add' operation ('tmp3') [272]  (1.82 ns)
	'add' operation ('tmp2', fir128_Q5/fir.cpp:36) [278]  (1.73 ns)
	'add' operation ('tmp1', fir128_Q5/fir.cpp:36) [290]  (1.64 ns)

 <State 2>: 5.49ns
The critical path consists of the following:
	'sub' operation ('tmp160', fir128_Q5/fir.cpp:29) [391]  (1.73 ns)
	'sub' operation ('tmp161', fir128_Q5/fir.cpp:29) [392]  (0 ns)
	'add' operation ('tmp37', fir128_Q5/fir.cpp:29) [393]  (3.76 ns)

 <State 3>: 3.82ns
The critical path consists of the following:
	'sub' operation ('tmp112', fir128_Q5/fir.cpp:36) [317]  (0 ns)
	'sub' operation ('tmp113', fir128_Q5/fir.cpp:36) [318]  (3.82 ns)

 <State 4>: 3.82ns
The critical path consists of the following:
	'sub' operation ('tmp114', fir128_Q5/fir.cpp:36) [319]  (0 ns)
	'sub' operation ('tmp115', fir128_Q5/fir.cpp:36) [320]  (3.82 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'sub' operation ('tmp169', fir128_Q5/fir.cpp:36) [403]  (0 ns)
	'add' operation ('tmp40', fir128_Q5/fir.cpp:36) [404]  (3.79 ns)
	'add' operation ('tmp173', fir128_Q5/fir.cpp:36) [410]  (1.55 ns)

 <State 6>: 3.84ns
The critical path consists of the following:
	'add' operation ('tmp24', fir128_Q5/fir.cpp:36) [324]  (0 ns)
	'add' operation ('tmp23', fir128_Q5/fir.cpp:36) [327]  (3.84 ns)

 <State 7>: 6.52ns
The critical path consists of the following:
	'sub' operation ('tmp176', fir128_Q5/fir.cpp:36) [413]  (0 ns)
	'sub' operation ('tmp177', fir128_Q5/fir.cpp:36) [414]  (3.82 ns)
	'add' operation of DSP[461] ('tmp179', fir128_Q5/fir.cpp:36) [417]  (1.65 ns)
	'mul' operation of DSP[461] ('tmp180', fir128_Q5/fir.cpp:36) [419]  (1.05 ns)

 <State 8>: 3.84ns
The critical path consists of the following:
	'sub' operation ('tmp127', fir128_Q5/fir.cpp:36) [338]  (0 ns)
	'sub' operation ('tmp128', fir128_Q5/fir.cpp:36) [339]  (3.84 ns)

 <State 9>: 3.84ns
The critical path consists of the following:
	'sub' operation ('tmp129', fir128_Q5/fir.cpp:36) [340]  (0 ns)
	'sub' operation ('tmp130', fir128_Q5/fir.cpp:36) [341]  (3.84 ns)

 <State 10>: 4.21ns
The critical path consists of the following:
	'add' operation of DSP[461] ('add_ln36_1', fir128_Q5/fir.cpp:36) [461]  (2.1 ns)
	'add' operation ('add_ln36_2', fir128_Q5/fir.cpp:36) [462]  (2.11 ns)

 <State 11>: 3.84ns
The critical path consists of the following:
	'sub' operation ('tmp133', fir128_Q5/fir.cpp:36) [344]  (0 ns)
	'add' operation ('tmp31', fir128_Q5/fir.cpp:36) [345]  (3.84 ns)

 <State 12>: 3.84ns
The critical path consists of the following:
	'add' operation ('tmp30', fir128_Q5/fir.cpp:36) [348]  (0 ns)
	'add' operation ('tmp141', fir128_Q5/fir.cpp:36) [357]  (3.84 ns)

 <State 13>: 3.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln36', fir128_Q5/fir.cpp:36) [358]  (0 ns)
	'sub' operation ('sub_ln36_1', fir128_Q5/fir.cpp:36) [359]  (3.84 ns)

 <State 14>: 3.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_2', fir128_Q5/fir.cpp:36) [360]  (0 ns)
	'sub' operation ('sub_ln36_3', fir128_Q5/fir.cpp:36) [361]  (3.84 ns)

 <State 15>: 3.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_4', fir128_Q5/fir.cpp:36) [362]  (0 ns)
	'sub' operation ('sub_ln36_5', fir128_Q5/fir.cpp:36) [363]  (3.84 ns)

 <State 16>: 3.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_6', fir128_Q5/fir.cpp:36) [364]  (0 ns)
	'sub' operation ('sub_ln36_7', fir128_Q5/fir.cpp:36) [365]  (3.84 ns)

 <State 17>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_8', fir128_Q5/fir.cpp:36) [367]  (0 ns)
	'sub' operation ('sub_ln36_9', fir128_Q5/fir.cpp:36) [368]  (3.87 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_10', fir128_Q5/fir.cpp:36) [369]  (0 ns)
	'sub' operation ('sub_ln36_11', fir128_Q5/fir.cpp:36) [370]  (3.87 ns)

 <State 19>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_12', fir128_Q5/fir.cpp:36) [371]  (0 ns)
	'sub' operation ('sub_ln36_13', fir128_Q5/fir.cpp:36) [372]  (3.87 ns)

 <State 20>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_14', fir128_Q5/fir.cpp:36) [373]  (0 ns)
	'sub' operation ('sub_ln36_15', fir128_Q5/fir.cpp:36) [374]  (3.87 ns)

 <State 21>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_16', fir128_Q5/fir.cpp:36) [375]  (0 ns)
	'sub' operation ('sub_ln36_17', fir128_Q5/fir.cpp:36) [376]  (3.87 ns)

 <State 22>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_18', fir128_Q5/fir.cpp:36) [377]  (0 ns)
	'sub' operation ('sub_ln36_19', fir128_Q5/fir.cpp:36) [378]  (3.87 ns)

 <State 23>: 3.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln36_20', fir128_Q5/fir.cpp:36) [379]  (0 ns)
	'sub' operation ('sub_ln36_21', fir128_Q5/fir.cpp:36) [380]  (3.87 ns)

 <State 24>: 3.87ns
The critical path consists of the following:
	'sub' operation ('tmp142', fir128_Q5/fir.cpp:36) [381]  (0 ns)
	'sub' operation ('tmp143', fir128_Q5/fir.cpp:36) [382]  (3.87 ns)

 <State 25>: 4.27ns
The critical path consists of the following:
	'add' operation ('add_ln36', fir128_Q5/fir.cpp:36) [459]  (2.14 ns)
	'add' operation ('acc', fir128_Q5/fir.cpp:36) [464]  (2.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
