<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HWD_Watch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_2_4_Selector.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_2_4_Selector.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_2_4_Selector.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCD_4_7Segment.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BCD_4_7Segment.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BCD_4_7Segment.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparator_4Bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparator_4Bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Comparator_4Bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter0_3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter0_3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter0_3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter0_3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Counter0_3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Counter0_3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_2_R.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_2_R.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_2_R.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_5.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_5.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_5.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_9.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_9.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_9.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_9_R.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_9_R.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_9_R.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_9_U.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_9_U.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_9_U.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_9_U5.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_9_U5.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_9_U5.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_0_9_UR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_0_9_UR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter_0_9_UR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV1000_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV1000_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV1000_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV10K_1000.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV10K_1000.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV10K_1000.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV20M_10K.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV20M_10K.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV20M_10K.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV2_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV2_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV2_1.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Input_Handler.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Input_Handler.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Input_Handler.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Input_Handler.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Input_Handler.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Input_Handler.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Input_Handler_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Input_Handler_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4BIT_2_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX4BIT_2_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX4BIT_2_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4BIT_4_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX4BIT_4_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX4BIT_4_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Segment_Driver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Segment_Driver.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Segment_Driver.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Segment_Driver_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Watch_Driver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Watch_Driver.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Watch_Driver.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1621017548" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1621017548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621017548" xil_pn:in_ck="-1587788598480630257" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1621017548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_2_4_Selector.vhd"/>
      <outfile xil_pn:name="BCD_4_7Segment.vhd"/>
      <outfile xil_pn:name="Comparator_4Bit.vhd"/>
      <outfile xil_pn:name="Counter0_3.vhd"/>
      <outfile xil_pn:name="Counter0_9_R.vhd"/>
      <outfile xil_pn:name="Counter_0_2_R.vhd"/>
      <outfile xil_pn:name="Counter_0_4.vhd"/>
      <outfile xil_pn:name="Counter_0_5.vhd"/>
      <outfile xil_pn:name="Counter_0_5_R.vhd"/>
      <outfile xil_pn:name="Counter_0_9_U.vhd"/>
      <outfile xil_pn:name="Counter_0_9_U5.vhd"/>
      <outfile xil_pn:name="Counter_0_9_UR.vhd"/>
      <outfile xil_pn:name="DIV1000_2.vhd"/>
      <outfile xil_pn:name="DIV10K_1000.vhd"/>
      <outfile xil_pn:name="DIV20M_10K.vhd"/>
      <outfile xil_pn:name="DIV2_1.vhd"/>
      <outfile xil_pn:name="Input_Handler.vhd"/>
      <outfile xil_pn:name="MUX4BIT_2_1.vhd"/>
      <outfile xil_pn:name="MUX4BIT_4_1.vhd"/>
      <outfile xil_pn:name="Segment_Driver.vhd"/>
      <outfile xil_pn:name="Watch_Driver.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1621017728" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6217488784382856837" xil_pn:start_ts="1621017728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621017728" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4681178472421870851" xil_pn:start_ts="1621017728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621017548" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5682523907332637590" xil_pn:start_ts="1621017548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621017548" xil_pn:in_ck="-1587788598480630257" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1621017548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_2_4_Selector.vhd"/>
      <outfile xil_pn:name="BCD_4_7Segment.vhd"/>
      <outfile xil_pn:name="Comparator_4Bit.vhd"/>
      <outfile xil_pn:name="Counter0_3.vhd"/>
      <outfile xil_pn:name="Counter0_9_R.vhd"/>
      <outfile xil_pn:name="Counter_0_2_R.vhd"/>
      <outfile xil_pn:name="Counter_0_4.vhd"/>
      <outfile xil_pn:name="Counter_0_5.vhd"/>
      <outfile xil_pn:name="Counter_0_5_R.vhd"/>
      <outfile xil_pn:name="Counter_0_9_U.vhd"/>
      <outfile xil_pn:name="Counter_0_9_U5.vhd"/>
      <outfile xil_pn:name="Counter_0_9_UR.vhd"/>
      <outfile xil_pn:name="DIV1000_2.vhd"/>
      <outfile xil_pn:name="DIV10K_1000.vhd"/>
      <outfile xil_pn:name="DIV20M_10K.vhd"/>
      <outfile xil_pn:name="DIV2_1.vhd"/>
      <outfile xil_pn:name="Input_Handler.vhd"/>
      <outfile xil_pn:name="MUX4BIT_2_1.vhd"/>
      <outfile xil_pn:name="MUX4BIT_4_1.vhd"/>
      <outfile xil_pn:name="Segment_Driver.vhd"/>
      <outfile xil_pn:name="Watch_Driver.vhd"/>
      <outfile xil_pn:name="main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1621017731" xil_pn:in_ck="-1587788598480630257" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7006233912558422109" xil_pn:start_ts="1621017728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Counter0_3_beh.prj"/>
      <outfile xil_pn:name="Counter0_3_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1621017731" xil_pn:in_ck="-4059102359596705518" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3235072644422247094" xil_pn:start_ts="1621017731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Counter0_3_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1621004844" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1621004844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621008190" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-860956704900283482" xil_pn:start_ts="1621008190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621008190" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5682523907332637590" xil_pn:start_ts="1621008190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621004844" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1621004844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621008190" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1341005959244132312" xil_pn:start_ts="1621008190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621004844" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1621004844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621008190" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2635664405826212896" xil_pn:start_ts="1621008190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621031970" xil_pn:in_ck="-1587788598480630257" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1940382114613444463" xil_pn:start_ts="1621031964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main.lso"/>
      <outfile xil_pn:name="main.ngc"/>
      <outfile xil_pn:name="main.ngr"/>
      <outfile xil_pn:name="main.prj"/>
      <outfile xil_pn:name="main.stx"/>
      <outfile xil_pn:name="main.syr"/>
      <outfile xil_pn:name="main.xst"/>
      <outfile xil_pn:name="main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1621029817" xil_pn:in_ck="4774924128945" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5369975691955938141" xil_pn:start_ts="1621029817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621031974" xil_pn:in_ck="-5850685518144584932" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7548654377208250527" xil_pn:start_ts="1621031970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main.bld"/>
      <outfile xil_pn:name="main.ngd"/>
      <outfile xil_pn:name="main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1621031980" xil_pn:in_ck="-5850684111735966691" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1621031974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main.pcf"/>
      <outfile xil_pn:name="main_map.map"/>
      <outfile xil_pn:name="main_map.mrp"/>
      <outfile xil_pn:name="main_map.ncd"/>
      <outfile xil_pn:name="main_map.ngm"/>
      <outfile xil_pn:name="main_map.xrpt"/>
      <outfile xil_pn:name="main_summary.xml"/>
      <outfile xil_pn:name="main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1621031989" xil_pn:in_ck="7533346358390570678" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1621031980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main.ncd"/>
      <outfile xil_pn:name="main.pad"/>
      <outfile xil_pn:name="main.par"/>
      <outfile xil_pn:name="main.ptwx"/>
      <outfile xil_pn:name="main.unroutes"/>
      <outfile xil_pn:name="main.xpi"/>
      <outfile xil_pn:name="main_pad.csv"/>
      <outfile xil_pn:name="main_pad.txt"/>
      <outfile xil_pn:name="main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1621031995" xil_pn:in_ck="4774924121320" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1621031989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main.bgn"/>
      <outfile xil_pn:name="main.bit"/>
      <outfile xil_pn:name="main.drc"/>
      <outfile xil_pn:name="main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1621031989" xil_pn:in_ck="-5850869757673574503" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1621031985">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main.twr"/>
      <outfile xil_pn:name="main.twx"/>
    </transform>
  </transforms>

</generated_project>
