#ifndef _SDP_CLOCKS_H_
#define _SDP_CLOCKS_H_

//#define FREQ_ARM	1000

#if defined(BOARD_DV)
#define FREQ_DDR    800
#define FREQ_BUS    410
#elif defined(BOARD_PV)
#define FREQ_DDR    933
#define FREQ_BUS    368
#elif defined(BOARD_OD)
#define FREQ_DDR    933
#define FREQ_BUS    368
#else // Pre1, Pre2
#define FREQ_DDR    800
#define FREQ_BUS    410
#endif

#if !defined(FREQ_ARM)
#define FREQ_ARM	1000
#endif

#if !defined(FREQ_DDR)
#define FREQ_DDR	800
#endif

#if !defined(FREQ_BUS)
#define FREQ_BUS	400
#endif


#define PMU_PMS_ARM 	PMU_VALUE(PMU_PMS_ARM, FREQ_ARM)
//#define PMU_CTL_ARM 	PMU_VALUE(PMU_CTL_ARM, FREQ_ARM)

#define PMU_PMS_DDR 	PMU_VALUE(PMU_PMS_DDR, FREQ_DDR)
#define PMU_K_DDR		PMU_VALUE(PMU_K_DDR, FREQ_DDR)
#define PMU_CTL_DDR 	PMU_VALUE(PMU_CTL_DDR, FREQ_DDR)

#define PMU_PMS_BUS 	PMU_VALUE(PMU_PMS_BUS, FREQ_BUS)

/* variations */
#define _PMU_VALUE(prefix, freq)	prefix##_##freq
#define PMU_VALUE(prefix, freq) 	_PMU_VALUE(prefix, freq)

/* ARM list */
#define PMU_PMS_ARM_2000	0x0030FA00
#define PMU_PMS_ARM_1900	0x0061DB00
#define PMU_PMS_ARM_1800	0x0030E100
#define PMU_PMS_ARM_1700	0x0061A900
#define PMU_PMS_ARM_1600	0x0030C800
#define PMU_PMS_ARM_1500	0x0040FA00
#define PMU_PMS_ARM_1400	0x0030AF00
#define PMU_PMS_ARM_1300	0x00614500
#define PMU_PMS_ARM_1200	0x0040C800
#define PMU_PMS_ARM_1100	0x00611300
#define PMU_PMS_ARM_1000	0x00307D00
#define PMU_PMS_ARM_900		0x00409600
#define PMU_PMS_ARM_800		0x00306400
#define PMU_PMS_ARM_700		0x0030AF01
#define PMU_PMS_ARM_600		0x0040C801

/* DDR list */
#define PMU_PMS_DDR_1066 0x205900
#define PMU_K_DDR_1066	0xD555
#define PMU_CTL_DDR_1066 0x13060408

#define PMU_PMS_DDR_933 0x307500
#define PMU_K_DDR_933	0xA000
#define PMU_CTL_DDR_933 0x1D050408

#define PMU_PMS_DDR_870 0x204900
#define PMU_K_DDR_870	0x8000
#define PMU_CTL_DDR_870 0x0F060408

#define PMU_PMS_DDR_864 0x204800  
#define PMU_K_DDR_864	0x0        
#define PMU_CTL_DDR_864 0x15060408

#define PMU_PMS_DDR_860 0x204800
#define PMU_K_DDR_860	0xAAAB
#define PMU_CTL_DDR_860 0x0F060408

#define PMU_PMS_DDR_850 0x204700
#define PMU_K_DDR_850	0xD555
#define PMU_CTL_DDR_850 0x0F060408

#define PMU_PMS_DDR_826 0x204500
#define PMU_K_DDR_826	0xD555
#define PMU_CTL_DDR_826 0x0F060408

#define PMU_PMS_DDR_800 0x306400 
#define PMU_K_DDR_800	0x0 
#define PMU_CTL_DDR_800 0x19050408 

#define PMU_PMS_DDR_760 0x305F00
#define PMU_K_DDR_760	0x0000
#define PMU_CTL_DDR_760 0x1E040408

#define PMU_PMS_DDR_750 0x203F00
#define PMU_K_DDR_750	0x8000
#define PMU_CTL_DDR_750 0x14060408


#define PMU_PMS_DDR_667 0x206F01
#define PMU_K_DDR_667	0x2AAB
#define PMU_CTL_DDR_667 0x18060408

/* BUS list */
#define PMU_PMS_BUS_500	0x00307D01
#define PMU_PMS_BUS_480	0x0040A001
#define PMU_PMS_BUS_475	0x00C1DB01
#define PMU_PMS_BUS_470	0x0060EB01
#define PMU_PMS_BUS_466	0x00813701
#define PMU_PMS_BUS_460	0x00307301
#define PMU_PMS_BUS_450	0x00409601
#define PMU_PMS_BUS_445	0x00C1BD01
#define PMU_PMS_BUS_440	0x00306E01
#define PMU_PMS_BUS_435	0x00409101
#define PMU_PMS_BUS_430	0x0060D701
#define PMU_PMS_BUS_425	0x00C1A901
#define PMU_PMS_BUS_420	0x00408C01
#define PMU_PMS_BUS_415	0x00C19F01
#define PMU_PMS_BUS_410	0x0060CD01
#define PMU_PMS_BUS_405	0x00408701
#define PMU_PMS_BUS_401 0x00C19101
#define PMU_PMS_BUS_400	0x00306401
#define PMU_PMS_BUS_380	0x00305F01
#define PMU_PMS_BUS_375	0x00407d01
#define PMU_PMS_BUS_368	0x00305C01
#define PMU_PMS_BUS_360	0x00407801
#define PMU_PMS_BUS_340	0x0030AA02
#define PMU_PMS_BUS_320	0x0030A002
#define PMU_PMS_BUS_311	0x00613702
#define PMU_PMS_BUS_300	0x0040C802
#define PMU_PMS_BUS_280	0x00308C02
#define PMU_PMS_BUS_260	0x00308202
#define PMU_PMS_BUS_250	0x00307D02
#define PMU_PMS_BUS_240	0x0040A002
#define PMU_PMS_BUS_220	0x00306E02
#define PMU_PMS_BUS_200	0x00306402

#define PMU_PLL0_PMS_ARM	0x00307D00
#define PMU_PLL1_PMS_BUS	0x00308c00
//#define PMU_PLL2_PMS_GPU	0x00308200		//1040MHz
#define PMU_PLL2_PMS_GPU	0x00306400		//800MHz
#define PMU_PLL3_PMS_DSP	0x00307d00
#define PMU_PLL4_PMS_AUD0	0x00307803
#define PMU_PLL5_PMS_AUD1	0x00308303
#define PMU_PLL6_PMS_LVDS	0x00308402
#define PMU_PLL7_PMS_PULL	0x00306c05
#define PMU_PLL8_PMS_DDR	0x00205900
#define PMU_PLL9_PMS_3D		0x00306001


#define PLL3_K_DSP			0x00000000
#define PLL4_K_AUD0 		0x00006c17
#define PLL5_K_AUD1	 		0x0000126f
#define PLL6_K_LVDS 		0x00000000
#define PLL7_K_PULL 		0x00000000
#define PLL8_K_DDR	 		0x0000d555
#define PLL9_K_3D	 		0x0000d99a

#define PLL0_CTRL			0x10380001
#define PLL1_CTRL			0x10380001
#define PLL2_CTRL			0x10380001
#define PLL3_CTRL			0x00000008
#define PLL4_CTRL			0x00000008
#define PLL5_CTRL			0x00000008
#define PLL6_CTRL			0x19072408		//1.04% dither
#define PLL7_CTRL			0x00000008
#define PLL8_CTRL			0x00000008
#define PLL9_CTRL			0x00000008
#define PLL10_CTRL			0x10380001

#define PLL7_ETC			0x00000000

#define PLL0_LOCKCNT		0x00007fff
#define PLL1_LOCKCNT		0x00007fff
#define PLL2_LOCKCNT		0x00007fff
#define PLL3_LOCKCNT		0x00007fff
#define PLL4_LOCKCNT		0x00007fff
#define PLL5_LOCKCNT		0x00007fff
#define PLL6_LOCKCNT		0x00007fff
#define PLL7_LOCKCNT		0x00007fff
#define PLL8_LOCKCNT		0x00007fff
#define PLL9_LOCKCNT		0x00007fff
#define PLL10_LOCKCNT		0x00007fff




#define CLKRST_BASE		0x30090800
#define CLKRST_SEL_BASE	0x30090900

#define CLKRST_PLL0_PMS_OFFSET	0x00	
#define CLKRST_PLL1_PMS_OFFSET	0x04
#define CLKRST_PLL2_PMS_OFFSET	0x08
#define CLKRST_PLL3_PMS_OFFSET	0x0c
#define CLKRST_PLL4_PMS_OFFSET	0x10
#define CLKRST_PLL5_PMS_OFFSET	0x14
#define CLKRST_PLL6_PMS_OFFSET	0x18
#define CLKRST_PLL7_PMS_OFFSET	0x1c
#define CLKRST_PLL8_PMS_OFFSET	0x20
#define CLKRST_PLL9_PMS_OFFSET	0x24
#define CLKRST_PLL10_PMS_OFFSET	0x28

#define CLKRST_PLL3_K_OFFSET	0x2c
#define CLKRST_PLL4_K_OFFSET	0x30
#define CLKRST_PLL5_K_OFFSET	0x34
#define CLKRST_PLL6_K_OFFSET	0x38
#define CLKRST_PLL7_K_OFFSET	0x3c
#define CLKRST_PLL8_K_OFFSET	0x40

#define CLKRST_PLL0_CTRL_OFFSET	0x44
#define CLKRST_PLL1_CTRL_OFFSET 0x48
#define CLKRST_PLL2_CTRL_OFFSET 0x4c
#define CLKRST_PLL3_CTRL_OFFSET 0x50
#define CLKRST_PLL4_CTRL_OFFSET 0x54
#define CLKRST_PLL5_CTRL_OFFSET 0x58
#define CLKRST_PLL6_CTRL_OFFSET 0x5c
#define CLKRST_PLL7_CTRL_OFFSET 0x60
#define CLKRST_PLL8_CTRL_OFFSET 0x64
#define CLKRST_PLL9_CTRL_OFFSET 0x68
#define CLKRST_PLL10_CTRL_OFFSET 0x6c

#define CLKRST_PLL7_ETC_OFFSET	0x70

#define CLKRST_PLL0_LOCKCNT		0x74
#define CLKRST_PLL1_LOCKCNT 	0x78
#define CLKRST_PLL2_LOCKCNT 	0x7c
#define CLKRST_PLL3_LOCKCNT 	0x80
#define CLKRST_PLL4_LOCKCNT 	0x84
#define CLKRST_PLL5_LOCKCNT 	0x88
#define CLKRST_PLL6_LOCKCNT 	0x8c
#define CLKRST_PLL7_LOCKCNT 	0x90
#define CLKRST_PLL8_LOCKCNT 	0x94
#define CLKRST_PLL9_LOCKCNT 	0x98
#define CLKRST_PLL10_LOCKCNT 	0x9c


#define CLKRST_PLL_LOCK_OFFSET 		0xa0
#define CLKRST_PLL_PWD_OFFSET		0xa4
#define CLKRST_PLL_BYPASS_OFFSET	0xa8
#define CLKRST_PLL_PLLLOCK_OFFSET	0xac

#define CLKRST_PRESCL_ON_OFFSET		0x00
#define CLKRST_PRESCL_VAL0_OFFSET	0x04
#define CLKRST_PRESCL_VAL1_OFFSET	0x08
#define CLKRST_PRESCL_VAL2_OFFSET	0x0c

#define CLKRST_MUX_SEL0_OFFSET 		0x10
#define CLKRST_MUX_SEL1_OFFSET 		0x14
#define CLKRST_MUX_SEL2_OFFSET 		0x18
#define CLKRST_MUX_SEL3_OFFSET 		0x1c
#define CLKRST_MUX_SEL4_OFFSET 		0x20
#define CLKRST_MUX_SEL5_OFFSET 		0x24
#define CLKRST_MUX_SEL6_OFFSET 		0x28
#define CLKRST_MUX_SEL7_OFFSET 		0x2c
#define CLKRST_MUX_SEL8_OFFSET 		0x30
#define CLKRST_MUX_SEL9_OFFSET 		0x34
#define CLKRST_MUX_SEL10_OFFSET		0x38
#define CLKRST_MUX_SEL11_OFFSET		0x3c
#define CLKRST_MUX_SEL12_OFFSET		0x40

#define CLKRST_MASK_CLK0_OFFSET		0x44
#define CLKRST_MASK_CLK1_OFFSET		0x48
#define CLKRST_MASK_CLK2_OFFSET		0x4c
#define CLKRST_MASK_CLK3_OFFSET		0x50
#define CLKRST_SW_RESET0_OFFSET		0x54
#define CLKRST_SW_RESET1_OFFSET		0x58
#define CLKRST_AE_SWRST_OFFSET		0x5c
#define CLKRST_SYS_SET_OFFSET		0x60
#define CLKRST_QPI_OFFSET			0x64
#define CLKRST_SE_RESET_OFFSET 		0x68


#endif

