Simulator report for lab4
Fri Nov 15 13:13:37 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ALTSYNCRAM
  6. |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 345 nodes    ;
; Simulation Coverage         ;      62.46 % ;
; Total Number of Transitions ; 57634        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------+
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------------+
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.46 % ;
; Total nodes checked                                 ; 345          ;
; Total output ports checked                          ; 349          ;
; Total output ports with complete 1/0-value coverage ; 218          ;
; Total output ports with no 1/0-value coverage       ; 119          ;
; Total output ports with no 1-value coverage         ; 127          ;
; Total output ports with no 0-value coverage         ; 123          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                             ; Output Port Name                                                                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|adder[8]                                                                                                                        ; |lab4|adder[8]                                                                                                                        ; pin_out          ;
; |lab4|adder[7]                                                                                                                        ; |lab4|adder[7]                                                                                                                        ; pin_out          ;
; |lab4|adder[6]                                                                                                                        ; |lab4|adder[6]                                                                                                                        ; pin_out          ;
; |lab4|adder[5]                                                                                                                        ; |lab4|adder[5]                                                                                                                        ; pin_out          ;
; |lab4|adder[4]                                                                                                                        ; |lab4|adder[4]                                                                                                                        ; pin_out          ;
; |lab4|adder[3]                                                                                                                        ; |lab4|adder[3]                                                                                                                        ; pin_out          ;
; |lab4|adder[2]                                                                                                                        ; |lab4|adder[2]                                                                                                                        ; pin_out          ;
; |lab4|adder[1]                                                                                                                        ; |lab4|adder[1]                                                                                                                        ; pin_out          ;
; |lab4|adder[0]                                                                                                                        ; |lab4|adder[0]                                                                                                                        ; pin_out          ;
; |lab4|clk                                                                                                                             ; |lab4|clk                                                                                                                             ; out              ;
; |lab4|address[5]                                                                                                                      ; |lab4|address[5]                                                                                                                      ; pin_out          ;
; |lab4|address[4]                                                                                                                      ; |lab4|address[4]                                                                                                                      ; pin_out          ;
; |lab4|address[3]                                                                                                                      ; |lab4|address[3]                                                                                                                      ; pin_out          ;
; |lab4|address[2]                                                                                                                      ; |lab4|address[2]                                                                                                                      ; pin_out          ;
; |lab4|address[1]                                                                                                                      ; |lab4|address[1]                                                                                                                      ; pin_out          ;
; |lab4|address[0]                                                                                                                      ; |lab4|address[0]                                                                                                                      ; pin_out          ;
; |lab4|AR[2]                                                                                                                           ; |lab4|AR[2]                                                                                                                           ; pin_out          ;
; |lab4|AR[1]                                                                                                                           ; |lab4|AR[1]                                                                                                                           ; pin_out          ;
; |lab4|AR[0]                                                                                                                           ; |lab4|AR[0]                                                                                                                           ; pin_out          ;
; |lab4|control[2]                                                                                                                      ; |lab4|control[2]                                                                                                                      ; pin_out          ;
; |lab4|control[1]                                                                                                                      ; |lab4|control[1]                                                                                                                      ; pin_out          ;
; |lab4|control[0]                                                                                                                      ; |lab4|control[0]                                                                                                                      ; pin_out          ;
; |lab4|data[8]                                                                                                                         ; |lab4|data[8]                                                                                                                         ; pin_out          ;
; |lab4|data[7]                                                                                                                         ; |lab4|data[7]                                                                                                                         ; pin_out          ;
; |lab4|data[6]                                                                                                                         ; |lab4|data[6]                                                                                                                         ; pin_out          ;
; |lab4|data[5]                                                                                                                         ; |lab4|data[5]                                                                                                                         ; pin_out          ;
; |lab4|data[4]                                                                                                                         ; |lab4|data[4]                                                                                                                         ; pin_out          ;
; |lab4|data[2]                                                                                                                         ; |lab4|data[2]                                                                                                                         ; pin_out          ;
; |lab4|data[1]                                                                                                                         ; |lab4|data[1]                                                                                                                         ; pin_out          ;
; |lab4|data[0]                                                                                                                         ; |lab4|data[0]                                                                                                                         ; pin_out          ;
; |lab4|data~0                                                                                                                          ; |lab4|data~0                                                                                                                          ; out0             ;
; |lab4|data~1                                                                                                                          ; |lab4|data~1                                                                                                                          ; out0             ;
; |lab4|data~2                                                                                                                          ; |lab4|data~2                                                                                                                          ; out0             ;
; |lab4|data~3                                                                                                                          ; |lab4|data~3                                                                                                                          ; out0             ;
; |lab4|data~4                                                                                                                          ; |lab4|data~4                                                                                                                          ; out0             ;
; |lab4|data~6                                                                                                                          ; |lab4|data~6                                                                                                                          ; out0             ;
; |lab4|data~7                                                                                                                          ; |lab4|data~7                                                                                                                          ; out0             ;
; |lab4|data~8                                                                                                                          ; |lab4|data~8                                                                                                                          ; out0             ;
; |lab4|DCa[3]                                                                                                                          ; |lab4|DCa[3]                                                                                                                          ; pin_out          ;
; |lab4|DCa[2]                                                                                                                          ; |lab4|DCa[2]                                                                                                                          ; pin_out          ;
; |lab4|DCa[1]                                                                                                                          ; |lab4|DCa[1]                                                                                                                          ; pin_out          ;
; |lab4|DCa[0]                                                                                                                          ; |lab4|DCa[0]                                                                                                                          ; pin_out          ;
; |lab4|DR[8]                                                                                                                           ; |lab4|DR[8]                                                                                                                           ; pin_out          ;
; |lab4|DR[6]                                                                                                                           ; |lab4|DR[6]                                                                                                                           ; pin_out          ;
; |lab4|DR[5]                                                                                                                           ; |lab4|DR[5]                                                                                                                           ; pin_out          ;
; |lab4|DR[4]                                                                                                                           ; |lab4|DR[4]                                                                                                                           ; pin_out          ;
; |lab4|DR[2]                                                                                                                           ; |lab4|DR[2]                                                                                                                           ; pin_out          ;
; |lab4|DR[1]                                                                                                                           ; |lab4|DR[1]                                                                                                                           ; pin_out          ;
; |lab4|DR[0]                                                                                                                           ; |lab4|DR[0]                                                                                                                           ; pin_out          ;
; |lab4|FR[0]                                                                                                                           ; |lab4|FR[0]                                                                                                                           ; pin_out          ;
; |lab4|IP[8]                                                                                                                           ; |lab4|IP[8]                                                                                                                           ; pin_out          ;
; |lab4|IP[7]                                                                                                                           ; |lab4|IP[7]                                                                                                                           ; pin_out          ;
; |lab4|IP[6]                                                                                                                           ; |lab4|IP[6]                                                                                                                           ; pin_out          ;
; |lab4|IP[5]                                                                                                                           ; |lab4|IP[5]                                                                                                                           ; pin_out          ;
; |lab4|IP[4]                                                                                                                           ; |lab4|IP[4]                                                                                                                           ; pin_out          ;
; |lab4|IP[3]                                                                                                                           ; |lab4|IP[3]                                                                                                                           ; pin_out          ;
; |lab4|IP[2]                                                                                                                           ; |lab4|IP[2]                                                                                                                           ; pin_out          ;
; |lab4|IP[1]                                                                                                                           ; |lab4|IP[1]                                                                                                                           ; pin_out          ;
; |lab4|IP[0]                                                                                                                           ; |lab4|IP[0]                                                                                                                           ; pin_out          ;
; |lab4|IR[1]                                                                                                                           ; |lab4|IR[1]                                                                                                                           ; pin_out          ;
; |lab4|IR[0]                                                                                                                           ; |lab4|IR[0]                                                                                                                           ; pin_out          ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a0                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[0]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a1                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[1]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a2                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[2]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a4                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[4]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a5                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[5]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a6                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[6]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a7                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[7]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a8                             ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[8]                                   ; portadataout0    ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a0                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[0]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a1                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[1]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a2                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[2]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a4                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[4]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a5                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[5]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a6                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[6]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a8                          ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[8]                                ; portadataout0    ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[8]                                                              ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[8]                                                              ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[6]                                                              ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[6]                                                              ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[5]                                                              ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[5]                                                              ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[1]                                                              ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[1]                                                              ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[0]                                                              ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[0]                                                              ; out              ;
; |lab4|cu:inst|inst27                                                                                                                  ; |lab4|cu:inst|inst27                                                                                                                  ; out0             ;
; |lab4|cu:inst|inst49                                                                                                                  ; |lab4|cu:inst|inst49                                                                                                                  ; out0             ;
; |lab4|cu:inst|inst2                                                                                                                   ; |lab4|cu:inst|inst2                                                                                                                   ; out0             ;
; |lab4|cu:inst|inst28                                                                                                                  ; |lab4|cu:inst|inst28                                                                                                                  ; out0             ;
; |lab4|cu:inst|inst51                                                                                                                  ; |lab4|cu:inst|inst51                                                                                                                  ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w0_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w1_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w1_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w1_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w1_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w1_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w1_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w2_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w2_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w2_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w2_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w2_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w2_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; |lab4|cu:inst|lpm_dff3:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; |lab4|cu:inst|lpm_dff5:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                               ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                               ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                               ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                               ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                               ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                               ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                               ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                               ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                               ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                               ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[8]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[8]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[7]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[7]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[6]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[6]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[5]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[5]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[4]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[4]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[2]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[2]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[1]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[1]                                                                ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[0]                                                                ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[0]                                                                ; out              ;
; |lab4|cu:inst|lpm_dff5:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; |lab4|cu:inst|lpm_dff5:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; |lab4|cu:inst|lpm_dff5:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cout_actual                        ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cout_actual                        ; out0             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita0                 ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita0                 ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita1                 ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita1                 ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita2                 ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita2                 ; sumout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_reg_bit1a[1]               ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_reg_bit1a[0]               ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; out0             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|32                                                                                                 ; |lab4|cu:inst|DCa:inst|74154:inst1|32                                                                                                 ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|31                                                                                                 ; |lab4|cu:inst|DCa:inst|74154:inst1|31                                                                                                 ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|30                                                                                                 ; |lab4|cu:inst|DCa:inst|74154:inst1|30                                                                                                 ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|29                                                                                                 ; |lab4|cu:inst|DCa:inst|74154:inst1|29                                                                                                 ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w0_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w0_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w0_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w0_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w0_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w0_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w1_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w1_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w1_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w1_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w1_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w1_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w2_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w2_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w2_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w2_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w2_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w2_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w3_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w3_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w3_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w3_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w3_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w3_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w6_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w6_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w6_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w6_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w6_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w6_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w7_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w7_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w7_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w7_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w7_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w7_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w8_n0_mux_dataout~0                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w8_n0_mux_dataout~0                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w8_n0_mux_dataout~1                                              ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w8_n0_mux_dataout~1                                              ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w8_n0_mux_dataout                                                ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w8_n0_mux_dataout                                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~0                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~1                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~2                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~3                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~4                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~5                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~6                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~7                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~8                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9                                 ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~9                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~10                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~11                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~12                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~13                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~14                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~17                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~17                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~22                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~22                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~27                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~27                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~29                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~29                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~31                                ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~31                                ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~0                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~0                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~1                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~1                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~2                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~2                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~3                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~3                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~4                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~4                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~5                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~5                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~6                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~6                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~7                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~7                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~8                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~8                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~9                                  ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~9                                  ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~10                                 ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~10                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~11                                 ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~11                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~12                                 ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~12                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~13                                 ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~13                                 ; out0             ;
; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~14                                 ; |lab4|cu:inst|lpm_add_sub2:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_3ph:auto_generated|op_1~14                                 ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                      ; Output Port Name                                                                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|AR[8]                                                                                                                    ; |lab4|AR[8]                                                                                                                    ; pin_out          ;
; |lab4|AR[7]                                                                                                                    ; |lab4|AR[7]                                                                                                                    ; pin_out          ;
; |lab4|AR[6]                                                                                                                    ; |lab4|AR[6]                                                                                                                    ; pin_out          ;
; |lab4|AR[5]                                                                                                                    ; |lab4|AR[5]                                                                                                                    ; pin_out          ;
; |lab4|AR[4]                                                                                                                    ; |lab4|AR[4]                                                                                                                    ; pin_out          ;
; |lab4|AR[3]                                                                                                                    ; |lab4|AR[3]                                                                                                                    ; pin_out          ;
; |lab4|control[7]                                                                                                               ; |lab4|control[7]                                                                                                               ; pin_out          ;
; |lab4|control[6]                                                                                                               ; |lab4|control[6]                                                                                                               ; pin_out          ;
; |lab4|control[5]                                                                                                               ; |lab4|control[5]                                                                                                               ; pin_out          ;
; |lab4|control[4]                                                                                                               ; |lab4|control[4]                                                                                                               ; pin_out          ;
; |lab4|control[3]                                                                                                               ; |lab4|control[3]                                                                                                               ; pin_out          ;
; |lab4|data[3]                                                                                                                  ; |lab4|data[3]                                                                                                                  ; pin_out          ;
; |lab4|data~5                                                                                                                   ; |lab4|data~5                                                                                                                   ; out0             ;
; |lab4|DCa[15]                                                                                                                  ; |lab4|DCa[15]                                                                                                                  ; pin_out          ;
; |lab4|DCa[14]                                                                                                                  ; |lab4|DCa[14]                                                                                                                  ; pin_out          ;
; |lab4|DCa[13]                                                                                                                  ; |lab4|DCa[13]                                                                                                                  ; pin_out          ;
; |lab4|DCa[12]                                                                                                                  ; |lab4|DCa[12]                                                                                                                  ; pin_out          ;
; |lab4|DCa[11]                                                                                                                  ; |lab4|DCa[11]                                                                                                                  ; pin_out          ;
; |lab4|DCa[10]                                                                                                                  ; |lab4|DCa[10]                                                                                                                  ; pin_out          ;
; |lab4|DCa[9]                                                                                                                   ; |lab4|DCa[9]                                                                                                                   ; pin_out          ;
; |lab4|DCa[8]                                                                                                                   ; |lab4|DCa[8]                                                                                                                   ; pin_out          ;
; |lab4|DCa[7]                                                                                                                   ; |lab4|DCa[7]                                                                                                                   ; pin_out          ;
; |lab4|DCa[6]                                                                                                                   ; |lab4|DCa[6]                                                                                                                   ; pin_out          ;
; |lab4|DCa[5]                                                                                                                   ; |lab4|DCa[5]                                                                                                                   ; pin_out          ;
; |lab4|DCa[4]                                                                                                                   ; |lab4|DCa[4]                                                                                                                   ; pin_out          ;
; |lab4|DR[7]                                                                                                                    ; |lab4|DR[7]                                                                                                                    ; pin_out          ;
; |lab4|DR[3]                                                                                                                    ; |lab4|DR[3]                                                                                                                    ; pin_out          ;
; |lab4|FR[8]                                                                                                                    ; |lab4|FR[8]                                                                                                                    ; pin_out          ;
; |lab4|FR[7]                                                                                                                    ; |lab4|FR[7]                                                                                                                    ; pin_out          ;
; |lab4|FR[6]                                                                                                                    ; |lab4|FR[6]                                                                                                                    ; pin_out          ;
; |lab4|FR[5]                                                                                                                    ; |lab4|FR[5]                                                                                                                    ; pin_out          ;
; |lab4|FR[4]                                                                                                                    ; |lab4|FR[4]                                                                                                                    ; pin_out          ;
; |lab4|FR[3]                                                                                                                    ; |lab4|FR[3]                                                                                                                    ; pin_out          ;
; |lab4|FR[2]                                                                                                                    ; |lab4|FR[2]                                                                                                                    ; pin_out          ;
; |lab4|FR[1]                                                                                                                    ; |lab4|FR[1]                                                                                                                    ; pin_out          ;
; |lab4|IR[8]                                                                                                                    ; |lab4|IR[8]                                                                                                                    ; pin_out          ;
; |lab4|IR[7]                                                                                                                    ; |lab4|IR[7]                                                                                                                    ; pin_out          ;
; |lab4|IR[6]                                                                                                                    ; |lab4|IR[6]                                                                                                                    ; pin_out          ;
; |lab4|IR[5]                                                                                                                    ; |lab4|IR[5]                                                                                                                    ; pin_out          ;
; |lab4|IR[4]                                                                                                                    ; |lab4|IR[4]                                                                                                                    ; pin_out          ;
; |lab4|IR[3]                                                                                                                    ; |lab4|IR[3]                                                                                                                    ; pin_out          ;
; |lab4|IR[2]                                                                                                                    ; |lab4|IR[2]                                                                                                                    ; pin_out          ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a3                      ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[3]                            ; portadataout0    ;
; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab4|rom:inst6|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[8]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[8]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[7]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[7]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[6]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[6]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[5]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[5]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[4]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[4]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[3]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[3]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[2]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[2]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[1]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[1]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[0]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[0]                                                       ; out              ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a3                   ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[3]                         ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a7                   ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[7]                         ; portadataout0    ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[7]                                                       ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[7]                                                       ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[3]                                                       ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[3]                                                       ; out              ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout~1                                       ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout~1                                       ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout~1                                       ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout~1                                       ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout~1                                       ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout~1                                       ; out0             ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                        ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                        ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[3]                                                         ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|din[3]                                                         ; out              ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita2          ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3          ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3          ; sumout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3          ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_reg_bit1a[3]        ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[3]                   ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_reg_bit1a[2]        ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[2]                   ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|data_wire[1] ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|data_wire[1] ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|28                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|28                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|27                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|27                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|26                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|26                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|25                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|25                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|24                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|24                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|23                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|23                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|22                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|22                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|21                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|21                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|20                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|20                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|19                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|19                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|18                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|18                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|17                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|17                                                                                          ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout~0                                       ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout~0                                       ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout~0                                       ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout~0                                       ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30                         ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                      ; Output Port Name                                                                                                               ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|AR[8]                                                                                                                    ; |lab4|AR[8]                                                                                                                    ; pin_out          ;
; |lab4|AR[7]                                                                                                                    ; |lab4|AR[7]                                                                                                                    ; pin_out          ;
; |lab4|AR[6]                                                                                                                    ; |lab4|AR[6]                                                                                                                    ; pin_out          ;
; |lab4|AR[5]                                                                                                                    ; |lab4|AR[5]                                                                                                                    ; pin_out          ;
; |lab4|AR[4]                                                                                                                    ; |lab4|AR[4]                                                                                                                    ; pin_out          ;
; |lab4|AR[3]                                                                                                                    ; |lab4|AR[3]                                                                                                                    ; pin_out          ;
; |lab4|control[7]                                                                                                               ; |lab4|control[7]                                                                                                               ; pin_out          ;
; |lab4|control[6]                                                                                                               ; |lab4|control[6]                                                                                                               ; pin_out          ;
; |lab4|control[5]                                                                                                               ; |lab4|control[5]                                                                                                               ; pin_out          ;
; |lab4|control[4]                                                                                                               ; |lab4|control[4]                                                                                                               ; pin_out          ;
; |lab4|control[3]                                                                                                               ; |lab4|control[3]                                                                                                               ; pin_out          ;
; |lab4|DCa[15]                                                                                                                  ; |lab4|DCa[15]                                                                                                                  ; pin_out          ;
; |lab4|DCa[14]                                                                                                                  ; |lab4|DCa[14]                                                                                                                  ; pin_out          ;
; |lab4|DCa[13]                                                                                                                  ; |lab4|DCa[13]                                                                                                                  ; pin_out          ;
; |lab4|DCa[12]                                                                                                                  ; |lab4|DCa[12]                                                                                                                  ; pin_out          ;
; |lab4|DCa[11]                                                                                                                  ; |lab4|DCa[11]                                                                                                                  ; pin_out          ;
; |lab4|DCa[10]                                                                                                                  ; |lab4|DCa[10]                                                                                                                  ; pin_out          ;
; |lab4|DCa[9]                                                                                                                   ; |lab4|DCa[9]                                                                                                                   ; pin_out          ;
; |lab4|DCa[8]                                                                                                                   ; |lab4|DCa[8]                                                                                                                   ; pin_out          ;
; |lab4|DCa[7]                                                                                                                   ; |lab4|DCa[7]                                                                                                                   ; pin_out          ;
; |lab4|DCa[6]                                                                                                                   ; |lab4|DCa[6]                                                                                                                   ; pin_out          ;
; |lab4|DCa[5]                                                                                                                   ; |lab4|DCa[5]                                                                                                                   ; pin_out          ;
; |lab4|DCa[4]                                                                                                                   ; |lab4|DCa[4]                                                                                                                   ; pin_out          ;
; |lab4|DR[7]                                                                                                                    ; |lab4|DR[7]                                                                                                                    ; pin_out          ;
; |lab4|DR[3]                                                                                                                    ; |lab4|DR[3]                                                                                                                    ; pin_out          ;
; |lab4|FR[8]                                                                                                                    ; |lab4|FR[8]                                                                                                                    ; pin_out          ;
; |lab4|FR[7]                                                                                                                    ; |lab4|FR[7]                                                                                                                    ; pin_out          ;
; |lab4|FR[6]                                                                                                                    ; |lab4|FR[6]                                                                                                                    ; pin_out          ;
; |lab4|FR[5]                                                                                                                    ; |lab4|FR[5]                                                                                                                    ; pin_out          ;
; |lab4|FR[4]                                                                                                                    ; |lab4|FR[4]                                                                                                                    ; pin_out          ;
; |lab4|FR[3]                                                                                                                    ; |lab4|FR[3]                                                                                                                    ; pin_out          ;
; |lab4|FR[2]                                                                                                                    ; |lab4|FR[2]                                                                                                                    ; pin_out          ;
; |lab4|FR[1]                                                                                                                    ; |lab4|FR[1]                                                                                                                    ; pin_out          ;
; |lab4|IR[8]                                                                                                                    ; |lab4|IR[8]                                                                                                                    ; pin_out          ;
; |lab4|IR[7]                                                                                                                    ; |lab4|IR[7]                                                                                                                    ; pin_out          ;
; |lab4|IR[6]                                                                                                                    ; |lab4|IR[6]                                                                                                                    ; pin_out          ;
; |lab4|IR[5]                                                                                                                    ; |lab4|IR[5]                                                                                                                    ; pin_out          ;
; |lab4|IR[4]                                                                                                                    ; |lab4|IR[4]                                                                                                                    ; pin_out          ;
; |lab4|IR[3]                                                                                                                    ; |lab4|IR[3]                                                                                                                    ; pin_out          ;
; |lab4|IR[2]                                                                                                                    ; |lab4|IR[2]                                                                                                                    ; pin_out          ;
; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|ram_block1a3                      ; |lab4|rom:inst6|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_gg71:auto_generated|q_a[3]                            ; portadataout0    ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |lab4|gpr:inst3|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; regout           ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[8]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[8]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[7]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[7]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[6]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[6]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[5]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[5]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[4]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[4]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[3]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[3]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[2]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[2]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[1]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[1]                                                       ; out              ;
; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[0]                                                       ; |lab4|gpr:inst3|lpm_bustri2:inst8|lpm_bustri:lpm_bustri_component|din[0]                                                       ; out              ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a3                   ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[3]                         ; portadataout0    ;
; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|ram_block1a7                   ; |lab4|ram:inst9|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_78a1:auto_generated|q_a[7]                         ; portadataout0    ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[8]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[7]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[6]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[3]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[1]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[0]                                                      ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[4]                                                       ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[4]                                                       ; out              ;
; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[2]                                                       ; |lab4|ram:inst9|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|din[2]                                                       ; out              ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout~1                                       ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w3_n0_mux_dataout~1                                       ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout~1                                       ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w4_n0_mux_dataout~1                                       ; out0             ;
; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout~1                                       ; |lab4|cu:inst|busmux:inst11|lpm_mux:$00000|mux_snc:auto_generated|l1_w5_n0_mux_dataout~1                                       ; out0             ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; |lab4|cu:inst|lpm_dff5:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; |lab4|cu:inst|lpm_dff5:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; regout           ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[4]                                                        ; out              ;
; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                        ; |lab4|cu:inst|lpm_bustri4:inst1|lpm_bustri:lpm_bustri_component|dout[2]                                                        ; out              ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita2          ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3          ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3          ; sumout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3          ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_reg_bit1a[3]        ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[3]                   ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|counter_reg_bit1a[2]        ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[2]                   ; regout           ;
; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|data_wire[1] ; |lab4|cu:inst|DCa:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|cmpr_adc:cmpr2|data_wire[1] ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|28                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|28                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|27                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|27                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|26                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|26                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|25                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|25                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|24                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|24                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|23                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|23                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|22                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|22                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|21                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|21                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|20                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|20                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|19                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|19                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|18                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|18                                                                                          ; out0             ;
; |lab4|cu:inst|DCa:inst|74154:inst1|17                                                                                          ; |lab4|cu:inst|DCa:inst|74154:inst1|17                                                                                          ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout~0                                       ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w4_n0_mux_dataout~0                                       ; out0             ;
; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout~0                                       ; |lab4|cu:inst|busmux:inst10|lpm_mux:$00000|mux_vnc:auto_generated|l1_w5_n0_mux_dataout~0                                       ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~15                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~16                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~18                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~19                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~20                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~21                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~23                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~24                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~25                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~26                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~28                         ; out0             ;
; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30                         ; |lab4|cu:inst|lpm_add_sub3:inst18|lpm_add_sub:lpm_add_sub_component|add_sub_flh:auto_generated|op_1~30                         ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 15 13:13:36 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "C:/Users/lukya/OneDrive/ /BSUIR/third/5 sem/SiFOVM/lab4/lab4.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "control[8]" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.46 %
Info: Number of transitions in simulation is 57634
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Fri Nov 15 13:13:37 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


