<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="Testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="999995fs"></ZoomStartTime>
      <ZoomEndTime time="1000009fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="139"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="21" />
   <wvobject fp_name="/Testbench/r_CLOCK" type="logic">
      <obj_property name="ElementShortName">r_CLOCK</obj_property>
      <obj_property name="ObjectShortName">r_CLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_send" type="logic">
      <obj_property name="ElementShortName">r_send</obj_property>
      <obj_property name="ObjectShortName">r_send</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_D0" type="array">
      <obj_property name="ElementShortName">r_D0[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_D0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_D1" type="array">
      <obj_property name="ElementShortName">r_D1[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_D1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_D2" type="array">
      <obj_property name="ElementShortName">r_D2[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_D2[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_D3" type="array">
      <obj_property name="ElementShortName">r_D3[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_D3[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_tag" type="array">
      <obj_property name="ElementShortName">r_tag[7:0]</obj_property>
      <obj_property name="ObjectShortName">r_tag[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/r_busy" type="logic">
      <obj_property name="ElementShortName">r_busy</obj_property>
      <obj_property name="ObjectShortName">r_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/c_CLOCK_PERIOD" type="other">
      <obj_property name="ElementShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">c_CLOCK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="ElementShortName">sig_regfile[0:15][31:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/sig_data_mem" type="array">
      <obj_property name="ElementShortName">sig_data_mem[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem[0:1023][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/insn_mem/sig_insn_mem" type="array">
      <obj_property name="ElementShortName">sig_insn_mem[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">sig_insn_mem[0:1023][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/sig_ifid_insn" type="array">
      <obj_property name="ElementShortName">sig_ifid_insn[31:0]</obj_property>
      <obj_property name="ObjectShortName">sig_ifid_insn[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/write_enable" type="logic">
      <obj_property name="ElementShortName">write_enable</obj_property>
      <obj_property name="ObjectShortName">write_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/addr_in" type="array">
      <obj_property name="ElementShortName">addr_in[9:0]</obj_property>
      <obj_property name="ObjectShortName">addr_in[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/data_out" type="array">
      <obj_property name="ElementShortName">data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Testbench/UUT/data_mem/sig_data_mem" type="array">
      <obj_property name="ElementShortName">sig_data_mem[0:1023][31:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem[0:1023][31:0]</obj_property>
   </wvobject>
</wave_config>
