/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_EPD_H__
#define __HEADERGEN_EPD_H__

#include "macro.h"

#define REG_EPD_CTRL                    jz_reg(EPD_CTRL)
#define JA_EPD_CTRL                     (0xb3050000 + 0x200)
#define JT_EPD_CTRL                     JIO_32_RW
#define JN_EPD_CTRL                     EPD_CTRL
#define JI_EPD_CTRL                     
#define BP_EPD_CTRL_PPL7_FRM_INTM       31
#define BM_EPD_CTRL_PPL7_FRM_INTM       0x80000000
#define BF_EPD_CTRL_PPL7_FRM_INTM(v)    (((v) & 0x1) << 31)
#define BFM_EPD_CTRL_PPL7_FRM_INTM(v)   BM_EPD_CTRL_PPL7_FRM_INTM
#define BF_EPD_CTRL_PPL7_FRM_INTM_V(e)  BF_EPD_CTRL_PPL7_FRM_INTM(BV_EPD_CTRL_PPL7_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL7_FRM_INTM_V(v) BM_EPD_CTRL_PPL7_FRM_INTM
#define BP_EPD_CTRL_PPL6_FRM_INTM       30
#define BM_EPD_CTRL_PPL6_FRM_INTM       0x40000000
#define BF_EPD_CTRL_PPL6_FRM_INTM(v)    (((v) & 0x1) << 30)
#define BFM_EPD_CTRL_PPL6_FRM_INTM(v)   BM_EPD_CTRL_PPL6_FRM_INTM
#define BF_EPD_CTRL_PPL6_FRM_INTM_V(e)  BF_EPD_CTRL_PPL6_FRM_INTM(BV_EPD_CTRL_PPL6_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL6_FRM_INTM_V(v) BM_EPD_CTRL_PPL6_FRM_INTM
#define BP_EPD_CTRL_PPL5_FRM_INTM       29
#define BM_EPD_CTRL_PPL5_FRM_INTM       0x20000000
#define BF_EPD_CTRL_PPL5_FRM_INTM(v)    (((v) & 0x1) << 29)
#define BFM_EPD_CTRL_PPL5_FRM_INTM(v)   BM_EPD_CTRL_PPL5_FRM_INTM
#define BF_EPD_CTRL_PPL5_FRM_INTM_V(e)  BF_EPD_CTRL_PPL5_FRM_INTM(BV_EPD_CTRL_PPL5_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL5_FRM_INTM_V(v) BM_EPD_CTRL_PPL5_FRM_INTM
#define BP_EPD_CTRL_PPL4_FRM_INTM       28
#define BM_EPD_CTRL_PPL4_FRM_INTM       0x10000000
#define BF_EPD_CTRL_PPL4_FRM_INTM(v)    (((v) & 0x1) << 28)
#define BFM_EPD_CTRL_PPL4_FRM_INTM(v)   BM_EPD_CTRL_PPL4_FRM_INTM
#define BF_EPD_CTRL_PPL4_FRM_INTM_V(e)  BF_EPD_CTRL_PPL4_FRM_INTM(BV_EPD_CTRL_PPL4_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL4_FRM_INTM_V(v) BM_EPD_CTRL_PPL4_FRM_INTM
#define BP_EPD_CTRL_PPL3_FRM_INTM       27
#define BM_EPD_CTRL_PPL3_FRM_INTM       0x8000000
#define BF_EPD_CTRL_PPL3_FRM_INTM(v)    (((v) & 0x1) << 27)
#define BFM_EPD_CTRL_PPL3_FRM_INTM(v)   BM_EPD_CTRL_PPL3_FRM_INTM
#define BF_EPD_CTRL_PPL3_FRM_INTM_V(e)  BF_EPD_CTRL_PPL3_FRM_INTM(BV_EPD_CTRL_PPL3_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL3_FRM_INTM_V(v) BM_EPD_CTRL_PPL3_FRM_INTM
#define BP_EPD_CTRL_PPL2_FRM_INTM       26
#define BM_EPD_CTRL_PPL2_FRM_INTM       0x4000000
#define BF_EPD_CTRL_PPL2_FRM_INTM(v)    (((v) & 0x1) << 26)
#define BFM_EPD_CTRL_PPL2_FRM_INTM(v)   BM_EPD_CTRL_PPL2_FRM_INTM
#define BF_EPD_CTRL_PPL2_FRM_INTM_V(e)  BF_EPD_CTRL_PPL2_FRM_INTM(BV_EPD_CTRL_PPL2_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL2_FRM_INTM_V(v) BM_EPD_CTRL_PPL2_FRM_INTM
#define BP_EPD_CTRL_PPL1_FRM_INTM       25
#define BM_EPD_CTRL_PPL1_FRM_INTM       0x2000000
#define BF_EPD_CTRL_PPL1_FRM_INTM(v)    (((v) & 0x1) << 25)
#define BFM_EPD_CTRL_PPL1_FRM_INTM(v)   BM_EPD_CTRL_PPL1_FRM_INTM
#define BF_EPD_CTRL_PPL1_FRM_INTM_V(e)  BF_EPD_CTRL_PPL1_FRM_INTM(BV_EPD_CTRL_PPL1_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL1_FRM_INTM_V(v) BM_EPD_CTRL_PPL1_FRM_INTM
#define BP_EPD_CTRL_PPL0_FRM_INTM       24
#define BM_EPD_CTRL_PPL0_FRM_INTM       0x1000000
#define BF_EPD_CTRL_PPL0_FRM_INTM(v)    (((v) & 0x1) << 24)
#define BFM_EPD_CTRL_PPL0_FRM_INTM(v)   BM_EPD_CTRL_PPL0_FRM_INTM
#define BF_EPD_CTRL_PPL0_FRM_INTM_V(e)  BF_EPD_CTRL_PPL0_FRM_INTM(BV_EPD_CTRL_PPL0_FRM_INTM__##e)
#define BFM_EPD_CTRL_PPL0_FRM_INTM_V(v) BM_EPD_CTRL_PPL0_FRM_INTM
#define BP_EPD_CTRL_FRM_VCOM_INTM       22
#define BM_EPD_CTRL_FRM_VCOM_INTM       0x400000
#define BF_EPD_CTRL_FRM_VCOM_INTM(v)    (((v) & 0x1) << 22)
#define BFM_EPD_CTRL_FRM_VCOM_INTM(v)   BM_EPD_CTRL_FRM_VCOM_INTM
#define BF_EPD_CTRL_FRM_VCOM_INTM_V(e)  BF_EPD_CTRL_FRM_VCOM_INTM(BV_EPD_CTRL_FRM_VCOM_INTM__##e)
#define BFM_EPD_CTRL_FRM_VCOM_INTM_V(v) BM_EPD_CTRL_FRM_VCOM_INTM
#define BP_EPD_CTRL_IMG_DONE_INTM       21
#define BM_EPD_CTRL_IMG_DONE_INTM       0x200000
#define BF_EPD_CTRL_IMG_DONE_INTM(v)    (((v) & 0x1) << 21)
#define BFM_EPD_CTRL_IMG_DONE_INTM(v)   BM_EPD_CTRL_IMG_DONE_INTM
#define BF_EPD_CTRL_IMG_DONE_INTM_V(e)  BF_EPD_CTRL_IMG_DONE_INTM(BV_EPD_CTRL_IMG_DONE_INTM__##e)
#define BFM_EPD_CTRL_IMG_DONE_INTM_V(v) BM_EPD_CTRL_IMG_DONE_INTM
#define BP_EPD_CTRL_FRM_DONE_INTM       20
#define BM_EPD_CTRL_FRM_DONE_INTM       0x100000
#define BF_EPD_CTRL_FRM_DONE_INTM(v)    (((v) & 0x1) << 20)
#define BFM_EPD_CTRL_FRM_DONE_INTM(v)   BM_EPD_CTRL_FRM_DONE_INTM
#define BF_EPD_CTRL_FRM_DONE_INTM_V(e)  BF_EPD_CTRL_FRM_DONE_INTM(BV_EPD_CTRL_FRM_DONE_INTM__##e)
#define BFM_EPD_CTRL_FRM_DONE_INTM_V(v) BM_EPD_CTRL_FRM_DONE_INTM
#define BP_EPD_CTRL_FRM_ABT_INTM        19
#define BM_EPD_CTRL_FRM_ABT_INTM        0x80000
#define BF_EPD_CTRL_FRM_ABT_INTM(v)     (((v) & 0x1) << 19)
#define BFM_EPD_CTRL_FRM_ABT_INTM(v)    BM_EPD_CTRL_FRM_ABT_INTM
#define BF_EPD_CTRL_FRM_ABT_INTM_V(e)   BF_EPD_CTRL_FRM_ABT_INTM(BV_EPD_CTRL_FRM_ABT_INTM__##e)
#define BFM_EPD_CTRL_FRM_ABT_INTM_V(v)  BM_EPD_CTRL_FRM_ABT_INTM
#define BP_EPD_CTRL_PWR_OFF_INTM        18
#define BM_EPD_CTRL_PWR_OFF_INTM        0x40000
#define BF_EPD_CTRL_PWR_OFF_INTM(v)     (((v) & 0x1) << 18)
#define BFM_EPD_CTRL_PWR_OFF_INTM(v)    BM_EPD_CTRL_PWR_OFF_INTM
#define BF_EPD_CTRL_PWR_OFF_INTM_V(e)   BF_EPD_CTRL_PWR_OFF_INTM(BV_EPD_CTRL_PWR_OFF_INTM__##e)
#define BFM_EPD_CTRL_PWR_OFF_INTM_V(v)  BM_EPD_CTRL_PWR_OFF_INTM
#define BP_EPD_CTRL_PWR_ON_INTM         17
#define BM_EPD_CTRL_PWR_ON_INTM         0x20000
#define BF_EPD_CTRL_PWR_ON_INTM(v)      (((v) & 0x1) << 17)
#define BFM_EPD_CTRL_PWR_ON_INTM(v)     BM_EPD_CTRL_PWR_ON_INTM
#define BF_EPD_CTRL_PWR_ON_INTM_V(e)    BF_EPD_CTRL_PWR_ON_INTM(BV_EPD_CTRL_PWR_ON_INTM__##e)
#define BFM_EPD_CTRL_PWR_ON_INTM_V(v)   BM_EPD_CTRL_PWR_ON_INTM
#define BP_EPD_CTRL_DMA_DONE_INTM       16
#define BM_EPD_CTRL_DMA_DONE_INTM       0x10000
#define BF_EPD_CTRL_DMA_DONE_INTM(v)    (((v) & 0x1) << 16)
#define BFM_EPD_CTRL_DMA_DONE_INTM(v)   BM_EPD_CTRL_DMA_DONE_INTM
#define BF_EPD_CTRL_DMA_DONE_INTM_V(e)  BF_EPD_CTRL_DMA_DONE_INTM(BV_EPD_CTRL_DMA_DONE_INTM__##e)
#define BFM_EPD_CTRL_DMA_DONE_INTM_V(v) BM_EPD_CTRL_DMA_DONE_INTM
#define BP_EPD_CTRL_PPL7_FRM_ENA        15
#define BM_EPD_CTRL_PPL7_FRM_ENA        0x8000
#define BF_EPD_CTRL_PPL7_FRM_ENA(v)     (((v) & 0x1) << 15)
#define BFM_EPD_CTRL_PPL7_FRM_ENA(v)    BM_EPD_CTRL_PPL7_FRM_ENA
#define BF_EPD_CTRL_PPL7_FRM_ENA_V(e)   BF_EPD_CTRL_PPL7_FRM_ENA(BV_EPD_CTRL_PPL7_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL7_FRM_ENA_V(v)  BM_EPD_CTRL_PPL7_FRM_ENA
#define BP_EPD_CTRL_PPL6_FRM_ENA        14
#define BM_EPD_CTRL_PPL6_FRM_ENA        0x4000
#define BF_EPD_CTRL_PPL6_FRM_ENA(v)     (((v) & 0x1) << 14)
#define BFM_EPD_CTRL_PPL6_FRM_ENA(v)    BM_EPD_CTRL_PPL6_FRM_ENA
#define BF_EPD_CTRL_PPL6_FRM_ENA_V(e)   BF_EPD_CTRL_PPL6_FRM_ENA(BV_EPD_CTRL_PPL6_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL6_FRM_ENA_V(v)  BM_EPD_CTRL_PPL6_FRM_ENA
#define BP_EPD_CTRL_PPL5_FRM_ENA        13
#define BM_EPD_CTRL_PPL5_FRM_ENA        0x2000
#define BF_EPD_CTRL_PPL5_FRM_ENA(v)     (((v) & 0x1) << 13)
#define BFM_EPD_CTRL_PPL5_FRM_ENA(v)    BM_EPD_CTRL_PPL5_FRM_ENA
#define BF_EPD_CTRL_PPL5_FRM_ENA_V(e)   BF_EPD_CTRL_PPL5_FRM_ENA(BV_EPD_CTRL_PPL5_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL5_FRM_ENA_V(v)  BM_EPD_CTRL_PPL5_FRM_ENA
#define BP_EPD_CTRL_PPL4_FRM_ENA        12
#define BM_EPD_CTRL_PPL4_FRM_ENA        0x1000
#define BF_EPD_CTRL_PPL4_FRM_ENA(v)     (((v) & 0x1) << 12)
#define BFM_EPD_CTRL_PPL4_FRM_ENA(v)    BM_EPD_CTRL_PPL4_FRM_ENA
#define BF_EPD_CTRL_PPL4_FRM_ENA_V(e)   BF_EPD_CTRL_PPL4_FRM_ENA(BV_EPD_CTRL_PPL4_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL4_FRM_ENA_V(v)  BM_EPD_CTRL_PPL4_FRM_ENA
#define BP_EPD_CTRL_PPL3_FRM_ENA        11
#define BM_EPD_CTRL_PPL3_FRM_ENA        0x800
#define BF_EPD_CTRL_PPL3_FRM_ENA(v)     (((v) & 0x1) << 11)
#define BFM_EPD_CTRL_PPL3_FRM_ENA(v)    BM_EPD_CTRL_PPL3_FRM_ENA
#define BF_EPD_CTRL_PPL3_FRM_ENA_V(e)   BF_EPD_CTRL_PPL3_FRM_ENA(BV_EPD_CTRL_PPL3_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL3_FRM_ENA_V(v)  BM_EPD_CTRL_PPL3_FRM_ENA
#define BP_EPD_CTRL_PPL2_FRM_ENA        10
#define BM_EPD_CTRL_PPL2_FRM_ENA        0x400
#define BF_EPD_CTRL_PPL2_FRM_ENA(v)     (((v) & 0x1) << 10)
#define BFM_EPD_CTRL_PPL2_FRM_ENA(v)    BM_EPD_CTRL_PPL2_FRM_ENA
#define BF_EPD_CTRL_PPL2_FRM_ENA_V(e)   BF_EPD_CTRL_PPL2_FRM_ENA(BV_EPD_CTRL_PPL2_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL2_FRM_ENA_V(v)  BM_EPD_CTRL_PPL2_FRM_ENA
#define BP_EPD_CTRL_PPL1_FRM_ENA        9
#define BM_EPD_CTRL_PPL1_FRM_ENA        0x200
#define BF_EPD_CTRL_PPL1_FRM_ENA(v)     (((v) & 0x1) << 9)
#define BFM_EPD_CTRL_PPL1_FRM_ENA(v)    BM_EPD_CTRL_PPL1_FRM_ENA
#define BF_EPD_CTRL_PPL1_FRM_ENA_V(e)   BF_EPD_CTRL_PPL1_FRM_ENA(BV_EPD_CTRL_PPL1_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL1_FRM_ENA_V(v)  BM_EPD_CTRL_PPL1_FRM_ENA
#define BP_EPD_CTRL_PPL0_FRM_ENA        8
#define BM_EPD_CTRL_PPL0_FRM_ENA        0x100
#define BF_EPD_CTRL_PPL0_FRM_ENA(v)     (((v) & 0x1) << 8)
#define BFM_EPD_CTRL_PPL0_FRM_ENA(v)    BM_EPD_CTRL_PPL0_FRM_ENA
#define BF_EPD_CTRL_PPL0_FRM_ENA_V(e)   BF_EPD_CTRL_PPL0_FRM_ENA(BV_EPD_CTRL_PPL0_FRM_ENA__##e)
#define BFM_EPD_CTRL_PPL0_FRM_ENA_V(v)  BM_EPD_CTRL_PPL0_FRM_ENA
#define BP_EPD_CTRL_IMG_REF_ABT         7
#define BM_EPD_CTRL_IMG_REF_ABT         0x80
#define BF_EPD_CTRL_IMG_REF_ABT(v)      (((v) & 0x1) << 7)
#define BFM_EPD_CTRL_IMG_REF_ABT(v)     BM_EPD_CTRL_IMG_REF_ABT
#define BF_EPD_CTRL_IMG_REF_ABT_V(e)    BF_EPD_CTRL_IMG_REF_ABT(BV_EPD_CTRL_IMG_REF_ABT__##e)
#define BFM_EPD_CTRL_IMG_REF_ABT_V(v)   BM_EPD_CTRL_IMG_REF_ABT
#define BP_EPD_CTRL_IMG_REF_ENA         6
#define BM_EPD_CTRL_IMG_REF_ENA         0x40
#define BF_EPD_CTRL_IMG_REF_ENA(v)      (((v) & 0x1) << 6)
#define BFM_EPD_CTRL_IMG_REF_ENA(v)     BM_EPD_CTRL_IMG_REF_ENA
#define BF_EPD_CTRL_IMG_REF_ENA_V(e)    BF_EPD_CTRL_IMG_REF_ENA(BV_EPD_CTRL_IMG_REF_ENA__##e)
#define BFM_EPD_CTRL_IMG_REF_ENA_V(v)   BM_EPD_CTRL_IMG_REF_ENA
#define BP_EPD_CTRL_PWROFF              5
#define BM_EPD_CTRL_PWROFF              0x20
#define BF_EPD_CTRL_PWROFF(v)           (((v) & 0x1) << 5)
#define BFM_EPD_CTRL_PWROFF(v)          BM_EPD_CTRL_PWROFF
#define BF_EPD_CTRL_PWROFF_V(e)         BF_EPD_CTRL_PWROFF(BV_EPD_CTRL_PWROFF__##e)
#define BFM_EPD_CTRL_PWROFF_V(v)        BM_EPD_CTRL_PWROFF
#define BP_EPD_CTRL_PWRON               4
#define BM_EPD_CTRL_PWRON               0x10
#define BF_EPD_CTRL_PWRON(v)            (((v) & 0x1) << 4)
#define BFM_EPD_CTRL_PWRON(v)           BM_EPD_CTRL_PWRON
#define BF_EPD_CTRL_PWRON_V(e)          BF_EPD_CTRL_PWRON(BV_EPD_CTRL_PWRON__##e)
#define BFM_EPD_CTRL_PWRON_V(v)         BM_EPD_CTRL_PWRON
#define BP_EPD_CTRL_EPD_DMA_MODE        1
#define BM_EPD_CTRL_EPD_DMA_MODE        0x2
#define BF_EPD_CTRL_EPD_DMA_MODE(v)     (((v) & 0x1) << 1)
#define BFM_EPD_CTRL_EPD_DMA_MODE(v)    BM_EPD_CTRL_EPD_DMA_MODE
#define BF_EPD_CTRL_EPD_DMA_MODE_V(e)   BF_EPD_CTRL_EPD_DMA_MODE(BV_EPD_CTRL_EPD_DMA_MODE__##e)
#define BFM_EPD_CTRL_EPD_DMA_MODE_V(v)  BM_EPD_CTRL_EPD_DMA_MODE
#define BP_EPD_CTRL_EPD_ENA             0
#define BM_EPD_CTRL_EPD_ENA             0x1
#define BF_EPD_CTRL_EPD_ENA(v)          (((v) & 0x1) << 0)
#define BFM_EPD_CTRL_EPD_ENA(v)         BM_EPD_CTRL_EPD_ENA
#define BF_EPD_CTRL_EPD_ENA_V(e)        BF_EPD_CTRL_EPD_ENA(BV_EPD_CTRL_EPD_ENA__##e)
#define BFM_EPD_CTRL_EPD_ENA_V(v)       BM_EPD_CTRL_EPD_ENA

#define REG_EPD_STA jz_reg(EPD_STA)
#define JA_EPD_STA  (0xb3050000 + 0x204)
#define JT_EPD_STA  JIO_32_RW
#define JN_EPD_STA  EPD_STA
#define JI_EPD_STA  

#define REG_EPD_ISR                     jz_reg(EPD_ISR)
#define JA_EPD_ISR                      (0xb3050000 + 0x208)
#define JT_EPD_ISR                      JIO_32_RW
#define JN_EPD_ISR                      EPD_ISR
#define JI_EPD_ISR                      
#define BP_EPD_ISR_PPL7_FRM_INT         15
#define BM_EPD_ISR_PPL7_FRM_INT         0x8000
#define BF_EPD_ISR_PPL7_FRM_INT(v)      (((v) & 0x1) << 15)
#define BFM_EPD_ISR_PPL7_FRM_INT(v)     BM_EPD_ISR_PPL7_FRM_INT
#define BF_EPD_ISR_PPL7_FRM_INT_V(e)    BF_EPD_ISR_PPL7_FRM_INT(BV_EPD_ISR_PPL7_FRM_INT__##e)
#define BFM_EPD_ISR_PPL7_FRM_INT_V(v)   BM_EPD_ISR_PPL7_FRM_INT
#define BP_EPD_ISR_PPL6_FRM_INT         14
#define BM_EPD_ISR_PPL6_FRM_INT         0x4000
#define BF_EPD_ISR_PPL6_FRM_INT(v)      (((v) & 0x1) << 14)
#define BFM_EPD_ISR_PPL6_FRM_INT(v)     BM_EPD_ISR_PPL6_FRM_INT
#define BF_EPD_ISR_PPL6_FRM_INT_V(e)    BF_EPD_ISR_PPL6_FRM_INT(BV_EPD_ISR_PPL6_FRM_INT__##e)
#define BFM_EPD_ISR_PPL6_FRM_INT_V(v)   BM_EPD_ISR_PPL6_FRM_INT
#define BP_EPD_ISR_PPL5_FRM_INT         13
#define BM_EPD_ISR_PPL5_FRM_INT         0x2000
#define BF_EPD_ISR_PPL5_FRM_INT(v)      (((v) & 0x1) << 13)
#define BFM_EPD_ISR_PPL5_FRM_INT(v)     BM_EPD_ISR_PPL5_FRM_INT
#define BF_EPD_ISR_PPL5_FRM_INT_V(e)    BF_EPD_ISR_PPL5_FRM_INT(BV_EPD_ISR_PPL5_FRM_INT__##e)
#define BFM_EPD_ISR_PPL5_FRM_INT_V(v)   BM_EPD_ISR_PPL5_FRM_INT
#define BP_EPD_ISR_PPL4_FRM_INT         12
#define BM_EPD_ISR_PPL4_FRM_INT         0x1000
#define BF_EPD_ISR_PPL4_FRM_INT(v)      (((v) & 0x1) << 12)
#define BFM_EPD_ISR_PPL4_FRM_INT(v)     BM_EPD_ISR_PPL4_FRM_INT
#define BF_EPD_ISR_PPL4_FRM_INT_V(e)    BF_EPD_ISR_PPL4_FRM_INT(BV_EPD_ISR_PPL4_FRM_INT__##e)
#define BFM_EPD_ISR_PPL4_FRM_INT_V(v)   BM_EPD_ISR_PPL4_FRM_INT
#define BP_EPD_ISR_PPL3_FRM_INT         11
#define BM_EPD_ISR_PPL3_FRM_INT         0x800
#define BF_EPD_ISR_PPL3_FRM_INT(v)      (((v) & 0x1) << 11)
#define BFM_EPD_ISR_PPL3_FRM_INT(v)     BM_EPD_ISR_PPL3_FRM_INT
#define BF_EPD_ISR_PPL3_FRM_INT_V(e)    BF_EPD_ISR_PPL3_FRM_INT(BV_EPD_ISR_PPL3_FRM_INT__##e)
#define BFM_EPD_ISR_PPL3_FRM_INT_V(v)   BM_EPD_ISR_PPL3_FRM_INT
#define BP_EPD_ISR_PPL2_FRM_INT         10
#define BM_EPD_ISR_PPL2_FRM_INT         0x400
#define BF_EPD_ISR_PPL2_FRM_INT(v)      (((v) & 0x1) << 10)
#define BFM_EPD_ISR_PPL2_FRM_INT(v)     BM_EPD_ISR_PPL2_FRM_INT
#define BF_EPD_ISR_PPL2_FRM_INT_V(e)    BF_EPD_ISR_PPL2_FRM_INT(BV_EPD_ISR_PPL2_FRM_INT__##e)
#define BFM_EPD_ISR_PPL2_FRM_INT_V(v)   BM_EPD_ISR_PPL2_FRM_INT
#define BP_EPD_ISR_PPL1_FRM_INT         9
#define BM_EPD_ISR_PPL1_FRM_INT         0x200
#define BF_EPD_ISR_PPL1_FRM_INT(v)      (((v) & 0x1) << 9)
#define BFM_EPD_ISR_PPL1_FRM_INT(v)     BM_EPD_ISR_PPL1_FRM_INT
#define BF_EPD_ISR_PPL1_FRM_INT_V(e)    BF_EPD_ISR_PPL1_FRM_INT(BV_EPD_ISR_PPL1_FRM_INT__##e)
#define BFM_EPD_ISR_PPL1_FRM_INT_V(v)   BM_EPD_ISR_PPL1_FRM_INT
#define BP_EPD_ISR_PPL0_FRM_INT         8
#define BM_EPD_ISR_PPL0_FRM_INT         0x100
#define BF_EPD_ISR_PPL0_FRM_INT(v)      (((v) & 0x1) << 8)
#define BFM_EPD_ISR_PPL0_FRM_INT(v)     BM_EPD_ISR_PPL0_FRM_INT
#define BF_EPD_ISR_PPL0_FRM_INT_V(e)    BF_EPD_ISR_PPL0_FRM_INT(BV_EPD_ISR_PPL0_FRM_INT__##e)
#define BFM_EPD_ISR_PPL0_FRM_INT_V(v)   BM_EPD_ISR_PPL0_FRM_INT
#define BP_EPD_ISR_FRM_VCOM_INT         6
#define BM_EPD_ISR_FRM_VCOM_INT         0x40
#define BF_EPD_ISR_FRM_VCOM_INT(v)      (((v) & 0x1) << 6)
#define BFM_EPD_ISR_FRM_VCOM_INT(v)     BM_EPD_ISR_FRM_VCOM_INT
#define BF_EPD_ISR_FRM_VCOM_INT_V(e)    BF_EPD_ISR_FRM_VCOM_INT(BV_EPD_ISR_FRM_VCOM_INT__##e)
#define BFM_EPD_ISR_FRM_VCOM_INT_V(v)   BM_EPD_ISR_FRM_VCOM_INT
#define BP_EPD_ISR_IMG_DONE_INT         5
#define BM_EPD_ISR_IMG_DONE_INT         0x20
#define BF_EPD_ISR_IMG_DONE_INT(v)      (((v) & 0x1) << 5)
#define BFM_EPD_ISR_IMG_DONE_INT(v)     BM_EPD_ISR_IMG_DONE_INT
#define BF_EPD_ISR_IMG_DONE_INT_V(e)    BF_EPD_ISR_IMG_DONE_INT(BV_EPD_ISR_IMG_DONE_INT__##e)
#define BFM_EPD_ISR_IMG_DONE_INT_V(v)   BM_EPD_ISR_IMG_DONE_INT
#define BP_EPD_ISR_FRM_DONE_INT         4
#define BM_EPD_ISR_FRM_DONE_INT         0x10
#define BF_EPD_ISR_FRM_DONE_INT(v)      (((v) & 0x1) << 4)
#define BFM_EPD_ISR_FRM_DONE_INT(v)     BM_EPD_ISR_FRM_DONE_INT
#define BF_EPD_ISR_FRM_DONE_INT_V(e)    BF_EPD_ISR_FRM_DONE_INT(BV_EPD_ISR_FRM_DONE_INT__##e)
#define BFM_EPD_ISR_FRM_DONE_INT_V(v)   BM_EPD_ISR_FRM_DONE_INT
#define BP_EPD_ISR_FRM_ABT_INT          3
#define BM_EPD_ISR_FRM_ABT_INT          0x8
#define BF_EPD_ISR_FRM_ABT_INT(v)       (((v) & 0x1) << 3)
#define BFM_EPD_ISR_FRM_ABT_INT(v)      BM_EPD_ISR_FRM_ABT_INT
#define BF_EPD_ISR_FRM_ABT_INT_V(e)     BF_EPD_ISR_FRM_ABT_INT(BV_EPD_ISR_FRM_ABT_INT__##e)
#define BFM_EPD_ISR_FRM_ABT_INT_V(v)    BM_EPD_ISR_FRM_ABT_INT
#define BP_EPD_ISR_PWR_OFF_INT          2
#define BM_EPD_ISR_PWR_OFF_INT          0x4
#define BF_EPD_ISR_PWR_OFF_INT(v)       (((v) & 0x1) << 2)
#define BFM_EPD_ISR_PWR_OFF_INT(v)      BM_EPD_ISR_PWR_OFF_INT
#define BF_EPD_ISR_PWR_OFF_INT_V(e)     BF_EPD_ISR_PWR_OFF_INT(BV_EPD_ISR_PWR_OFF_INT__##e)
#define BFM_EPD_ISR_PWR_OFF_INT_V(v)    BM_EPD_ISR_PWR_OFF_INT
#define BP_EPD_ISR_PWR_ON_INT           1
#define BM_EPD_ISR_PWR_ON_INT           0x2
#define BF_EPD_ISR_PWR_ON_INT(v)        (((v) & 0x1) << 1)
#define BFM_EPD_ISR_PWR_ON_INT(v)       BM_EPD_ISR_PWR_ON_INT
#define BF_EPD_ISR_PWR_ON_INT_V(e)      BF_EPD_ISR_PWR_ON_INT(BV_EPD_ISR_PWR_ON_INT__##e)
#define BFM_EPD_ISR_PWR_ON_INT_V(v)     BM_EPD_ISR_PWR_ON_INT
#define BP_EPD_ISR_DMA_DONE_INT         0
#define BM_EPD_ISR_DMA_DONE_INT         0x1
#define BF_EPD_ISR_DMA_DONE_INT(v)      (((v) & 0x1) << 0)
#define BFM_EPD_ISR_DMA_DONE_INT(v)     BM_EPD_ISR_DMA_DONE_INT
#define BF_EPD_ISR_DMA_DONE_INT_V(e)    BF_EPD_ISR_DMA_DONE_INT(BV_EPD_ISR_DMA_DONE_INT__##e)
#define BFM_EPD_ISR_DMA_DONE_INT_V(v)   BM_EPD_ISR_DMA_DONE_INT

#define REG_EPD_CFG0                    jz_reg(EPD_CFG0)
#define JA_EPD_CFG0                     (0xb3050000 + 0x20c)
#define JT_EPD_CFG0                     JIO_32_RW
#define JN_EPD_CFG0                     EPD_CFG0
#define JI_EPD_CFG0                     
#define BP_EPD_CFG0_DUAL_GATE           31
#define BM_EPD_CFG0_DUAL_GATE           0x80000000
#define BF_EPD_CFG0_DUAL_GATE(v)        (((v) & 0x1) << 31)
#define BFM_EPD_CFG0_DUAL_GATE(v)       BM_EPD_CFG0_DUAL_GATE
#define BF_EPD_CFG0_DUAL_GATE_V(e)      BF_EPD_CFG0_DUAL_GATE(BV_EPD_CFG0_DUAL_GATE__##e)
#define BFM_EPD_CFG0_DUAL_GATE_V(v)     BM_EPD_CFG0_DUAL_GATE
#define BP_EPD_CFG0_COLOR_MODE          30
#define BM_EPD_CFG0_COLOR_MODE          0x40000000
#define BF_EPD_CFG0_COLOR_MODE(v)       (((v) & 0x1) << 30)
#define BFM_EPD_CFG0_COLOR_MODE(v)      BM_EPD_CFG0_COLOR_MODE
#define BF_EPD_CFG0_COLOR_MODE_V(e)     BF_EPD_CFG0_COLOR_MODE(BV_EPD_CFG0_COLOR_MODE__##e)
#define BFM_EPD_CFG0_COLOR_MODE_V(v)    BM_EPD_CFG0_COLOR_MODE
#define BP_EPD_CFG0_COLOR_FORMAT        27
#define BM_EPD_CFG0_COLOR_FORMAT        0x38000000
#define BF_EPD_CFG0_COLOR_FORMAT(v)     (((v) & 0x7) << 27)
#define BFM_EPD_CFG0_COLOR_FORMAT(v)    BM_EPD_CFG0_COLOR_FORMAT
#define BF_EPD_CFG0_COLOR_FORMAT_V(e)   BF_EPD_CFG0_COLOR_FORMAT(BV_EPD_CFG0_COLOR_FORMAT__##e)
#define BFM_EPD_CFG0_COLOR_FORMAT_V(v)  BM_EPD_CFG0_COLOR_FORMAT
#define BP_EPD_CFG0_SDSP_CAS            26
#define BM_EPD_CFG0_SDSP_CAS            0x4000000
#define BF_EPD_CFG0_SDSP_CAS(v)         (((v) & 0x1) << 26)
#define BFM_EPD_CFG0_SDSP_CAS(v)        BM_EPD_CFG0_SDSP_CAS
#define BF_EPD_CFG0_SDSP_CAS_V(e)       BF_EPD_CFG0_SDSP_CAS(BV_EPD_CFG0_SDSP_CAS__##e)
#define BFM_EPD_CFG0_SDSP_CAS_V(v)      BM_EPD_CFG0_SDSP_CAS
#define BP_EPD_CFG0_SDSP_MODE           25
#define BM_EPD_CFG0_SDSP_MODE           0x2000000
#define BF_EPD_CFG0_SDSP_MODE(v)        (((v) & 0x1) << 25)
#define BFM_EPD_CFG0_SDSP_MODE(v)       BM_EPD_CFG0_SDSP_MODE
#define BF_EPD_CFG0_SDSP_MODE_V(e)      BF_EPD_CFG0_SDSP_MODE(BV_EPD_CFG0_SDSP_MODE__##e)
#define BFM_EPD_CFG0_SDSP_MODE_V(v)     BM_EPD_CFG0_SDSP_MODE
#define BP_EPD_CFG0_GDCLK_MODE          24
#define BM_EPD_CFG0_GDCLK_MODE          0x1000000
#define BF_EPD_CFG0_GDCLK_MODE(v)       (((v) & 0x1) << 24)
#define BFM_EPD_CFG0_GDCLK_MODE(v)      BM_EPD_CFG0_GDCLK_MODE
#define BF_EPD_CFG0_GDCLK_MODE_V(e)     BF_EPD_CFG0_GDCLK_MODE(BV_EPD_CFG0_GDCLK_MODE__##e)
#define BFM_EPD_CFG0_GDCLK_MODE_V(v)    BM_EPD_CFG0_GDCLK_MODE
#define BP_EPD_CFG0_GDOE_MODE           22
#define BM_EPD_CFG0_GDOE_MODE           0xc00000
#define BF_EPD_CFG0_GDOE_MODE(v)        (((v) & 0x3) << 22)
#define BFM_EPD_CFG0_GDOE_MODE(v)       BM_EPD_CFG0_GDOE_MODE
#define BF_EPD_CFG0_GDOE_MODE_V(e)      BF_EPD_CFG0_GDOE_MODE(BV_EPD_CFG0_GDOE_MODE__##e)
#define BFM_EPD_CFG0_GDOE_MODE_V(v)     BM_EPD_CFG0_GDOE_MODE
#define BP_EPD_CFG0_GDUD                21
#define BM_EPD_CFG0_GDUD                0x200000
#define BF_EPD_CFG0_GDUD(v)             (((v) & 0x1) << 21)
#define BFM_EPD_CFG0_GDUD(v)            BM_EPD_CFG0_GDUD
#define BF_EPD_CFG0_GDUD_V(e)           BF_EPD_CFG0_GDUD(BV_EPD_CFG0_GDUD__##e)
#define BFM_EPD_CFG0_GDUD_V(v)          BM_EPD_CFG0_GDUD
#define BP_EPD_CFG0_SDRL                20
#define BM_EPD_CFG0_SDRL                0x100000
#define BF_EPD_CFG0_SDRL(v)             (((v) & 0x1) << 20)
#define BFM_EPD_CFG0_SDRL(v)            BM_EPD_CFG0_SDRL
#define BF_EPD_CFG0_SDRL_V(e)           BF_EPD_CFG0_SDRL(BV_EPD_CFG0_SDRL__##e)
#define BFM_EPD_CFG0_SDRL_V(v)          BM_EPD_CFG0_SDRL
#define BP_EPD_CFG0_GDCLK_POL           19
#define BM_EPD_CFG0_GDCLK_POL           0x80000
#define BF_EPD_CFG0_GDCLK_POL(v)        (((v) & 0x1) << 19)
#define BFM_EPD_CFG0_GDCLK_POL(v)       BM_EPD_CFG0_GDCLK_POL
#define BF_EPD_CFG0_GDCLK_POL_V(e)      BF_EPD_CFG0_GDCLK_POL(BV_EPD_CFG0_GDCLK_POL__##e)
#define BFM_EPD_CFG0_GDCLK_POL_V(v)     BM_EPD_CFG0_GDCLK_POL
#define BP_EPD_CFG0_GDOE_POL            18
#define BM_EPD_CFG0_GDOE_POL            0x40000
#define BF_EPD_CFG0_GDOE_POL(v)         (((v) & 0x1) << 18)
#define BFM_EPD_CFG0_GDOE_POL(v)        BM_EPD_CFG0_GDOE_POL
#define BF_EPD_CFG0_GDOE_POL_V(e)       BF_EPD_CFG0_GDOE_POL(BV_EPD_CFG0_GDOE_POL__##e)
#define BFM_EPD_CFG0_GDOE_POL_V(v)      BM_EPD_CFG0_GDOE_POL
#define BP_EPD_CFG0_GDSP_POL            17
#define BM_EPD_CFG0_GDSP_POL            0x20000
#define BF_EPD_CFG0_GDSP_POL(v)         (((v) & 0x1) << 17)
#define BFM_EPD_CFG0_GDSP_POL(v)        BM_EPD_CFG0_GDSP_POL
#define BF_EPD_CFG0_GDSP_POL_V(e)       BF_EPD_CFG0_GDSP_POL(BV_EPD_CFG0_GDSP_POL__##e)
#define BFM_EPD_CFG0_GDSP_POL_V(v)      BM_EPD_CFG0_GDSP_POL
#define BP_EPD_CFG0_SDCLK_POL           16
#define BM_EPD_CFG0_SDCLK_POL           0x10000
#define BF_EPD_CFG0_SDCLK_POL(v)        (((v) & 0x1) << 16)
#define BFM_EPD_CFG0_SDCLK_POL(v)       BM_EPD_CFG0_SDCLK_POL
#define BF_EPD_CFG0_SDCLK_POL_V(e)      BF_EPD_CFG0_SDCLK_POL(BV_EPD_CFG0_SDCLK_POL__##e)
#define BFM_EPD_CFG0_SDCLK_POL_V(v)     BM_EPD_CFG0_SDCLK_POL
#define BP_EPD_CFG0_SDOE_POL            15
#define BM_EPD_CFG0_SDOE_POL            0x8000
#define BF_EPD_CFG0_SDOE_POL(v)         (((v) & 0x1) << 15)
#define BFM_EPD_CFG0_SDOE_POL(v)        BM_EPD_CFG0_SDOE_POL
#define BF_EPD_CFG0_SDOE_POL_V(e)       BF_EPD_CFG0_SDOE_POL(BV_EPD_CFG0_SDOE_POL__##e)
#define BFM_EPD_CFG0_SDOE_POL_V(v)      BM_EPD_CFG0_SDOE_POL
#define BP_EPD_CFG0_SDSP_POL            14
#define BM_EPD_CFG0_SDSP_POL            0x4000
#define BF_EPD_CFG0_SDSP_POL(v)         (((v) & 0x1) << 14)
#define BFM_EPD_CFG0_SDSP_POL(v)        BM_EPD_CFG0_SDSP_POL
#define BF_EPD_CFG0_SDSP_POL_V(e)       BF_EPD_CFG0_SDSP_POL(BV_EPD_CFG0_SDSP_POL__##e)
#define BFM_EPD_CFG0_SDSP_POL_V(v)      BM_EPD_CFG0_SDSP_POL
#define BP_EPD_CFG0_SDCE_POL            13
#define BM_EPD_CFG0_SDCE_POL            0x2000
#define BF_EPD_CFG0_SDCE_POL(v)         (((v) & 0x1) << 13)
#define BFM_EPD_CFG0_SDCE_POL(v)        BM_EPD_CFG0_SDCE_POL
#define BF_EPD_CFG0_SDCE_POL_V(e)       BF_EPD_CFG0_SDCE_POL(BV_EPD_CFG0_SDCE_POL__##e)
#define BFM_EPD_CFG0_SDCE_POL_V(v)      BM_EPD_CFG0_SDCE_POL
#define BP_EPD_CFG0_SDLE_POL            12
#define BM_EPD_CFG0_SDLE_POL            0x1000
#define BF_EPD_CFG0_SDLE_POL(v)         (((v) & 0x1) << 12)
#define BFM_EPD_CFG0_SDLE_POL(v)        BM_EPD_CFG0_SDLE_POL
#define BF_EPD_CFG0_SDLE_POL_V(e)       BF_EPD_CFG0_SDLE_POL(BV_EPD_CFG0_SDLE_POL__##e)
#define BFM_EPD_CFG0_SDLE_POL_V(v)      BM_EPD_CFG0_SDLE_POL
#define BP_EPD_CFG0_GDSP_CAS            9
#define BM_EPD_CFG0_GDSP_CAS            0x200
#define BF_EPD_CFG0_GDSP_CAS(v)         (((v) & 0x1) << 9)
#define BFM_EPD_CFG0_GDSP_CAS(v)        BM_EPD_CFG0_GDSP_CAS
#define BF_EPD_CFG0_GDSP_CAS_V(e)       BF_EPD_CFG0_GDSP_CAS(BV_EPD_CFG0_GDSP_CAS__##e)
#define BFM_EPD_CFG0_GDSP_CAS_V(v)      BM_EPD_CFG0_GDSP_CAS
#define BP_EPD_CFG0_COMP_MODE           8
#define BM_EPD_CFG0_COMP_MODE           0x100
#define BF_EPD_CFG0_COMP_MODE(v)        (((v) & 0x1) << 8)
#define BFM_EPD_CFG0_COMP_MODE(v)       BM_EPD_CFG0_COMP_MODE
#define BF_EPD_CFG0_COMP_MODE_V(e)      BF_EPD_CFG0_COMP_MODE(BV_EPD_CFG0_COMP_MODE__##e)
#define BFM_EPD_CFG0_COMP_MODE_V(v)     BM_EPD_CFG0_COMP_MODE
#define BP_EPD_CFG0_EPD_OBPP            1
#define BM_EPD_CFG0_EPD_OBPP            0xe
#define BF_EPD_CFG0_EPD_OBPP(v)         (((v) & 0x7) << 1)
#define BFM_EPD_CFG0_EPD_OBPP(v)        BM_EPD_CFG0_EPD_OBPP
#define BF_EPD_CFG0_EPD_OBPP_V(e)       BF_EPD_CFG0_EPD_OBPP(BV_EPD_CFG0_EPD_OBPP__##e)
#define BFM_EPD_CFG0_EPD_OBPP_V(v)      BM_EPD_CFG0_EPD_OBPP
#define BP_EPD_CFG0_EPD_OMODE           0
#define BM_EPD_CFG0_EPD_OMODE           0x1
#define BF_EPD_CFG0_EPD_OMODE(v)        (((v) & 0x1) << 0)
#define BFM_EPD_CFG0_EPD_OMODE(v)       BM_EPD_CFG0_EPD_OMODE
#define BF_EPD_CFG0_EPD_OMODE_V(e)      BF_EPD_CFG0_EPD_OMODE(BV_EPD_CFG0_EPD_OMODE__##e)
#define BFM_EPD_CFG0_EPD_OMODE_V(v)     BM_EPD_CFG0_EPD_OMODE

#define REG_EPD_CFG1                    jz_reg(EPD_CFG1)
#define JA_EPD_CFG1                     (0xb3050000 + 0x210)
#define JT_EPD_CFG1                     JIO_32_RW
#define JN_EPD_CFG1                     EPD_CFG1
#define JI_EPD_CFG1                     
#define BP_EPD_CFG1_SDDO_REV            30
#define BM_EPD_CFG1_SDDO_REV            0x40000000
#define BF_EPD_CFG1_SDDO_REV(v)         (((v) & 0x1) << 30)
#define BFM_EPD_CFG1_SDDO_REV(v)        BM_EPD_CFG1_SDDO_REV
#define BF_EPD_CFG1_SDDO_REV_V(e)       BF_EPD_CFG1_SDDO_REV(BV_EPD_CFG1_SDDO_REV__##e)
#define BFM_EPD_CFG1_SDDO_REV_V(v)      BM_EPD_CFG1_SDDO_REV
#define BP_EPD_CFG1_PDAT_SWAP           29
#define BM_EPD_CFG1_PDAT_SWAP           0x20000000
#define BF_EPD_CFG1_PDAT_SWAP(v)        (((v) & 0x1) << 29)
#define BFM_EPD_CFG1_PDAT_SWAP(v)       BM_EPD_CFG1_PDAT_SWAP
#define BF_EPD_CFG1_PDAT_SWAP_V(e)      BF_EPD_CFG1_PDAT_SWAP(BV_EPD_CFG1_PDAT_SWAP__##e)
#define BFM_EPD_CFG1_PDAT_SWAP_V(v)     BM_EPD_CFG1_PDAT_SWAP
#define BP_EPD_CFG1_SDCE_REV            28
#define BM_EPD_CFG1_SDCE_REV            0x10000000
#define BF_EPD_CFG1_SDCE_REV(v)         (((v) & 0x1) << 28)
#define BFM_EPD_CFG1_SDCE_REV(v)        BM_EPD_CFG1_SDCE_REV
#define BF_EPD_CFG1_SDCE_REV_V(e)       BF_EPD_CFG1_SDCE_REV(BV_EPD_CFG1_SDCE_REV__##e)
#define BFM_EPD_CFG1_SDCE_REV_V(v)      BM_EPD_CFG1_SDCE_REV
#define BP_EPD_CFG1_SDOS                16
#define BM_EPD_CFG1_SDOS                0xff0000
#define BF_EPD_CFG1_SDOS(v)             (((v) & 0xff) << 16)
#define BFM_EPD_CFG1_SDOS(v)            BM_EPD_CFG1_SDOS
#define BF_EPD_CFG1_SDOS_V(e)           BF_EPD_CFG1_SDOS(BV_EPD_CFG1_SDOS__##e)
#define BFM_EPD_CFG1_SDOS_V(v)          BM_EPD_CFG1_SDOS
#define BP_EPD_CFG1_PADDING_DAT         8
#define BM_EPD_CFG1_PADDING_DAT         0xff00
#define BF_EPD_CFG1_PADDING_DAT(v)      (((v) & 0xff) << 8)
#define BFM_EPD_CFG1_PADDING_DAT(v)     BM_EPD_CFG1_PADDING_DAT
#define BF_EPD_CFG1_PADDING_DAT_V(e)    BF_EPD_CFG1_PADDING_DAT(BV_EPD_CFG1_PADDING_DAT__##e)
#define BFM_EPD_CFG1_PADDING_DAT_V(v)   BM_EPD_CFG1_PADDING_DAT
#define BP_EPD_CFG1_SDCE_STN            4
#define BM_EPD_CFG1_SDCE_STN            0xf0
#define BF_EPD_CFG1_SDCE_STN(v)         (((v) & 0xf) << 4)
#define BFM_EPD_CFG1_SDCE_STN(v)        BM_EPD_CFG1_SDCE_STN
#define BF_EPD_CFG1_SDCE_STN_V(e)       BF_EPD_CFG1_SDCE_STN(BV_EPD_CFG1_SDCE_STN__##e)
#define BFM_EPD_CFG1_SDCE_STN_V(v)      BM_EPD_CFG1_SDCE_STN
#define BP_EPD_CFG1_SDCE_NUM            0
#define BM_EPD_CFG1_SDCE_NUM            0xf
#define BF_EPD_CFG1_SDCE_NUM(v)         (((v) & 0xf) << 0)
#define BFM_EPD_CFG1_SDCE_NUM(v)        BM_EPD_CFG1_SDCE_NUM
#define BF_EPD_CFG1_SDCE_NUM_V(e)       BF_EPD_CFG1_SDCE_NUM(BV_EPD_CFG1_SDCE_NUM__##e)
#define BFM_EPD_CFG1_SDCE_NUM_V(v)      BM_EPD_CFG1_SDCE_NUM

#define REG_EPD_PPL0                    jz_reg(EPD_PPL0)
#define JA_EPD_PPL0                     (0xb3050000 + 0x214)
#define JT_EPD_PPL0                     JIO_32_RW
#define JN_EPD_PPL0                     EPD_PPL0
#define JI_EPD_PPL0                     
#define BP_EPD_PPL0_PPL3_FRM_NUM        24
#define BM_EPD_PPL0_PPL3_FRM_NUM        0xff000000
#define BF_EPD_PPL0_PPL3_FRM_NUM(v)     (((v) & 0xff) << 24)
#define BFM_EPD_PPL0_PPL3_FRM_NUM(v)    BM_EPD_PPL0_PPL3_FRM_NUM
#define BF_EPD_PPL0_PPL3_FRM_NUM_V(e)   BF_EPD_PPL0_PPL3_FRM_NUM(BV_EPD_PPL0_PPL3_FRM_NUM__##e)
#define BFM_EPD_PPL0_PPL3_FRM_NUM_V(v)  BM_EPD_PPL0_PPL3_FRM_NUM
#define BP_EPD_PPL0_PPL2_FRM_NUM        16
#define BM_EPD_PPL0_PPL2_FRM_NUM        0xff0000
#define BF_EPD_PPL0_PPL2_FRM_NUM(v)     (((v) & 0xff) << 16)
#define BFM_EPD_PPL0_PPL2_FRM_NUM(v)    BM_EPD_PPL0_PPL2_FRM_NUM
#define BF_EPD_PPL0_PPL2_FRM_NUM_V(e)   BF_EPD_PPL0_PPL2_FRM_NUM(BV_EPD_PPL0_PPL2_FRM_NUM__##e)
#define BFM_EPD_PPL0_PPL2_FRM_NUM_V(v)  BM_EPD_PPL0_PPL2_FRM_NUM
#define BP_EPD_PPL0_PPL1_FRM_NUM        8
#define BM_EPD_PPL0_PPL1_FRM_NUM        0xff00
#define BF_EPD_PPL0_PPL1_FRM_NUM(v)     (((v) & 0xff) << 8)
#define BFM_EPD_PPL0_PPL1_FRM_NUM(v)    BM_EPD_PPL0_PPL1_FRM_NUM
#define BF_EPD_PPL0_PPL1_FRM_NUM_V(e)   BF_EPD_PPL0_PPL1_FRM_NUM(BV_EPD_PPL0_PPL1_FRM_NUM__##e)
#define BFM_EPD_PPL0_PPL1_FRM_NUM_V(v)  BM_EPD_PPL0_PPL1_FRM_NUM
#define BP_EPD_PPL0_PPL0_FRM_NUM        0
#define BM_EPD_PPL0_PPL0_FRM_NUM        0xff
#define BF_EPD_PPL0_PPL0_FRM_NUM(v)     (((v) & 0xff) << 0)
#define BFM_EPD_PPL0_PPL0_FRM_NUM(v)    BM_EPD_PPL0_PPL0_FRM_NUM
#define BF_EPD_PPL0_PPL0_FRM_NUM_V(e)   BF_EPD_PPL0_PPL0_FRM_NUM(BV_EPD_PPL0_PPL0_FRM_NUM__##e)
#define BFM_EPD_PPL0_PPL0_FRM_NUM_V(v)  BM_EPD_PPL0_PPL0_FRM_NUM

#define REG_EPD_PPL1                    jz_reg(EPD_PPL1)
#define JA_EPD_PPL1                     (0xb3050000 + 0x218)
#define JT_EPD_PPL1                     JIO_32_RW
#define JN_EPD_PPL1                     EPD_PPL1
#define JI_EPD_PPL1                     
#define BP_EPD_PPL1_PPL7_FRM_NUM        24
#define BM_EPD_PPL1_PPL7_FRM_NUM        0xff000000
#define BF_EPD_PPL1_PPL7_FRM_NUM(v)     (((v) & 0xff) << 24)
#define BFM_EPD_PPL1_PPL7_FRM_NUM(v)    BM_EPD_PPL1_PPL7_FRM_NUM
#define BF_EPD_PPL1_PPL7_FRM_NUM_V(e)   BF_EPD_PPL1_PPL7_FRM_NUM(BV_EPD_PPL1_PPL7_FRM_NUM__##e)
#define BFM_EPD_PPL1_PPL7_FRM_NUM_V(v)  BM_EPD_PPL1_PPL7_FRM_NUM
#define BP_EPD_PPL1_PPL6_FRM_NUM        16
#define BM_EPD_PPL1_PPL6_FRM_NUM        0xff0000
#define BF_EPD_PPL1_PPL6_FRM_NUM(v)     (((v) & 0xff) << 16)
#define BFM_EPD_PPL1_PPL6_FRM_NUM(v)    BM_EPD_PPL1_PPL6_FRM_NUM
#define BF_EPD_PPL1_PPL6_FRM_NUM_V(e)   BF_EPD_PPL1_PPL6_FRM_NUM(BV_EPD_PPL1_PPL6_FRM_NUM__##e)
#define BFM_EPD_PPL1_PPL6_FRM_NUM_V(v)  BM_EPD_PPL1_PPL6_FRM_NUM
#define BP_EPD_PPL1_PPL5_FRM_NUM        8
#define BM_EPD_PPL1_PPL5_FRM_NUM        0xff00
#define BF_EPD_PPL1_PPL5_FRM_NUM(v)     (((v) & 0xff) << 8)
#define BFM_EPD_PPL1_PPL5_FRM_NUM(v)    BM_EPD_PPL1_PPL5_FRM_NUM
#define BF_EPD_PPL1_PPL5_FRM_NUM_V(e)   BF_EPD_PPL1_PPL5_FRM_NUM(BV_EPD_PPL1_PPL5_FRM_NUM__##e)
#define BFM_EPD_PPL1_PPL5_FRM_NUM_V(v)  BM_EPD_PPL1_PPL5_FRM_NUM
#define BP_EPD_PPL1_PPL4_FRM_NUM        0
#define BM_EPD_PPL1_PPL4_FRM_NUM        0xff
#define BF_EPD_PPL1_PPL4_FRM_NUM(v)     (((v) & 0xff) << 0)
#define BFM_EPD_PPL1_PPL4_FRM_NUM(v)    BM_EPD_PPL1_PPL4_FRM_NUM
#define BF_EPD_PPL1_PPL4_FRM_NUM_V(e)   BF_EPD_PPL1_PPL4_FRM_NUM(BV_EPD_PPL1_PPL4_FRM_NUM__##e)
#define BFM_EPD_PPL1_PPL4_FRM_NUM_V(v)  BM_EPD_PPL1_PPL4_FRM_NUM

#define REG_EPD_VAT         jz_reg(EPD_VAT)
#define JA_EPD_VAT          (0xb3050000 + 0x21c)
#define JT_EPD_VAT          JIO_32_RW
#define JN_EPD_VAT          EPD_VAT
#define JI_EPD_VAT          
#define BP_EPD_VAT_VT       16
#define BM_EPD_VAT_VT       0xfff0000
#define BF_EPD_VAT_VT(v)    (((v) & 0xfff) << 16)
#define BFM_EPD_VAT_VT(v)   BM_EPD_VAT_VT
#define BF_EPD_VAT_VT_V(e)  BF_EPD_VAT_VT(BV_EPD_VAT_VT__##e)
#define BFM_EPD_VAT_VT_V(v) BM_EPD_VAT_VT
#define BP_EPD_VAT_HT       0
#define BM_EPD_VAT_HT       0xfff
#define BF_EPD_VAT_HT(v)    (((v) & 0xfff) << 0)
#define BFM_EPD_VAT_HT(v)   BM_EPD_VAT_HT
#define BF_EPD_VAT_HT_V(e)  BF_EPD_VAT_HT(BV_EPD_VAT_HT__##e)
#define BFM_EPD_VAT_HT_V(v) BM_EPD_VAT_HT

#define REG_EPD_DAV             jz_reg(EPD_DAV)
#define JA_EPD_DAV              (0xb3050000 + 0x220)
#define JT_EPD_DAV              JIO_32_RW
#define JN_EPD_DAV              EPD_DAV
#define JI_EPD_DAV              
#define BP_EPD_DAV_VDE          16
#define BM_EPD_DAV_VDE          0xfff0000
#define BF_EPD_DAV_VDE(v)       (((v) & 0xfff) << 16)
#define BFM_EPD_DAV_VDE(v)      BM_EPD_DAV_VDE
#define BF_EPD_DAV_VDE_V(e)     BF_EPD_DAV_VDE(BV_EPD_DAV_VDE__##e)
#define BFM_EPD_DAV_VDE_V(v)    BM_EPD_DAV_VDE
#define BP_EPD_DAV_VDS          0
#define BM_EPD_DAV_VDS          0xfff
#define BF_EPD_DAV_VDS(v)       (((v) & 0xfff) << 0)
#define BFM_EPD_DAV_VDS(v)      BM_EPD_DAV_VDS
#define BF_EPD_DAV_VDS_V(e)     BF_EPD_DAV_VDS(BV_EPD_DAV_VDS__##e)
#define BFM_EPD_DAV_VDS_V(v)    BM_EPD_DAV_VDS

#define REG_EPD_DAH             jz_reg(EPD_DAH)
#define JA_EPD_DAH              (0xb3050000 + 0x224)
#define JT_EPD_DAH              JIO_32_RW
#define JN_EPD_DAH              EPD_DAH
#define JI_EPD_DAH              
#define BP_EPD_DAH_HDE          16
#define BM_EPD_DAH_HDE          0xfff0000
#define BF_EPD_DAH_HDE(v)       (((v) & 0xfff) << 16)
#define BFM_EPD_DAH_HDE(v)      BM_EPD_DAH_HDE
#define BF_EPD_DAH_HDE_V(e)     BF_EPD_DAH_HDE(BV_EPD_DAH_HDE__##e)
#define BFM_EPD_DAH_HDE_V(v)    BM_EPD_DAH_HDE
#define BP_EPD_DAH_HDS          0
#define BM_EPD_DAH_HDS          0xfff
#define BF_EPD_DAH_HDS(v)       (((v) & 0xfff) << 0)
#define BFM_EPD_DAH_HDS(v)      BM_EPD_DAH_HDS
#define BF_EPD_DAH_HDS_V(e)     BF_EPD_DAH_HDS(BV_EPD_DAH_HDS__##e)
#define BFM_EPD_DAH_HDS_V(v)    BM_EPD_DAH_HDS

#define REG_EPD_VSYNC           jz_reg(EPD_VSYNC)
#define JA_EPD_VSYNC            (0xb3050000 + 0x228)
#define JT_EPD_VSYNC            JIO_32_RW
#define JN_EPD_VSYNC            EPD_VSYNC
#define JI_EPD_VSYNC            
#define BP_EPD_VSYNC_VPE        16
#define BM_EPD_VSYNC_VPE        0xfff0000
#define BF_EPD_VSYNC_VPE(v)     (((v) & 0xfff) << 16)
#define BFM_EPD_VSYNC_VPE(v)    BM_EPD_VSYNC_VPE
#define BF_EPD_VSYNC_VPE_V(e)   BF_EPD_VSYNC_VPE(BV_EPD_VSYNC_VPE__##e)
#define BFM_EPD_VSYNC_VPE_V(v)  BM_EPD_VSYNC_VPE
#define BP_EPD_VSYNC_VPS        0
#define BM_EPD_VSYNC_VPS        0xfff
#define BF_EPD_VSYNC_VPS(v)     (((v) & 0xfff) << 0)
#define BFM_EPD_VSYNC_VPS(v)    BM_EPD_VSYNC_VPS
#define BF_EPD_VSYNC_VPS_V(e)   BF_EPD_VSYNC_VPS(BV_EPD_VSYNC_VPS__##e)
#define BFM_EPD_VSYNC_VPS_V(v)  BM_EPD_VSYNC_VPS

#define REG_EPD_HSYNC           jz_reg(EPD_HSYNC)
#define JA_EPD_HSYNC            (0xb3050000 + 0x22c)
#define JT_EPD_HSYNC            JIO_32_RW
#define JN_EPD_HSYNC            EPD_HSYNC
#define JI_EPD_HSYNC            
#define BP_EPD_HSYNC_HPE        16
#define BM_EPD_HSYNC_HPE        0xfff0000
#define BF_EPD_HSYNC_HPE(v)     (((v) & 0xfff) << 16)
#define BFM_EPD_HSYNC_HPE(v)    BM_EPD_HSYNC_HPE
#define BF_EPD_HSYNC_HPE_V(e)   BF_EPD_HSYNC_HPE(BV_EPD_HSYNC_HPE__##e)
#define BFM_EPD_HSYNC_HPE_V(v)  BM_EPD_HSYNC_HPE
#define BP_EPD_HSYNC_HPS        0
#define BM_EPD_HSYNC_HPS        0xfff
#define BF_EPD_HSYNC_HPS(v)     (((v) & 0xfff) << 0)
#define BFM_EPD_HSYNC_HPS(v)    BM_EPD_HSYNC_HPS
#define BF_EPD_HSYNC_HPS_V(e)   BF_EPD_HSYNC_HPS(BV_EPD_HSYNC_HPS__##e)
#define BFM_EPD_HSYNC_HPS_V(v)  BM_EPD_HSYNC_HPS

#define REG_EPD_GDCLK           jz_reg(EPD_GDCLK)
#define JA_EPD_GDCLK            (0xb3050000 + 0x230)
#define JT_EPD_GDCLK            JIO_32_RW
#define JN_EPD_GDCLK            EPD_GDCLK
#define JI_EPD_GDCLK            
#define BP_EPD_GDCLK_DIS        16
#define BM_EPD_GDCLK_DIS        0xfff0000
#define BF_EPD_GDCLK_DIS(v)     (((v) & 0xfff) << 16)
#define BFM_EPD_GDCLK_DIS(v)    BM_EPD_GDCLK_DIS
#define BF_EPD_GDCLK_DIS_V(e)   BF_EPD_GDCLK_DIS(BV_EPD_GDCLK_DIS__##e)
#define BFM_EPD_GDCLK_DIS_V(v)  BM_EPD_GDCLK_DIS
#define BP_EPD_GDCLK_ENA        0
#define BM_EPD_GDCLK_ENA        0xfff
#define BF_EPD_GDCLK_ENA(v)     (((v) & 0xfff) << 0)
#define BFM_EPD_GDCLK_ENA(v)    BM_EPD_GDCLK_ENA
#define BF_EPD_GDCLK_ENA_V(e)   BF_EPD_GDCLK_ENA(BV_EPD_GDCLK_ENA__##e)
#define BFM_EPD_GDCLK_ENA_V(v)  BM_EPD_GDCLK_ENA

#define REG_EPD_GDOE            jz_reg(EPD_GDOE)
#define JA_EPD_GDOE             (0xb3050000 + 0x234)
#define JT_EPD_GDOE             JIO_32_RW
#define JN_EPD_GDOE             EPD_GDOE
#define JI_EPD_GDOE             
#define BP_EPD_GDOE_DIS         16
#define BM_EPD_GDOE_DIS         0xfff0000
#define BF_EPD_GDOE_DIS(v)      (((v) & 0xfff) << 16)
#define BFM_EPD_GDOE_DIS(v)     BM_EPD_GDOE_DIS
#define BF_EPD_GDOE_DIS_V(e)    BF_EPD_GDOE_DIS(BV_EPD_GDOE_DIS__##e)
#define BFM_EPD_GDOE_DIS_V(v)   BM_EPD_GDOE_DIS
#define BP_EPD_GDOE_ENA         0
#define BM_EPD_GDOE_ENA         0xfff
#define BF_EPD_GDOE_ENA(v)      (((v) & 0xfff) << 0)
#define BFM_EPD_GDOE_ENA(v)     BM_EPD_GDOE_ENA
#define BF_EPD_GDOE_ENA_V(e)    BF_EPD_GDOE_ENA(BV_EPD_GDOE_ENA__##e)
#define BFM_EPD_GDOE_ENA_V(v)   BM_EPD_GDOE_ENA

#define REG_EPD_GDSP            jz_reg(EPD_GDSP)
#define JA_EPD_GDSP             (0xb3050000 + 0x238)
#define JT_EPD_GDSP             JIO_32_RW
#define JN_EPD_GDSP             EPD_GDSP
#define JI_EPD_GDSP             
#define BP_EPD_GDSP_DIS         16
#define BM_EPD_GDSP_DIS         0xfff0000
#define BF_EPD_GDSP_DIS(v)      (((v) & 0xfff) << 16)
#define BFM_EPD_GDSP_DIS(v)     BM_EPD_GDSP_DIS
#define BF_EPD_GDSP_DIS_V(e)    BF_EPD_GDSP_DIS(BV_EPD_GDSP_DIS__##e)
#define BFM_EPD_GDSP_DIS_V(v)   BM_EPD_GDSP_DIS
#define BP_EPD_GDSP_ENA         0
#define BM_EPD_GDSP_ENA         0xfff
#define BF_EPD_GDSP_ENA(v)      (((v) & 0xfff) << 0)
#define BFM_EPD_GDSP_ENA(v)     BM_EPD_GDSP_ENA
#define BF_EPD_GDSP_ENA_V(e)    BF_EPD_GDSP_ENA(BV_EPD_GDSP_ENA__##e)
#define BFM_EPD_GDSP_ENA_V(v)   BM_EPD_GDSP_ENA

#define REG_EPD_SDOE            jz_reg(EPD_SDOE)
#define JA_EPD_SDOE             (0xb3050000 + 0x23c)
#define JT_EPD_SDOE             JIO_32_RW
#define JN_EPD_SDOE             EPD_SDOE
#define JI_EPD_SDOE             
#define BP_EPD_SDOE_DIS         16
#define BM_EPD_SDOE_DIS         0xfff0000
#define BF_EPD_SDOE_DIS(v)      (((v) & 0xfff) << 16)
#define BFM_EPD_SDOE_DIS(v)     BM_EPD_SDOE_DIS
#define BF_EPD_SDOE_DIS_V(e)    BF_EPD_SDOE_DIS(BV_EPD_SDOE_DIS__##e)
#define BFM_EPD_SDOE_DIS_V(v)   BM_EPD_SDOE_DIS
#define BP_EPD_SDOE_ENA         0
#define BM_EPD_SDOE_ENA         0xfff
#define BF_EPD_SDOE_ENA(v)      (((v) & 0xfff) << 0)
#define BFM_EPD_SDOE_ENA(v)     BM_EPD_SDOE_ENA
#define BF_EPD_SDOE_ENA_V(e)    BF_EPD_SDOE_ENA(BV_EPD_SDOE_ENA__##e)
#define BFM_EPD_SDOE_ENA_V(v)   BM_EPD_SDOE_ENA

#define REG_EPD_SDSP            jz_reg(EPD_SDSP)
#define JA_EPD_SDSP             (0xb3050000 + 0x240)
#define JT_EPD_SDSP             JIO_32_RW
#define JN_EPD_SDSP             EPD_SDSP
#define JI_EPD_SDSP             
#define BP_EPD_SDSP_DIS         16
#define BM_EPD_SDSP_DIS         0xfff0000
#define BF_EPD_SDSP_DIS(v)      (((v) & 0xfff) << 16)
#define BFM_EPD_SDSP_DIS(v)     BM_EPD_SDSP_DIS
#define BF_EPD_SDSP_DIS_V(e)    BF_EPD_SDSP_DIS(BV_EPD_SDSP_DIS__##e)
#define BFM_EPD_SDSP_DIS_V(v)   BM_EPD_SDSP_DIS
#define BP_EPD_SDSP_ENA         0
#define BM_EPD_SDSP_ENA         0xfff
#define BF_EPD_SDSP_ENA(v)      (((v) & 0xfff) << 0)
#define BFM_EPD_SDSP_ENA(v)     BM_EPD_SDSP_ENA
#define BF_EPD_SDSP_ENA_V(e)    BF_EPD_SDSP_ENA(BV_EPD_SDSP_ENA__##e)
#define BFM_EPD_SDSP_ENA_V(v)   BM_EPD_SDSP_ENA

#define REG_EPD_PMGR0                   jz_reg(EPD_PMGR0)
#define JA_EPD_PMGR0                    (0xb3050000 + 0x244)
#define JT_EPD_PMGR0                    JIO_32_RW
#define JN_EPD_PMGR0                    EPD_PMGR0
#define JI_EPD_PMGR0                    
#define BP_EPD_PMGR0_PWR_DLY12          16
#define BM_EPD_PMGR0_PWR_DLY12          0xfff0000
#define BF_EPD_PMGR0_PWR_DLY12(v)       (((v) & 0xfff) << 16)
#define BFM_EPD_PMGR0_PWR_DLY12(v)      BM_EPD_PMGR0_PWR_DLY12
#define BF_EPD_PMGR0_PWR_DLY12_V(e)     BF_EPD_PMGR0_PWR_DLY12(BV_EPD_PMGR0_PWR_DLY12__##e)
#define BFM_EPD_PMGR0_PWR_DLY12_V(v)    BM_EPD_PMGR0_PWR_DLY12
#define BP_EPD_PMGR0_PWR_DLY01          0
#define BM_EPD_PMGR0_PWR_DLY01          0xfff
#define BF_EPD_PMGR0_PWR_DLY01(v)       (((v) & 0xfff) << 0)
#define BFM_EPD_PMGR0_PWR_DLY01(v)      BM_EPD_PMGR0_PWR_DLY01
#define BF_EPD_PMGR0_PWR_DLY01_V(e)     BF_EPD_PMGR0_PWR_DLY01(BV_EPD_PMGR0_PWR_DLY01__##e)
#define BFM_EPD_PMGR0_PWR_DLY01_V(v)    BM_EPD_PMGR0_PWR_DLY01

#define REG_EPD_PMGR1                   jz_reg(EPD_PMGR1)
#define JA_EPD_PMGR1                    (0xb3050000 + 0x248)
#define JT_EPD_PMGR1                    JIO_32_RW
#define JN_EPD_PMGR1                    EPD_PMGR1
#define JI_EPD_PMGR1                    
#define BP_EPD_PMGR1_PWR_DLY34          16
#define BM_EPD_PMGR1_PWR_DLY34          0xfff0000
#define BF_EPD_PMGR1_PWR_DLY34(v)       (((v) & 0xfff) << 16)
#define BFM_EPD_PMGR1_PWR_DLY34(v)      BM_EPD_PMGR1_PWR_DLY34
#define BF_EPD_PMGR1_PWR_DLY34_V(e)     BF_EPD_PMGR1_PWR_DLY34(BV_EPD_PMGR1_PWR_DLY34__##e)
#define BFM_EPD_PMGR1_PWR_DLY34_V(v)    BM_EPD_PMGR1_PWR_DLY34
#define BP_EPD_PMGR1_PWR_DLY23          0
#define BM_EPD_PMGR1_PWR_DLY23          0xfff
#define BF_EPD_PMGR1_PWR_DLY23(v)       (((v) & 0xfff) << 0)
#define BFM_EPD_PMGR1_PWR_DLY23(v)      BM_EPD_PMGR1_PWR_DLY23
#define BF_EPD_PMGR1_PWR_DLY23_V(e)     BF_EPD_PMGR1_PWR_DLY23(BV_EPD_PMGR1_PWR_DLY23__##e)
#define BFM_EPD_PMGR1_PWR_DLY23_V(v)    BM_EPD_PMGR1_PWR_DLY23

#define REG_EPD_PMGR2                   jz_reg(EPD_PMGR2)
#define JA_EPD_PMGR2                    (0xb3050000 + 0x24c)
#define JT_EPD_PMGR2                    JIO_32_RW
#define JN_EPD_PMGR2                    EPD_PMGR2
#define JI_EPD_PMGR2                    
#define BP_EPD_PMGR2_PWR_DLY56          16
#define BM_EPD_PMGR2_PWR_DLY56          0xfff0000
#define BF_EPD_PMGR2_PWR_DLY56(v)       (((v) & 0xfff) << 16)
#define BFM_EPD_PMGR2_PWR_DLY56(v)      BM_EPD_PMGR2_PWR_DLY56
#define BF_EPD_PMGR2_PWR_DLY56_V(e)     BF_EPD_PMGR2_PWR_DLY56(BV_EPD_PMGR2_PWR_DLY56__##e)
#define BFM_EPD_PMGR2_PWR_DLY56_V(v)    BM_EPD_PMGR2_PWR_DLY56
#define BP_EPD_PMGR2_PWR_DLY45          0
#define BM_EPD_PMGR2_PWR_DLY45          0xfff
#define BF_EPD_PMGR2_PWR_DLY45(v)       (((v) & 0xfff) << 0)
#define BFM_EPD_PMGR2_PWR_DLY45(v)      BM_EPD_PMGR2_PWR_DLY45
#define BF_EPD_PMGR2_PWR_DLY45_V(e)     BF_EPD_PMGR2_PWR_DLY45(BV_EPD_PMGR2_PWR_DLY45__##e)
#define BFM_EPD_PMGR2_PWR_DLY45_V(v)    BM_EPD_PMGR2_PWR_DLY45

#define REG_EPD_PMGR3                   jz_reg(EPD_PMGR3)
#define JA_EPD_PMGR3                    (0xb3050000 + 0x250)
#define JT_EPD_PMGR3                    JIO_32_RW
#define JN_EPD_PMGR3                    EPD_PMGR3
#define JI_EPD_PMGR3                    
#define BP_EPD_PMGR3_VCOM_IDLE          30
#define BM_EPD_PMGR3_VCOM_IDLE          0xc0000000
#define BF_EPD_PMGR3_VCOM_IDLE(v)       (((v) & 0x3) << 30)
#define BFM_EPD_PMGR3_VCOM_IDLE(v)      BM_EPD_PMGR3_VCOM_IDLE
#define BF_EPD_PMGR3_VCOM_IDLE_V(e)     BF_EPD_PMGR3_VCOM_IDLE(BV_EPD_PMGR3_VCOM_IDLE__##e)
#define BFM_EPD_PMGR3_VCOM_IDLE_V(v)    BM_EPD_PMGR3_VCOM_IDLE
#define BP_EPD_PMGR3_PWRCOM_POL         29
#define BM_EPD_PMGR3_PWRCOM_POL         0x20000000
#define BF_EPD_PMGR3_PWRCOM_POL(v)      (((v) & 0x1) << 29)
#define BFM_EPD_PMGR3_PWRCOM_POL(v)     BM_EPD_PMGR3_PWRCOM_POL
#define BF_EPD_PMGR3_PWRCOM_POL_V(e)    BF_EPD_PMGR3_PWRCOM_POL(BV_EPD_PMGR3_PWRCOM_POL__##e)
#define BFM_EPD_PMGR3_PWRCOM_POL_V(v)   BM_EPD_PMGR3_PWRCOM_POL
#define BP_EPD_PMGR3_UNI_POL            28
#define BM_EPD_PMGR3_UNI_POL            0x10000000
#define BF_EPD_PMGR3_UNI_POL(v)         (((v) & 0x1) << 28)
#define BFM_EPD_PMGR3_UNI_POL(v)        BM_EPD_PMGR3_UNI_POL
#define BF_EPD_PMGR3_UNI_POL_V(e)       BF_EPD_PMGR3_UNI_POL(BV_EPD_PMGR3_UNI_POL__##e)
#define BFM_EPD_PMGR3_UNI_POL_V(v)      BM_EPD_PMGR3_UNI_POL
#define BP_EPD_PMGR3_PPL7_BDR_ENA       27
#define BM_EPD_PMGR3_PPL7_BDR_ENA       0x8000000
#define BF_EPD_PMGR3_PPL7_BDR_ENA(v)    (((v) & 0x1) << 27)
#define BFM_EPD_PMGR3_PPL7_BDR_ENA(v)   BM_EPD_PMGR3_PPL7_BDR_ENA
#define BF_EPD_PMGR3_PPL7_BDR_ENA_V(e)  BF_EPD_PMGR3_PPL7_BDR_ENA(BV_EPD_PMGR3_PPL7_BDR_ENA__##e)
#define BFM_EPD_PMGR3_PPL7_BDR_ENA_V(v) BM_EPD_PMGR3_PPL7_BDR_ENA
#define BP_EPD_PMGR3_BDR_LEVEL          26
#define BM_EPD_PMGR3_BDR_LEVEL          0x4000000
#define BF_EPD_PMGR3_BDR_LEVEL(v)       (((v) & 0x1) << 26)
#define BFM_EPD_PMGR3_BDR_LEVEL(v)      BM_EPD_PMGR3_BDR_LEVEL
#define BF_EPD_PMGR3_BDR_LEVEL_V(e)     BF_EPD_PMGR3_BDR_LEVEL(BV_EPD_PMGR3_BDR_LEVEL__##e)
#define BFM_EPD_PMGR3_BDR_LEVEL_V(v)    BM_EPD_PMGR3_BDR_LEVEL
#define BP_EPD_PMGR3_BDR_VALUE          24
#define BM_EPD_PMGR3_BDR_VALUE          0x3000000
#define BF_EPD_PMGR3_BDR_VALUE(v)       (((v) & 0x3) << 24)
#define BFM_EPD_PMGR3_BDR_VALUE(v)      BM_EPD_PMGR3_BDR_VALUE
#define BF_EPD_PMGR3_BDR_VALUE_V(e)     BF_EPD_PMGR3_BDR_VALUE(BV_EPD_PMGR3_BDR_VALUE__##e)
#define BFM_EPD_PMGR3_BDR_VALUE_V(v)    BM_EPD_PMGR3_BDR_VALUE
#define BP_EPD_PMGR3_PWR_POL            16
#define BM_EPD_PMGR3_PWR_POL            0xff0000
#define BF_EPD_PMGR3_PWR_POL(v)         (((v) & 0xff) << 16)
#define BFM_EPD_PMGR3_PWR_POL(v)        BM_EPD_PMGR3_PWR_POL
#define BF_EPD_PMGR3_PWR_POL_V(e)       BF_EPD_PMGR3_PWR_POL(BV_EPD_PMGR3_PWR_POL__##e)
#define BFM_EPD_PMGR3_PWR_POL_V(v)      BM_EPD_PMGR3_PWR_POL
#define BP_EPD_PMGR3_PWR_DLY67          0
#define BM_EPD_PMGR3_PWR_DLY67          0xfff
#define BF_EPD_PMGR3_PWR_DLY67(v)       (((v) & 0xfff) << 0)
#define BFM_EPD_PMGR3_PWR_DLY67(v)      BM_EPD_PMGR3_PWR_DLY67
#define BF_EPD_PMGR3_PWR_DLY67_V(e)     BF_EPD_PMGR3_PWR_DLY67(BV_EPD_PMGR3_PWR_DLY67__##e)
#define BFM_EPD_PMGR3_PWR_DLY67_V(v)    BM_EPD_PMGR3_PWR_DLY67

#define REG_EPD_PMGR4               jz_reg(EPD_PMGR4)
#define JA_EPD_PMGR4                (0xb3050000 + 0x254)
#define JT_EPD_PMGR4                JIO_32_RW
#define JN_EPD_PMGR4                EPD_PMGR4
#define JI_EPD_PMGR4                
#define BP_EPD_PMGR4_PWR_VAL        16
#define BM_EPD_PMGR4_PWR_VAL        0xff0000
#define BF_EPD_PMGR4_PWR_VAL(v)     (((v) & 0xff) << 16)
#define BFM_EPD_PMGR4_PWR_VAL(v)    BM_EPD_PMGR4_PWR_VAL
#define BF_EPD_PMGR4_PWR_VAL_V(e)   BF_EPD_PMGR4_PWR_VAL(BV_EPD_PMGR4_PWR_VAL__##e)
#define BFM_EPD_PMGR4_PWR_VAL_V(v)  BM_EPD_PMGR4_PWR_VAL
#define BP_EPD_PMGR4_PWR_ENA        0
#define BM_EPD_PMGR4_PWR_ENA        0xff
#define BF_EPD_PMGR4_PWR_ENA(v)     (((v) & 0xff) << 0)
#define BFM_EPD_PMGR4_PWR_ENA(v)    BM_EPD_PMGR4_PWR_ENA
#define BF_EPD_PMGR4_PWR_ENA_V(e)   BF_EPD_PMGR4_PWR_ENA(BV_EPD_PMGR4_PWR_ENA__##e)
#define BFM_EPD_PMGR4_PWR_ENA_V(v)  BM_EPD_PMGR4_PWR_ENA

#define REG_EPD_VCOM0   jz_reg(EPD_VCOM0)
#define JA_EPD_VCOM0    (0xb3050000 + 0x258)
#define JT_EPD_VCOM0    JIO_32_RW
#define JN_EPD_VCOM0    EPD_VCOM0
#define JI_EPD_VCOM0    

#define REG_EPD_VCOM1   jz_reg(EPD_VCOM1)
#define JA_EPD_VCOM1    (0xb3050000 + 0x25c)
#define JT_EPD_VCOM1    JIO_32_RW
#define JN_EPD_VCOM1    EPD_VCOM1
#define JI_EPD_VCOM1    

#define REG_EPD_VCOM2   jz_reg(EPD_VCOM2)
#define JA_EPD_VCOM2    (0xb3050000 + 0x260)
#define JT_EPD_VCOM2    JIO_32_RW
#define JN_EPD_VCOM2    EPD_VCOM2
#define JI_EPD_VCOM2    

#define REG_EPD_VCOM3   jz_reg(EPD_VCOM3)
#define JA_EPD_VCOM3    (0xb3050000 + 0x264)
#define JT_EPD_VCOM3    JIO_32_RW
#define JN_EPD_VCOM3    EPD_VCOM3
#define JI_EPD_VCOM3    

#define REG_EPD_VCOM4   jz_reg(EPD_VCOM4)
#define JA_EPD_VCOM4    (0xb3050000 + 0x268)
#define JT_EPD_VCOM4    JIO_32_RW
#define JN_EPD_VCOM4    EPD_VCOM4
#define JI_EPD_VCOM4    

#define REG_EPD_VCOM5   jz_reg(EPD_VCOM5)
#define JA_EPD_VCOM5    (0xb3050000 + 0x26c)
#define JT_EPD_VCOM5    JIO_32_RW
#define JN_EPD_VCOM5    EPD_VCOM5
#define JI_EPD_VCOM5    

#define REG_EPD_BORDR   jz_reg(EPD_BORDR)
#define JA_EPD_BORDR    (0xb3050000 + 0x270)
#define JT_EPD_BORDR    JIO_32_RW
#define JN_EPD_BORDR    EPD_BORDR
#define JI_EPD_BORDR    

#define REG_EPD_PPL_POS(_n1)            jz_reg(EPD_PPL_POS(_n1))
#define JA_EPD_PPL_POS(_n1)             (0xb3050000 + ((_n1) == 0 ? 0x280 : (_n1) == 1 ? 0x288 : (_n1) == 2 ? 0x290 : (_n1) == 3 ? 0x298 : (_n1) == 4 ? 0x2a0 : (_n1) == 5 ? 0x2a8 : (_n1) == 6 ? 0x2b0 : 0x2b8))
#define JT_EPD_PPL_POS(_n1)             JIO_32_RW
#define JN_EPD_PPL_POS(_n1)             EPD_PPL_POS
#define JI_EPD_PPL_POS(_n1)             (_n1)
#define BP_EPD_PPL_POS_PPL_YPOS         16
#define BM_EPD_PPL_POS_PPL_YPOS         0xfff0000
#define BF_EPD_PPL_POS_PPL_YPOS(v)      (((v) & 0xfff) << 16)
#define BFM_EPD_PPL_POS_PPL_YPOS(v)     BM_EPD_PPL_POS_PPL_YPOS
#define BF_EPD_PPL_POS_PPL_YPOS_V(e)    BF_EPD_PPL_POS_PPL_YPOS(BV_EPD_PPL_POS_PPL_YPOS__##e)
#define BFM_EPD_PPL_POS_PPL_YPOS_V(v)   BM_EPD_PPL_POS_PPL_YPOS
#define BP_EPD_PPL_POS_PPL_XPOS         0
#define BM_EPD_PPL_POS_PPL_XPOS         0xfff
#define BF_EPD_PPL_POS_PPL_XPOS(v)      (((v) & 0xfff) << 0)
#define BFM_EPD_PPL_POS_PPL_XPOS(v)     BM_EPD_PPL_POS_PPL_XPOS
#define BF_EPD_PPL_POS_PPL_XPOS_V(e)    BF_EPD_PPL_POS_PPL_XPOS(BV_EPD_PPL_POS_PPL_XPOS__##e)
#define BFM_EPD_PPL_POS_PPL_XPOS_V(v)   BM_EPD_PPL_POS_PPL_XPOS

#define REG_EPD_PPL_SIZE(_n1)               jz_reg(EPD_PPL_SIZE(_n1))
#define JA_EPD_PPL_SIZE(_n1)                (0xb3050000 + ((_n1) == 1 ? 0x28c : (_n1) == 2 ? 0x294 : (_n1) == 3 ? 0x29c : (_n1) == 4 ? 0x2a4 : (_n1) == 5 ? 0x2ac : (_n1) == 6 ? 0x2b4 : 0x2bc))
#define JT_EPD_PPL_SIZE(_n1)                JIO_32_RW
#define JN_EPD_PPL_SIZE(_n1)                EPD_PPL_SIZE
#define JI_EPD_PPL_SIZE(_n1)                (_n1)
#define BP_EPD_PPL_SIZE_PPL_HEIGHT          16
#define BM_EPD_PPL_SIZE_PPL_HEIGHT          0xfff0000
#define BF_EPD_PPL_SIZE_PPL_HEIGHT(v)       (((v) & 0xfff) << 16)
#define BFM_EPD_PPL_SIZE_PPL_HEIGHT(v)      BM_EPD_PPL_SIZE_PPL_HEIGHT
#define BF_EPD_PPL_SIZE_PPL_HEIGHT_V(e)     BF_EPD_PPL_SIZE_PPL_HEIGHT(BV_EPD_PPL_SIZE_PPL_HEIGHT__##e)
#define BFM_EPD_PPL_SIZE_PPL_HEIGHT_V(v)    BM_EPD_PPL_SIZE_PPL_HEIGHT
#define BP_EPD_PPL_SIZE_PPL_WIDTH           0
#define BM_EPD_PPL_SIZE_PPL_WIDTH           0xfff
#define BF_EPD_PPL_SIZE_PPL_WIDTH(v)        (((v) & 0xfff) << 0)
#define BFM_EPD_PPL_SIZE_PPL_WIDTH(v)       BM_EPD_PPL_SIZE_PPL_WIDTH
#define BF_EPD_PPL_SIZE_PPL_WIDTH_V(e)      BF_EPD_PPL_SIZE_PPL_WIDTH(BV_EPD_PPL_SIZE_PPL_WIDTH__##e)
#define BFM_EPD_PPL_SIZE_PPL_WIDTH_V(v)     BM_EPD_PPL_SIZE_PPL_WIDTH

#endif /* __HEADERGEN_EPD_H__*/
