# 7_Segment_Adder_Subtractor
This is a Verilog file that describes a 7 segment adder subtractor.
