#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Fri May  3 06:26:56 2024
# Process ID: 12476
# Current directory: D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp6/xp6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18304 D:\ATK\Programming\FPGA_5204\FPGA-5204-Lab-XPs\xp6\xp6\xp6.xpr
# Log file: D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp6/xp6/vivado.log
# Journal file: D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp6/xp6\vivado.jou
# Running On: Lisa, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 12161 MB
#-----------------------------------------------------------
start_gui
open_project D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp6/xp6/xp6.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp6/xp6/xp6.runs/impl_1/xp6.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp6/xp6/xp6.runs/impl_1/xp6.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_project
create_project xp9 D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9 -part xc7z010clg400-1
set_property board_part allaboutfpga.com:edgez7_10:part0:1.0 [current_project]
file mkdir D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/sources_1/new
close [ open D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/sources_1/new/xp9.v w ]
add_files D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/sources_1/new/xp9.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {BCDin[3]} {BCDin[2]} {BCDin[1]} {BCDin[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {digit[3]} {digit[2]} {digit[1]} {digit[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Seven_Segment[7]} {Seven_Segment[6]} {Seven_Segment[5]} {Seven_Segment[4]} {Seven_Segment[3]} {Seven_Segment[2]} {Seven_Segment[1]} {Seven_Segment[0]}]]
place_ports {BCDin[3]} P15
place_ports {BCDin[2]} W19
place_ports {BCDin[1]} N17
place_ports {BCDin[0]} P18
set_property package_pin "" [get_ports [list  {digit[3]}]]
set_property package_pin "" [get_ports [list  {digit[2]}]]
place_ports {digit[3]} U12
place_ports {digit[2]} T12
place_ports {digit[1]} T10
place_ports {digit[0]} T11
place_ports {Seven_Segment[7]} V13
place_ports {Seven_Segment[6]} V12
place_ports {Seven_Segment[5]} W13
place_ports {Seven_Segment[4]} T14
place_ports {Seven_Segment[3]} T15
place_ports {Seven_Segment[2]} P14
place_ports {Seven_Segment[1]} R14
place_ports {Seven_Segment[0]} Y16
startgroup
set_property package_pin "" [get_ports [list  {BCDin[0]}]]
place_ports {BCDin[3]} P18
endgroup
startgroup
set_property package_pin "" [get_ports [list  {BCDin[1]}]]
place_ports {BCDin[2]} N17
endgroup
place_ports {BCDin[1]} W19
place_ports {BCDin[0]} P15
file mkdir D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/constrs_1/new
close [ open D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/constrs_1/new/xp9.xdc w ]
add_files -fileset constrs_1 D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/constrs_1/new/xp9.xdc
set_property target_constrs_file D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.srcs/constrs_1/new/xp9.xdc [current_fileset -constrset]
save_constraints -force
synth_design -top xp9 -part xc7z010clg400-1 -lint 
launch_simulation
source xp9.tcl
add_force {/xp9/BCDin} -radix hex {0000 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {0001 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {2 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {3 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {4 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {5 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {6 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {7 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {8 0ns}
run 1 us
add_force {/xp9/BCDin} -radix hex {9 0ns}
run 1 us
synth_design -top xp9 -part xc7z010clg400-1 -lint 
synth_design -top xp9 -part xc7z010clg400-1 -lint 
synth_design -top xp9 -part xc7z010clg400-1 -lint 
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
report_power -name {power_1}
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.runs/impl_1/xp9.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.runs/impl_1/xp9.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/ATK/Programming/FPGA_5204/FPGA-5204-Lab-XPs/xp9/xp9/xp9.runs/impl_1/xp9.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_sim
