module top_module( 
    input [2:0] in,
    output [1:0] out );

    always@(in)
        begin
            out = 0;                // This cant be <= ig 
            for(int i=0; i<3; i=i+1)	begin
                if(in[i] == 1)
                    out = out+1;     // out in the always block cannot have diff assignments ie blocking and non blocking
            end 
        end 
endmodule
