<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>constants - Constants for passing to and from library functions</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libbcm2835-dev">libbcm2835-dev_1.75+ds-1_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       constants - Constants for passing to and from library functions

</pre><h4><b>SYNOPSIS</b></h4><pre>
   <b>Macros</b>
       #define <b>HIGH</b>   0x1
       #define <b>LOW</b>   0x0
       #define <b>MIN</b>(a,  b)   (a &lt; b ? a : b)
       #define <b>BCM2835_CORE_CLK_HZ</b>   250000000
       #define <b>BMC2835_RPI2_DT_FILENAME</b>   '/proc/device-tree/soc/ranges'
       #define <b>BCM2835_PERI_BASE</b>   0x20000000
       #define <b>BCM2835_PERI_SIZE</b>   0x01000000
       #define <b>BCM2835_RPI2_PERI_BASE</b>   0x3F000000
       #define <b>BCM2835_RPI4_PERI_BASE</b>   0xFE000000
       #define <b>BCM2835_RPI4_PERI_SIZE</b>   0x01800000
       #define <b>BCM2835_ST_BASE</b>   0x3000
       #define <b>BCM2835_GPIO_PADS</b>   0x100000
       #define <b>BCM2835_CLOCK_BASE</b>   0x101000
       #define <b>BCM2835_GPIO_BASE</b>   0x200000
       #define <b>BCM2835_SPI0_BASE</b>   0x204000
       #define <b>BCM2835_BSC0_BASE</b>   0x205000
       #define <b>BCM2835_GPIO_PWM</b>   0x20C000
       #define <b>BCM2835_AUX_BASE</b>   0x215000
       #define <b>BCM2835_SPI1_BASE</b>   0x215080
       #define <b>BCM2835_SPI2_BASE</b>   0x2150C0
       #define <b>BCM2835_BSC1_BASE</b>   0x804000
       #define <b>BCM2835_SMI_BASE</b>   0x600000
       #define <b>BCM2835_PAGE_SIZE</b>   (4*1024)
       #define <b>BCM2835_BLOCK_SIZE</b>   (4*1024)
       #define <b>BCM2835_GPFSEL0</b>   0x0000
       #define <b>BCM2835_GPFSEL1</b>   0x0004
       #define <b>BCM2835_GPFSEL2</b>   0x0008
       #define <b>BCM2835_GPFSEL3</b>   0x000c
       #define <b>BCM2835_GPFSEL4</b>   0x0010
       #define <b>BCM2835_GPFSEL5</b>   0x0014
       #define <b>BCM2835_GPSET0</b>   0x001c
       #define <b>BCM2835_GPSET1</b>   0x0020
       #define <b>BCM2835_GPCLR0</b>   0x0028
       #define <b>BCM2835_GPCLR1</b>   0x002c
       #define <b>BCM2835_GPLEV0</b>   0x0034
       #define <b>BCM2835_GPLEV1</b>   0x0038
       #define <b>BCM2835_GPEDS0</b>   0x0040
       #define <b>BCM2835_GPEDS1</b>   0x0044
       #define <b>BCM2835_GPREN0</b>   0x004c
       #define <b>BCM2835_GPREN1</b>   0x0050
       #define <b>BCM2835_GPFEN0</b>   0x0058
       #define <b>BCM2835_GPFEN1</b>   0x005c
       #define <b>BCM2835_GPHEN0</b>   0x0064
       #define <b>BCM2835_GPHEN1</b>   0x0068
       #define <b>BCM2835_GPLEN0</b>   0x0070
       #define <b>BCM2835_GPLEN1</b>   0x0074
       #define <b>BCM2835_GPAREN0</b>   0x007c
       #define <b>BCM2835_GPAREN1</b>   0x0080
       #define <b>BCM2835_GPAFEN0</b>   0x0088
       #define <b>BCM2835_GPAFEN1</b>   0x008c
       #define <b>BCM2835_GPPUD</b>   0x0094
       #define <b>BCM2835_GPPUDCLK0</b>   0x0098
       #define <b>BCM2835_GPPUDCLK1</b>   0x009c
       #define <b>BCM2835_GPPUPPDN0</b>   0x00e4 /* Pin pull-up/down for pins 15:0  */
       #define <b>BCM2835_GPPUPPDN1</b>   0x00e8 /* Pin pull-up/down for pins 31:16 */
       #define <b>BCM2835_GPPUPPDN2</b>   0x00ec /* Pin pull-up/down for pins 47:32 */
       #define <b>BCM2835_GPPUPPDN3</b>   0x00f0 /* Pin pull-up/down for pins 57:48 */
       #define <b>BCM2835_GPIO_PUD_ERROR</b>   0x08
       #define <b>BCM2835_PADS_GPIO_0_27</b>   0x002c
       #define <b>BCM2835_PADS_GPIO_28_45</b>   0x0030
       #define <b>BCM2835_PADS_GPIO_46_53</b>   0x0034
       #define <b>BCM2835_PAD_PASSWRD</b>   (0x5A &lt;&lt; 24)
       #define <b>BCM2835_PAD_SLEW_RATE_UNLIMITED</b>   0x10
       #define <b>BCM2835_PAD_HYSTERESIS_ENABLED</b>   0x08
       #define <b>BCM2835_PAD_DRIVE_2mA</b>   0x00
       #define <b>BCM2835_PAD_DRIVE_4mA</b>   0x01
       #define <b>BCM2835_PAD_DRIVE_6mA</b>   0x02
       #define <b>BCM2835_PAD_DRIVE_8mA</b>   0x03
       #define <b>BCM2835_PAD_DRIVE_10mA</b>   0x04
       #define <b>BCM2835_PAD_DRIVE_12mA</b>   0x05
       #define <b>BCM2835_PAD_DRIVE_14mA</b>   0x06
       #define <b>BCM2835_PAD_DRIVE_16mA</b>   0x07
       #define <b>BCM2835_AUX_IRQ</b>   0x0000
       #define <b>BCM2835_AUX_ENABLE</b>   0x0004
       #define <b>BCM2835_AUX_ENABLE_UART1</b>   0x01
       #define <b>BCM2835_AUX_ENABLE_SPI0</b>   0x02
       #define <b>BCM2835_AUX_ENABLE_SPI1</b>   0x04
       #define <b>BCM2835_AUX_SPI_CNTL0</b>   0x0000
       #define <b>BCM2835_AUX_SPI_CNTL1</b>   0x0004
       #define <b>BCM2835_AUX_SPI_STAT</b>   0x0008
       #define <b>BCM2835_AUX_SPI_PEEK</b>   0x000C
       #define <b>BCM2835_AUX_SPI_IO</b>   0x0020
       #define <b>BCM2835_AUX_SPI_TXHOLD</b>   0x0030
       #define <b>BCM2835_AUX_SPI_CLOCK_MIN</b>   30500
       #define <b>BCM2835_AUX_SPI_CLOCK_MAX</b>   125000000
       #define <b>BCM2835_AUX_SPI_CNTL0_SPEED</b>   0xFFF00000
       #define <b>BCM2835_AUX_SPI_CNTL0_SPEED_MAX</b>   0xFFF
       #define <b>BCM2835_AUX_SPI_CNTL0_SPEED_SHIFT</b>   20
       #define <b>BCM2835_AUX_SPI_CNTL0_CS0_N</b>   0x000C0000
       #define <b>BCM2835_AUX_SPI_CNTL0_CS1_N</b>   0x000A0000
       #define <b>BCM2835_AUX_SPI_CNTL0_CS2_N</b>   0x00060000
       #define <b>BCM2835_AUX_SPI_CNTL0_POSTINPUT</b>   0x00010000
       #define <b>BCM2835_AUX_SPI_CNTL0_VAR_CS</b>   0x00008000
       #define <b>BCM2835_AUX_SPI_CNTL0_VAR_WIDTH</b>   0x00004000
       #define <b>BCM2835_AUX_SPI_CNTL0_DOUTHOLD</b>   0x00003000
       #define <b>BCM2835_AUX_SPI_CNTL0_ENABLE</b>   0x00000800
       #define <b>BCM2835_AUX_SPI_CNTL0_CPHA_IN</b>   0x00000400
       #define <b>BCM2835_AUX_SPI_CNTL0_CLEARFIFO</b>   0x00000200
       #define <b>BCM2835_AUX_SPI_CNTL0_CPHA_OUT</b>   0x00000100
       #define <b>BCM2835_AUX_SPI_CNTL0_CPOL</b>   0x00000080
       #define <b>BCM2835_AUX_SPI_CNTL0_MSBF_OUT</b>   0x00000040
       #define <b>BCM2835_AUX_SPI_CNTL0_SHIFTLEN</b>   0x0000003F
       #define <b>BCM2835_AUX_SPI_CNTL1_CSHIGH</b>   0x00000700
       #define <b>BCM2835_AUX_SPI_CNTL1_IDLE</b>   0x00000080
       #define <b>BCM2835_AUX_SPI_CNTL1_TXEMPTY</b>   0x00000040
       #define <b>BCM2835_AUX_SPI_CNTL1_MSBF_IN</b>   0x00000002
       #define <b>BCM2835_AUX_SPI_CNTL1_KEEP_IN</b>   0x00000001
       #define <b>BCM2835_AUX_SPI_STAT_TX_LVL</b>   0xF0000000
       #define <b>BCM2835_AUX_SPI_STAT_RX_LVL</b>   0x00F00000
       #define <b>BCM2835_AUX_SPI_STAT_TX_FULL</b>   0x00000400
       #define <b>BCM2835_AUX_SPI_STAT_TX_EMPTY</b>   0x00000200
       #define <b>BCM2835_AUX_SPI_STAT_RX_FULL</b>   0x00000100
       #define <b>BCM2835_AUX_SPI_STAT_RX_EMPTY</b>   0x00000080
       #define <b>BCM2835_AUX_SPI_STAT_BUSY</b>   0x00000040
       #define <b>BCM2835_AUX_SPI_STAT_BITCOUNT</b>   0x0000003F
       #define <b>BCM2835_SPI0_CS</b>   0x0000
       #define <b>BCM2835_SPI0_FIFO</b>   0x0004
       #define <b>BCM2835_SPI0_CLK</b>   0x0008
       #define <b>BCM2835_SPI0_DLEN</b>   0x000c
       #define <b>BCM2835_SPI0_LTOH</b>   0x0010
       #define <b>BCM2835_SPI0_DC</b>   0x0014
       #define <b>BCM2835_SPI0_CS_LEN_LONG</b>   0x02000000
       #define <b>BCM2835_SPI0_CS_DMA_LEN</b>   0x01000000
       #define <b>BCM2835_SPI0_CS_CSPOL2</b>   0x00800000
       #define <b>BCM2835_SPI0_CS_CSPOL1</b>   0x00400000
       #define <b>BCM2835_SPI0_CS_CSPOL0</b>   0x00200000
       #define <b>BCM2835_SPI0_CS_RXF</b>   0x00100000
       #define <b>BCM2835_SPI0_CS_RXR</b>   0x00080000
       #define <b>BCM2835_SPI0_CS_TXD</b>   0x00040000
       #define <b>BCM2835_SPI0_CS_RXD</b>   0x00020000
       #define <b>BCM2835_SPI0_CS_DONE</b>   0x00010000
       #define <b>BCM2835_SPI0_CS_TE_EN</b>   0x00008000
       #define <b>BCM2835_SPI0_CS_LMONO</b>   0x00004000
       #define <b>BCM2835_SPI0_CS_LEN</b>   0x00002000
       #define <b>BCM2835_SPI0_CS_REN</b>   0x00001000
       #define <b>BCM2835_SPI0_CS_ADCS</b>   0x00000800
       #define <b>BCM2835_SPI0_CS_INTR</b>   0x00000400
       #define <b>BCM2835_SPI0_CS_INTD</b>   0x00000200
       #define <b>BCM2835_SPI0_CS_DMAEN</b>   0x00000100
       #define <b>BCM2835_SPI0_CS_TA</b>   0x00000080
       #define <b>BCM2835_SPI0_CS_CSPOL</b>   0x00000040
       #define <b>BCM2835_SPI0_CS_CLEAR</b>   0x00000030
       #define <b>BCM2835_SPI0_CS_CLEAR_RX</b>   0x00000020
       #define <b>BCM2835_SPI0_CS_CLEAR_TX</b>   0x00000010
       #define <b>BCM2835_SPI0_CS_CPOL</b>   0x00000008
       #define <b>BCM2835_SPI0_CS_CPHA</b>   0x00000004
       #define <b>BCM2835_SPI0_CS_CS</b>   0x00000003
       #define <b>BCM2835_BSC_C</b>   0x0000
       #define <b>BCM2835_BSC_S</b>   0x0004
       #define <b>BCM2835_BSC_DLEN</b>   0x0008
       #define <b>BCM2835_BSC_A</b>   0x000c
       #define <b>BCM2835_BSC_FIFO</b>   0x0010
       #define <b>BCM2835_BSC_DIV</b>   0x0014
       #define <b>BCM2835_BSC_DEL</b>   0x0018
       #define <b>BCM2835_BSC_CLKT</b>   0x001c
       #define <b>BCM2835_BSC_C_I2CEN</b>   0x00008000
       #define <b>BCM2835_BSC_C_INTR</b>   0x00000400
       #define <b>BCM2835_BSC_C_INTT</b>   0x00000200
       #define <b>BCM2835_BSC_C_INTD</b>   0x00000100
       #define <b>BCM2835_BSC_C_ST</b>   0x00000080
       #define <b>BCM2835_BSC_C_CLEAR_1</b>   0x00000020
       #define <b>BCM2835_BSC_C_CLEAR_2</b>   0x00000010
       #define <b>BCM2835_BSC_C_READ</b>   0x00000001
       #define <b>BCM2835_BSC_S_CLKT</b>   0x00000200
       #define <b>BCM2835_BSC_S_ERR</b>   0x00000100
       #define <b>BCM2835_BSC_S_RXF</b>   0x00000080
       #define <b>BCM2835_BSC_S_TXE</b>   0x00000040
       #define <b>BCM2835_BSC_S_RXD</b>   0x00000020
       #define <b>BCM2835_BSC_S_TXD</b>   0x00000010
       #define <b>BCM2835_BSC_S_RXR</b>   0x00000008
       #define <b>BCM2835_BSC_S_TXW</b>   0x00000004
       #define <b>BCM2835_BSC_S_DONE</b>   0x00000002
       #define <b>BCM2835_BSC_S_TA</b>   0x00000001
       #define <b>BCM2835_BSC_FIFO_SIZE</b>   16
       #define <b>BCM2835_AUX_SPI_FIFO_SIZE</b>   4
       #define <b>BCM2835_SMI_CS</b>   0          /*! &lt; Control and status register &gt; */
       #define <b>BCM2835_SMI_LENGTH</b>   1          /*! &lt; Transfer length register &gt; */
       #define <b>BCM2835_SMI_ADRS</b>   2          /*! &lt; Transfer address register &gt; */
       #define <b>BCM2835_SMI_DATA</b>   3          /*! &lt; Transfer data register &gt; */
       #define <b>BCM2835_SMI_READ0</b>   4          /*! &lt; Read  settings 0 register &gt; */
       #define <b>BCM2835_SMI_WRITE0</b>   5          /*! &lt; Write settings 0 register &gt; */
       #define <b>BCM2835_SMI_READ1</b>   6          /*! &lt; Read  settings 1 register &gt; */
       #define <b>BCM2835_SMI_WRITE1</b>   7          /*! &lt; Write settings 1 register &gt; */
       #define <b>BCM2835_SMI_READ2</b>   8          /*! &lt; Read  settings 2 register &gt; */
       #define <b>BCM2835_SMI_WRITE2</b>   9          /*! &lt; Write settings 2 register &gt; */
       #define <b>BCM2835_SMI_READ3</b>   10          /*! &lt; Read  settings 3 register &gt; */
       #define <b>BCM2835_SMI_WRITE3</b>   11          /*! &lt; Write settings 3 register &gt; */
       #define <b>BCM2835_SMI_DMAC</b>   12          /*! &lt; DMA control register &gt; */
       #define <b>BCM2835_SMI_DIRCS</b>   13          /*! &lt; Direct control register &gt; */
       #define <b>BCM2835_SMI_DIRADDR</b>   14          /*! &lt; Direct access address register &gt; */
       #define <b>BCM2835_SMI_DIRDATA</b>   15          /*! &lt; Direct access data register &gt; */
       #define <b>BCM2835_SMI_RW_WIDTH_MSK</b>   0xC0000000 /*! &lt; Data width mask &gt; */
       #define <b>BCM2835_SMI_RW_WID8</b>   0x00000000 /*! &lt; Data width 8 bits &gt; */
       #define <b>BCM2835_SMI_RW_WID16</b>   0x40000000 /*! &lt; Data width 16 bits &gt; */
       #define <b>BCM2835_SMI_RW_WID18</b>   0x80000000 /*! &lt; Data width 18 bits &gt; */
       #define <b>BCM2835_SMI_RW_WID9</b>   0xC0000000 /*! &lt; Data width 9 bits &gt; */
       #define <b>BCM2835_SMI_RW_SETUP_MSK</b>   0x3F000000 /*! &lt; Setup cycles (6 bits) &gt; */
       #define <b>BCM2835_SMI_RW_SETUP_LS</b>   24         /*! &lt; Shift for setup cycles &gt; */
       #define <b>BCM2835_SMI_RW_MODE68</b>   0x00800000 /*! &lt; Run cycle motorola mode &gt; */
       #define <b>BCM2835_SMI_RW_MODE80</b>   0x00000000 /*! &lt; Run cycle intel mode &gt; */
       #define <b>BCM2835_SMI_READ_FSETUP</b>   0x00400000 /*! &lt; Read : Setup only for first cycle &gt; */
       #define <b>BCM2835_SMI_WRITE_SWAP</b>   0x00400000 /*! &lt; Write : swap pixel data &gt; */
       #define <b>BCM2835_SMI_RW_HOLD_MSK</b>   0x003F0000 /*! &lt; Hold cycles (6 bits) &gt; */
       #define <b>BCM2835_SMI_RW_HOLD_LS</b>   16         /*! &lt; Shift for hold cycles &gt; */
       #define <b>BCM2835_SMI_RW_PACEALL</b>   0x00008000 /*! &lt; Apply pacing always &gt; */
       #define <b>BCM2835_SMI_RW_PACE_MSK</b>   0x00007F00 /*! &lt; Pace cycles (7 bits) &gt; */
       #define <b>BCM2835_SMI_RW_PACE_LS</b>   8          /*! &lt; Shift for pace cycles &gt; */
       #define <b>BCM2835_SMI_RW_DREQ</b>   0x00000080 /*! &lt; Use DMA req on read/write &gt; */
       #define <b>BCM2835_SMI_RW_STROBE_MSK</b>   0x0000007F /*! &lt; Strobe cycles (7 bits) &gt; */
       #define <b>BCM2835_SMI_RW_STROBE_LS</b>   0          /*! &lt; Shift for strobe cycles &gt; */
       #define <b>BCM2835_SMI_DIRCS_ENABLE</b>   0x00000001  /*! &lt; Set to enable SMI. 0 = Read from ext. devices &gt; */
       #define <b>BCM2835_SMI_DIRCS_START</b>   0x00000002  /*! &lt; Initiate SMI transfer &gt; */
       #define <b>BCM2835_SMI_DIRCS_DONE</b>   0x00000004  /*! &lt; Set if transfer has finished / Write to clear flag &gt;
           */
       #define <b>BCM2835_SMI_DIRCS_WRITE</b>   0x00000008  /*! &lt; 1 = Write to ext. devices &gt; */
       #define <b>BCM2835_SMI_DIRADRS_DEV_MSK</b>   0x00000300  /*! &lt; Timing configuration slot &gt;  */
       #define <b>BCM2835_SMI_DIRADRS_DEV_LS</b>   8           /*! &lt; Shift for configuration slot &gt; */
       #define <b>BCM2835_SMI_DIRADRS_DEV0</b>   0x00000000  /*! &lt; Use timing config slot 0 &gt; */
       #define <b>BCM2835_SMI_DIRADRS_DEV1</b>   0x00000100  /*! &lt; Use timing config slot 1 &gt; */
       #define <b>BCM2835_SMI_DIRADRS_DEV2</b>   0x00000200  /*! &lt; Use timing config slot 2 &gt; */
       #define <b>BCM2835_SMI_DIRADRS_DEV3</b>   0x00000300  /*! &lt; Use timing config slot 3 &gt; */
       #define <b>BCM2835_SMI_DIRADRS_MSK</b>   0x0000003F  /*! &lt; Adress bits SA5..SA0 &gt; */
       #define <b>BCM2835_SMI_DIRADRS_LS</b>   0           /*! &lt; Shift for address bits &gt; */
       #define <b>SMICLK_CNTL</b>   (44)  /* = 0xB0 */
       #define <b>SMICLK_DIV</b>   (45)  /* = 0xB4 */
       #define <b>BCM2835_ST_CS</b>   0x0000
       #define <b>BCM2835_ST_CLO</b>   0x0004
       #define <b>BCM2835_ST_CHI</b>   0x0008

   <b>Enumerations</b>
       enum <b>bcm2835RegisterBase</b> { <b>BCM2835_REGBASE_ST</b> = 1, <b>BCM2835_REGBASE_GPIO</b> = 2, <b>BCM2835_REGBASE_PWM</b> = 3,
           <b>BCM2835_REGBASE_CLK</b> = 4, <b>BCM2835_REGBASE_PADS</b> = 5, <b>BCM2835_REGBASE_SPI0</b> = 6, <b>BCM2835_REGBASE_BSC0</b> =
           7, <b>BCM2835_REGBASE_BSC1</b> = 8, <b>BCM2835_REGBASE_AUX</b> = 9, <b>BCM2835_REGBASE_SPI1</b> = 10, <b>BCM2835_REGBASE_SMI</b>
           = 11 }
           bcm2835RegisterBase Register bases for <b>bcm2835_regbase()</b>
       enum <b>bcm2835FunctionSelect</b> { <b>BCM2835_GPIO_FSEL_INPT</b> = 0x00, <b>BCM2835_GPIO_FSEL_OUTP</b> = 0x01,
           <b>BCM2835_GPIO_FSEL_ALT0</b> = 0x04, <b>BCM2835_GPIO_FSEL_ALT1</b> = 0x05, <b>BCM2835_GPIO_FSEL_ALT2</b> = 0x06,
           <b>BCM2835_GPIO_FSEL_ALT3</b> = 0x07, <b>BCM2835_GPIO_FSEL_ALT4</b> = 0x03, <b>BCM2835_GPIO_FSEL_ALT5</b> = 0x02,
           <b>BCM2835_GPIO_FSEL_MASK</b> = 0x07 }
           bcm2835PortFunction Port function select modes for <b>bcm2835_gpio_fsel()</b>
       enum <b>bcm2835PUDControl</b> { <b>BCM2835_GPIO_PUD_OFF</b> = 0x00, <b>BCM2835_GPIO_PUD_DOWN</b> = 0x01, <b>BCM2835_GPIO_PUD_UP</b> =
           0x02 }
           bcm2835PUDControl Pullup/Pulldown defines for <b>bcm2835_gpio_pud()</b>
       enum <b>bcm2835PadGroup</b> { <b>BCM2835_PAD_GROUP_GPIO_0_27</b> = 0, <b>BCM2835_PAD_GROUP_GPIO_28_45</b> = 1,
           <b>BCM2835_PAD_GROUP_GPIO_46_53</b> = 2 }
           bcm2835PadGroup Pad group specification for <b>bcm2835_gpio_pad()</b>
       enum <b>RPiGPIOPin</b> { <b>RPI_GPIO_P1_03</b> = 0, <b>RPI_GPIO_P1_05</b> = 1, <b>RPI_GPIO_P1_07</b> = 4, <b>RPI_GPIO_P1_08</b> = 14,
           <b>RPI_GPIO_P1_10</b> = 15, <b>RPI_GPIO_P1_11</b> = 17, <b>RPI_GPIO_P1_12</b> = 18, <b>RPI_GPIO_P1_13</b> = 21, <b>RPI_GPIO_P1_15</b> =
           22, <b>RPI_GPIO_P1_16</b> = 23, <b>RPI_GPIO_P1_18</b> = 24, <b>RPI_GPIO_P1_19</b> = 10, <b>RPI_GPIO_P1_21</b> = 9, <b>RPI_GPIO_P1_22</b>
           = 25, <b>RPI_GPIO_P1_23</b> = 11, <b>RPI_GPIO_P1_24</b> = 8, <b>RPI_GPIO_P1_26</b> = 7, <b>RPI_V2_GPIO_P1_03</b> = 2,
           <b>RPI_V2_GPIO_P1_05</b> = 3, <b>RPI_V2_GPIO_P1_07</b> = 4, <b>RPI_V2_GPIO_P1_08</b> = 14, <b>RPI_V2_GPIO_P1_10</b> = 15,
           <b>RPI_V2_GPIO_P1_11</b> = 17, <b>RPI_V2_GPIO_P1_12</b> = 18, <b>RPI_V2_GPIO_P1_13</b> = 27, <b>RPI_V2_GPIO_P1_15</b> = 22,
           <b>RPI_V2_GPIO_P1_16</b> = 23, <b>RPI_V2_GPIO_P1_18</b> = 24, <b>RPI_V2_GPIO_P1_19</b> = 10, <b>RPI_V2_GPIO_P1_21</b> = 9,
           <b>RPI_V2_GPIO_P1_22</b> = 25, <b>RPI_V2_GPIO_P1_23</b> = 11, <b>RPI_V2_GPIO_P1_24</b> = 8, <b>RPI_V2_GPIO_P1_26</b> = 7,
           <b>RPI_V2_GPIO_P1_29</b> = 5, <b>RPI_V2_GPIO_P1_31</b> = 6, <b>RPI_V2_GPIO_P1_32</b> = 12, <b>RPI_V2_GPIO_P1_33</b> = 13,
           <b>RPI_V2_GPIO_P1_35</b> = 19, <b>RPI_V2_GPIO_P1_36</b> = 16, <b>RPI_V2_GPIO_P1_37</b> = 26, <b>RPI_V2_GPIO_P1_38</b> = 20,
           <b>RPI_V2_GPIO_P1_40</b> = 21, <b>RPI_V2_GPIO_P5_03</b> = 28, <b>RPI_V2_GPIO_P5_04</b> = 29, <b>RPI_V2_GPIO_P5_05</b> = 30,
           <b>RPI_V2_GPIO_P5_06</b> = 31, <b>RPI_BPLUS_GPIO_J8_03</b> = 2, <b>RPI_BPLUS_GPIO_J8_05</b> = 3, <b>RPI_BPLUS_GPIO_J8_07</b> = 4,
           <b>RPI_BPLUS_GPIO_J8_08</b> = 14, <b>RPI_BPLUS_GPIO_J8_10</b> = 15, <b>RPI_BPLUS_GPIO_J8_11</b> = 17, <b>RPI_BPLUS_GPIO_J8_12</b>
           = 18, <b>RPI_BPLUS_GPIO_J8_13</b> = 27, <b>RPI_BPLUS_GPIO_J8_15</b> = 22, <b>RPI_BPLUS_GPIO_J8_16</b> = 23,
           <b>RPI_BPLUS_GPIO_J8_18</b> = 24, <b>RPI_BPLUS_GPIO_J8_19</b> = 10, <b>RPI_BPLUS_GPIO_J8_21</b> = 9, <b>RPI_BPLUS_GPIO_J8_22</b>
           = 25, <b>RPI_BPLUS_GPIO_J8_23</b> = 11, <b>RPI_BPLUS_GPIO_J8_24</b> = 8, <b>RPI_BPLUS_GPIO_J8_26</b> = 7,
           <b>RPI_BPLUS_GPIO_J8_29</b> = 5, <b>RPI_BPLUS_GPIO_J8_31</b> = 6, <b>RPI_BPLUS_GPIO_J8_32</b> = 12, <b>RPI_BPLUS_GPIO_J8_33</b> =
           13, <b>RPI_BPLUS_GPIO_J8_35</b> = 19, <b>RPI_BPLUS_GPIO_J8_36</b> = 16, <b>RPI_BPLUS_GPIO_J8_37</b> = 26,
           <b>RPI_BPLUS_GPIO_J8_38</b> = 20, <b>RPI_BPLUS_GPIO_J8_40</b> = 21 }
           GPIO Pin Numbers.
       enum <b>bcm2835SPIBitOrder</b> { <b>BCM2835_SPI_BIT_ORDER_LSBFIRST</b> = 0, <b>BCM2835_SPI_BIT_ORDER_MSBFIRST</b> = 1 }
           bcm2835SPIBitOrder SPI Bit order Specifies the SPI data bit ordering for <b>bcm2835_spi_setBitOrder()</b>
       enum <b>bcm2835SPIMode</b> { <b>BCM2835_SPI_MODE0</b> = 0, <b>BCM2835_SPI_MODE1</b> = 1, <b>BCM2835_SPI_MODE2</b> = 2,
           <b>BCM2835_SPI_MODE3</b> = 3 }
           SPI Data mode Specify the SPI data mode to be passed to <b>bcm2835_spi_setDataMode()</b>
       enum <b>bcm2835SPIChipSelect</b> { <b>BCM2835_SPI_CS0</b> = 0, <b>BCM2835_SPI_CS1</b> = 1, <b>BCM2835_SPI_CS2</b> = 2,
           <b>BCM2835_SPI_CS_NONE</b> = 3 }
           bcm2835SPIChipSelect Specify the SPI chip select pin(s)
       enum <b>bcm2835SPIClockDivider</b> { <b>BCM2835_SPI_CLOCK_DIVIDER_65536</b> = 0, <b>BCM2835_SPI_CLOCK_DIVIDER_32768</b> =
           32768, <b>BCM2835_SPI_CLOCK_DIVIDER_16384</b> = 16384, <b>BCM2835_SPI_CLOCK_DIVIDER_8192</b> = 8192,
           <b>BCM2835_SPI_CLOCK_DIVIDER_4096</b> = 4096, <b>BCM2835_SPI_CLOCK_DIVIDER_2048</b> = 2048,
           <b>BCM2835_SPI_CLOCK_DIVIDER_1024</b> = 1024, <b>BCM2835_SPI_CLOCK_DIVIDER_512</b> = 512,
           <b>BCM2835_SPI_CLOCK_DIVIDER_256</b> = 256, <b>BCM2835_SPI_CLOCK_DIVIDER_128</b> = 128,
           <b>BCM2835_SPI_CLOCK_DIVIDER_64</b> = 64, <b>BCM2835_SPI_CLOCK_DIVIDER_32</b> = 32, <b>BCM2835_SPI_CLOCK_DIVIDER_16</b> =
           16, <b>BCM2835_SPI_CLOCK_DIVIDER_8</b> = 8, <b>BCM2835_SPI_CLOCK_DIVIDER_4</b> = 4, <b>BCM2835_SPI_CLOCK_DIVIDER_2</b> =
           2, <b>BCM2835_SPI_CLOCK_DIVIDER_1</b> = 1 }
           bcm2835SPIClockDivider Specifies the divider used to generate the SPI clock from the system clock.
           Figures below give the divider, clock period and clock frequency. Clock divided is based on nominal
           core clock rate of 250MHz on RPi1 and RPi2, and 400MHz on RPi3. It is reported that (contrary to the
           documentation) any even divider may used. The frequencies shown for each divider have been confirmed
           by measurement on RPi1 and RPi2. The system clock frequency on RPi3 is different, so the frequency
           you get from a given divider will be different. See comments in 'SPI Pins' for information about
           reliable SPI speeds. Note: it is possible to change the core clock rate of the RPi 3 back to 250MHz,
           by putting
       enum <b>bcm2835I2CClockDivider</b> { <b>BCM2835_I2C_CLOCK_DIVIDER_2500</b> = 2500, <b>BCM2835_I2C_CLOCK_DIVIDER_626</b> = 626,
           <b>BCM2835_I2C_CLOCK_DIVIDER_150</b> = 150, <b>BCM2835_I2C_CLOCK_DIVIDER_148</b> = 148 }
           bcm2835I2CClockDivider Specifies the divider used to generate the I2C clock from the system clock.
           Clock divided is based on nominal base clock rate of 250MHz
       enum <b>bcm2835I2CReasonCodes</b> { <b>BCM2835_I2C_REASON_OK</b> = 0x00, <b>BCM2835_I2C_REASON_ERROR_NACK</b> = 0x01,
           <b>BCM2835_I2C_REASON_ERROR_CLKT</b> = 0x02, <b>BCM2835_I2C_REASON_ERROR_DATA</b> = 0x04,
           <b>BCM2835_I2C_REASON_ERROR_TIMEOUT</b> = 0x08 }
           bcm2835I2CReasonCodes Specifies the reason codes for the bcm2835_i2c_write and bcm2835_i2c_read
           functions.

   <b>Variables</b>
       off_t <b>bcm2835_peripherals_base</b>
       size_t <b>bcm2835_peripherals_size</b>
       uint32_t * <b>bcm2835_peripherals</b>
       volatile uint32_t * <b>bcm2835_st</b>
       volatile uint32_t * <b>bcm2835_gpio</b>
       volatile uint32_t * <b>bcm2835_pwm</b>
       volatile uint32_t * <b>bcm2835_clk</b>
       volatile uint32_t * <b>bcm2835_pads</b>
       volatile uint32_t * <b>bcm2835_spi0</b>
       volatile uint32_t * <b>bcm2835_bsc0</b>
       volatile uint32_t * <b>bcm2835_bsc1</b>
       volatile uint32_t * <b>bcm2835_aux</b>
       volatile uint32_t * <b>bcm2835_spi1</b>
       volatile uint32_t * <b>bcm2835_smi</b>

</pre><h4><b>Detailed</b> <b>Description</b></h4><pre>
       The values here are designed to be passed to various functions in the bcm2835 library.

</pre><h4><b>Macro</b> <b>Definition</b> <b>Documentation</b></h4><pre>
   <b>#define</b> <b>BCM2835_AUX_BASE</b>   <b>0x215000</b>
       Base Address of the AUX registers

   <b>#define</b> <b>BCM2835_AUX_ENABLE_SPI0</b>   <b>0x02</b>
       SPI0 (SPI1 in the device)

   <b>#define</b> <b>BCM2835_AUX_ENABLE_SPI1</b>   <b>0x04</b>
       SPI1 (SPI2 in the device)

   <b>#define</b> <b>BCM2835_AUX_IRQ</b>   <b>0x0000</b>
       xxx

   <b>#define</b> <b>BCM2835_AUX_SPI_CLOCK_MAX</b>   <b>125000000</b>
       125Mhz

   <b>#define</b> <b>BCM2835_AUX_SPI_CLOCK_MIN</b>   <b>30500</b>
       30,5kHz

   <b>#define</b> <b>BCM2835_AUX_SPI_CNTL0_CS0_N</b>   <b>0x000C0000</b>
       CS 0 low

   <b>#define</b> <b>BCM2835_AUX_SPI_CNTL0_CS1_N</b>   <b>0x000A0000</b>
       CS 1 low

   <b>#define</b> <b>BCM2835_AUX_SPI_CNTL0_CS2_N</b>   <b>0x00060000</b>
       CS 2 low

   <b>#define</b> <b>BCM2835_AUX_SPI_IO</b>   <b>0x0020</b>
       Write = TX, read=RX

   <b>#define</b> <b>BCM2835_AUX_SPI_PEEK</b>   <b>0x000C</b>
       Read but do not take from FF

   <b>#define</b> <b>BCM2835_AUX_SPI_TXHOLD</b>   <b>0x0030</b>
       Write = TX keep CS, read=RX

   <b>#define</b> <b>BCM2835_BLOCK_SIZE</b>   <b>(4*1024)</b>
       Size of memory block on RPi

   <b>#define</b> <b>BCM2835_BSC0_BASE</b>   <b>0x205000</b>
       Base Address of the BSC0 registers

   <b>#define</b> <b>BCM2835_BSC1_BASE</b>   <b>0x804000</b>
       Base Address of the BSC1 registers

   <b>#define</b> <b>BCM2835_BSC_A</b>   <b>0x000c</b>
       BSC Master Slave Address

   <b>#define</b> <b>BCM2835_BSC_C</b>   <b>0x0000</b>
       BSC Master Control

   <b>#define</b> <b>BCM2835_BSC_C_CLEAR_1</b>   <b>0x00000020</b>
       Clear FIFO Clear

   <b>#define</b> <b>BCM2835_BSC_C_CLEAR_2</b>   <b>0x00000010</b>
       Clear FIFO Clear

   <b>#define</b> <b>BCM2835_BSC_C_I2CEN</b>   <b>0x00008000</b>
       I2C Enable, 0 = disabled, 1 = enabled

   <b>#define</b> <b>BCM2835_BSC_C_INTD</b>   <b>0x00000100</b>
       Interrupt on DONE

   <b>#define</b> <b>BCM2835_BSC_C_INTR</b>   <b>0x00000400</b>
       Interrupt on RX

   <b>#define</b> <b>BCM2835_BSC_C_INTT</b>   <b>0x00000200</b>
       Interrupt on TX

   <b>#define</b> <b>BCM2835_BSC_C_READ</b>   <b>0x00000001</b>
       Read transfer

   <b>#define</b> <b>BCM2835_BSC_C_ST</b>   <b>0x00000080</b>
       Start transfer, 1 = Start a new transfer

   <b>#define</b> <b>BCM2835_BSC_CLKT</b>   <b>0x001c</b>
       BSC Master Clock Stretch Timeout

   <b>#define</b> <b>BCM2835_BSC_DEL</b>   <b>0x0018</b>
       BSC Master Data Delay

   <b>#define</b> <b>BCM2835_BSC_DIV</b>   <b>0x0014</b>
       BSC Master Clock Divider

   <b>#define</b> <b>BCM2835_BSC_DLEN</b>   <b>0x0008</b>
       BSC Master Data Length

   <b>#define</b> <b>BCM2835_BSC_FIFO</b>   <b>0x0010</b>
       BSC Master Data FIFO

   <b>#define</b> <b>BCM2835_BSC_FIFO_SIZE</b>   <b>16</b>
       BSC FIFO size

   <b>#define</b> <b>BCM2835_BSC_S</b>   <b>0x0004</b>
       BSC Master Status

   <b>#define</b> <b>BCM2835_BSC_S_CLKT</b>   <b>0x00000200</b>
       Clock stretch timeout

   <b>#define</b> <b>BCM2835_BSC_S_DONE</b>   <b>0x00000002</b>
       Transfer DONE

   <b>#define</b> <b>BCM2835_BSC_S_ERR</b>   <b>0x00000100</b>
       ACK error

   <b>#define</b> <b>BCM2835_BSC_S_RXD</b>   <b>0x00000020</b>
       RXD FIFO contains data

   <b>#define</b> <b>BCM2835_BSC_S_RXF</b>   <b>0x00000080</b>
       RXF FIFO full, 0 = FIFO is not full, 1 = FIFO is full

   <b>#define</b> <b>BCM2835_BSC_S_RXR</b>   <b>0x00000008</b>
       RXR FIFO needs reading (full)

   <b>#define</b> <b>BCM2835_BSC_S_TA</b>   <b>0x00000001</b>
       Transfer Active

   <b>#define</b> <b>BCM2835_BSC_S_TXD</b>   <b>0x00000010</b>
       TXD FIFO can accept data

   <b>#define</b> <b>BCM2835_BSC_S_TXE</b>   <b>0x00000040</b>
       TXE FIFO full, 0 = FIFO is not full, 1 = FIFO is full

   <b>#define</b> <b>BCM2835_BSC_S_TXW</b>   <b>0x00000004</b>
       TXW FIFO needs writing (full)

   <b>#define</b> <b>BCM2835_CLOCK_BASE</b>   <b>0x101000</b>
       Base Address of the Clock/timer registers

   <b>#define</b> <b>BCM2835_CORE_CLK_HZ</b>   <b>250000000</b>
       Speed of the core clock core_clk 250 MHz

   <b>#define</b> <b>BCM2835_GPAFEN0</b>   <b>0x0088</b>
       GPIO Pin Async. Falling Edge Detect 0

   <b>#define</b> <b>BCM2835_GPAFEN1</b>   <b>0x008c</b>
       GPIO Pin Async. Falling Edge Detect 1

   <b>#define</b> <b>BCM2835_GPAREN0</b>   <b>0x007c</b>
       GPIO Pin Async. Rising Edge Detect 0

   <b>#define</b> <b>BCM2835_GPAREN1</b>   <b>0x0080</b>
       GPIO Pin Async. Rising Edge Detect 1

   <b>#define</b> <b>BCM2835_GPCLR0</b>   <b>0x0028</b>
       GPIO Pin Output Clear 0

   <b>#define</b> <b>BCM2835_GPCLR1</b>   <b>0x002c</b>
       GPIO Pin Output Clear 1

   <b>#define</b> <b>BCM2835_GPEDS0</b>   <b>0x0040</b>
       GPIO Pin Event Detect Status 0

   <b>#define</b> <b>BCM2835_GPEDS1</b>   <b>0x0044</b>
       GPIO Pin Event Detect Status 1

   <b>#define</b> <b>BCM2835_GPFEN0</b>   <b>0x0058</b>
       GPIO Pin Falling Edge Detect Enable 0

   <b>#define</b> <b>BCM2835_GPFEN1</b>   <b>0x005c</b>
       GPIO Pin Falling Edge Detect Enable 1

   <b>#define</b> <b>BCM2835_GPFSEL0</b>   <b>0x0000</b>
       GPIO register offsets from BCM2835_GPIO_BASE. Offsets into the GPIO Peripheral block in bytes per 6.1
       Register View GPIO Function Select 0

   <b>#define</b> <b>BCM2835_GPFSEL1</b>   <b>0x0004</b>
       GPIO Function Select 1

   <b>#define</b> <b>BCM2835_GPFSEL2</b>   <b>0x0008</b>
       GPIO Function Select 2

   <b>#define</b> <b>BCM2835_GPFSEL3</b>   <b>0x000c</b>
       GPIO Function Select 3

   <b>#define</b> <b>BCM2835_GPFSEL4</b>   <b>0x0010</b>
       GPIO Function Select 4

   <b>#define</b> <b>BCM2835_GPFSEL5</b>   <b>0x0014</b>
       GPIO Function Select 5

   <b>#define</b> <b>BCM2835_GPHEN0</b>   <b>0x0064</b>
       GPIO Pin High Detect Enable 0

   <b>#define</b> <b>BCM2835_GPHEN1</b>   <b>0x0068</b>
       GPIO Pin High Detect Enable 1

   <b>#define</b> <b>BCM2835_GPIO_BASE</b>   <b>0x200000</b>
       Base Address of the GPIO registers

   <b>#define</b> <b>BCM2835_GPIO_PADS</b>   <b>0x100000</b>
       Base Address of the Pads registers

   <b>#define</b> <b>BCM2835_GPIO_PWM</b>   <b>0x20C000</b>
       Base Address of the PWM registers

   <b>#define</b> <b>BCM2835_GPLEN0</b>   <b>0x0070</b>
       GPIO Pin Low Detect Enable 0

   <b>#define</b> <b>BCM2835_GPLEN1</b>   <b>0x0074</b>
       GPIO Pin Low Detect Enable 1

   <b>#define</b> <b>BCM2835_GPLEV0</b>   <b>0x0034</b>
       GPIO Pin Level 0

   <b>#define</b> <b>BCM2835_GPLEV1</b>   <b>0x0038</b>
       GPIO Pin Level 1

   <b>#define</b> <b>BCM2835_GPPUD</b>   <b>0x0094</b>
       GPIO Pin Pull-up/down Enable

   <b>#define</b> <b>BCM2835_GPPUDCLK0</b>   <b>0x0098</b>
       GPIO Pin Pull-up/down Enable Clock 0

   <b>#define</b> <b>BCM2835_GPPUDCLK1</b>   <b>0x009c</b>
       GPIO Pin Pull-up/down Enable Clock 1

   <b>#define</b> <b>BCM2835_GPREN0</b>   <b>0x004c</b>
       GPIO Pin Rising Edge Detect Enable 0

   <b>#define</b> <b>BCM2835_GPREN1</b>   <b>0x0050</b>
       GPIO Pin Rising Edge Detect Enable 1

   <b>#define</b> <b>BCM2835_GPSET0</b>   <b>0x001c</b>
       GPIO Pin Output Set 0

   <b>#define</b> <b>BCM2835_GPSET1</b>   <b>0x0020</b>
       GPIO Pin Output Set 1

   <b>#define</b> <b>BCM2835_PAD_DRIVE_10mA</b>   <b>0x04</b>
       10mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_12mA</b>   <b>0x05</b>
       12mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_14mA</b>   <b>0x06</b>
       14mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_16mA</b>   <b>0x07</b>
       16mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_2mA</b>   <b>0x00</b>
       2mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_4mA</b>   <b>0x01</b>
       4mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_6mA</b>   <b>0x02</b>
       6mA drive current

   <b>#define</b> <b>BCM2835_PAD_DRIVE_8mA</b>   <b>0x03</b>
       8mA drive current

   <b>#define</b> <b>BCM2835_PAD_HYSTERESIS_ENABLED</b>   <b>0x08</b>
       Hysteresis enabled

   <b>#define</b> <b>BCM2835_PAD_PASSWRD</b>   <b>(0x5A</b> <b>&lt;&lt;</b> <b>24)</b>
       Pad Control masks Password to enable setting pad mask

   <b>#define</b> <b>BCM2835_PAD_SLEW_RATE_UNLIMITED</b>   <b>0x10</b>
       Slew rate unlimited

   <b>#define</b> <b>BCM2835_PADS_GPIO_0_27</b>   <b>0x002c</b>
       Pad control register offsets from BCM2835_GPIO_PADS Pad control register for pads 0 to 27

   <b>#define</b> <b>BCM2835_PADS_GPIO_28_45</b>   <b>0x0030</b>
       Pad control register for pads 28 to 45

   <b>#define</b> <b>BCM2835_PADS_GPIO_46_53</b>   <b>0x0034</b>
       Pad control register for pads 46 to 53

   <b>#define</b> <b>BCM2835_PAGE_SIZE</b>   <b>(4*1024)</b>
       Size of memory page on RPi

   <b>#define</b> <b>BCM2835_PERI_BASE</b>   <b>0x20000000</b>
       Physical addresses for various peripheral register sets Base Physical Address of the BCM 2835 peripheral
       registers Note this is different for the RPi2 BCM2836, where this is derived from /proc/device-
       tree/soc/ranges If /proc/device-tree/soc/ranges exists on a RPi 1 OS, it would be expected to contain the
       following numbers:

       Peripherals block base address on RPi 1

   <b>#define</b> <b>BCM2835_PERI_SIZE</b>   <b>0x01000000</b>
       Size of the peripherals block on RPi 1

   <b>#define</b> <b>BCM2835_RPI2_PERI_BASE</b>   <b>0x3F000000</b>
       Alternate base address for RPI 2 / 3

   <b>#define</b> <b>BCM2835_RPI4_PERI_BASE</b>   <b>0xFE000000</b>
       Alternate base address for RPI 4

   <b>#define</b> <b>BCM2835_RPI4_PERI_SIZE</b>   <b>0x01800000</b>
       Alternate size for RPI 4

   <b>#define</b> <b>BCM2835_SMI_BASE</b>   <b>0x600000</b>
       Base address of the SMI registers

   <b>#define</b> <b>BCM2835_SPI0_BASE</b>   <b>0x204000</b>
       Base Address of the SPI0 registers

   <b>#define</b> <b>BCM2835_SPI0_CLK</b>   <b>0x0008</b>
       SPI Master Clock Divider

   <b>#define</b> <b>BCM2835_SPI0_CS</b>   <b>0x0000</b>
       SPI Master Control and Status

   <b>#define</b> <b>BCM2835_SPI0_CS_ADCS</b>   <b>0x00000800</b>
       ADCS Automatically Deassert Chip Select

   <b>#define</b> <b>BCM2835_SPI0_CS_CLEAR</b>   <b>0x00000030</b>
       Clear FIFO Clear RX and TX

   <b>#define</b> <b>BCM2835_SPI0_CS_CLEAR_RX</b>   <b>0x00000020</b>
       Clear FIFO Clear RX

   <b>#define</b> <b>BCM2835_SPI0_CS_CLEAR_TX</b>   <b>0x00000010</b>
       Clear FIFO Clear TX

   <b>#define</b> <b>BCM2835_SPI0_CS_CPHA</b>   <b>0x00000004</b>
       Clock Phase

   <b>#define</b> <b>BCM2835_SPI0_CS_CPOL</b>   <b>0x00000008</b>
       Clock Polarity

   <b>#define</b> <b>BCM2835_SPI0_CS_CS</b>   <b>0x00000003</b>
       Chip Select

   <b>#define</b> <b>BCM2835_SPI0_CS_CSPOL</b>   <b>0x00000040</b>
       Chip Select Polarity

   <b>#define</b> <b>BCM2835_SPI0_CS_CSPOL0</b>   <b>0x00200000</b>
       Chip Select 0 Polarity

   <b>#define</b> <b>BCM2835_SPI0_CS_CSPOL1</b>   <b>0x00400000</b>
       Chip Select 1 Polarity

   <b>#define</b> <b>BCM2835_SPI0_CS_CSPOL2</b>   <b>0x00800000</b>
       Chip Select 2 Polarity

   <b>#define</b> <b>BCM2835_SPI0_CS_DMA_LEN</b>   <b>0x01000000</b>
       Enable DMA mode in Lossi mode

   <b>#define</b> <b>BCM2835_SPI0_CS_DMAEN</b>   <b>0x00000100</b>
       DMAEN DMA Enable

   <b>#define</b> <b>BCM2835_SPI0_CS_DONE</b>   <b>0x00010000</b>
       Done transfer Done

   <b>#define</b> <b>BCM2835_SPI0_CS_INTD</b>   <b>0x00000200</b>
       INTD Interrupt on Done

   <b>#define</b> <b>BCM2835_SPI0_CS_INTR</b>   <b>0x00000400</b>
       INTR Interrupt on RXR

   <b>#define</b> <b>BCM2835_SPI0_CS_LEN</b>   <b>0x00002000</b>
       LEN LoSSI enable

   <b>#define</b> <b>BCM2835_SPI0_CS_LEN_LONG</b>   <b>0x02000000</b>
       Enable Long data word in Lossi mode if DMA_LEN is set

   <b>#define</b> <b>BCM2835_SPI0_CS_LMONO</b>   <b>0x00004000</b>
       Unused

   <b>#define</b> <b>BCM2835_SPI0_CS_REN</b>   <b>0x00001000</b>
       REN Read Enable

   <b>#define</b> <b>BCM2835_SPI0_CS_RXD</b>   <b>0x00020000</b>
       RXD RX FIFO contains Data

   <b>#define</b> <b>BCM2835_SPI0_CS_RXF</b>   <b>0x00100000</b>
       RXF - RX FIFO Full

   <b>#define</b> <b>BCM2835_SPI0_CS_RXR</b>   <b>0x00080000</b>
       RXR RX FIFO needs Reading (full)

   <b>#define</b> <b>BCM2835_SPI0_CS_TA</b>   <b>0x00000080</b>
       Transfer Active

   <b>#define</b> <b>BCM2835_SPI0_CS_TE_EN</b>   <b>0x00008000</b>
       Unused

   <b>#define</b> <b>BCM2835_SPI0_CS_TXD</b>   <b>0x00040000</b>
       TXD TX FIFO can accept Data

   <b>#define</b> <b>BCM2835_SPI0_DC</b>   <b>0x0014</b>
       SPI DMA DREQ Controls

   <b>#define</b> <b>BCM2835_SPI0_DLEN</b>   <b>0x000c</b>
       SPI Master Data Length

   <b>#define</b> <b>BCM2835_SPI0_FIFO</b>   <b>0x0004</b>
       SPI Master TX and RX FIFOs

   <b>#define</b> <b>BCM2835_SPI0_LTOH</b>   <b>0x0010</b>
       SPI LOSSI mode TOH

   <b>#define</b> <b>BCM2835_SPI1_BASE</b>   <b>0x215080</b>
       Base Address of the AUX_SPI1 registers

   <b>#define</b> <b>BCM2835_SPI2_BASE</b>   <b>0x2150C0</b>
       Base Address of the AUX_SPI2 registers

   <b>#define</b> <b>BCM2835_ST_BASE</b>   <b>0x3000</b>
       Offsets for the bases of various peripherals within the peripherals block / Base Address of the System
       Timer registers

   <b>#define</b> <b>BCM2835_ST_CHI</b>   <b>0x0008</b>
       System Timer Counter Upper 32 bits

   <b>#define</b> <b>BCM2835_ST_CLO</b>   <b>0x0004</b>
       System Timer Counter Lower 32 bits

   <b>#define</b> <b>BCM2835_ST_CS</b>   <b>0x0000</b>
       System Timer Control/Status

   <b>#define</b> <b>BMC2835_RPI2_DT_FILENAME</b>   <b>'/proc/device-tree/soc/ranges'</b>
       On all recent OSs, the base of the peripherals is read from a <a href="file:/proc">/proc</a> file

   <b>#define</b> <b>HIGH</b>   <b>0x1</b>
       This means pin HIGH, true, 3.3volts on a pin.

   <b>#define</b> <b>LOW</b>   <b>0x0</b>
       This means pin LOW, false, 0volts on a pin.

   <b>#define</b> <b>MIN(a,</b> <b>b)</b>   <b>(a</b> <b>&lt;</b> <b>b</b> <b>?</b> <b>a</b> <b>:</b> <b>b)</b>
       Return the minimum of 2 numbers

</pre><h4><b>Enumeration</b> <b>Type</b> <b>Documentation</b></h4><pre>
   <b>enum</b> <b>bcm2835FunctionSelect</b>
       bcm2835PortFunction Port function select modes for <b>bcm2835_gpio_fsel()</b>

       <b>Enumerator</b>

       <u>BCM2835_GPIO_FSEL_INPT</u>
              Input 0b000

       <u>BCM2835_GPIO_FSEL_OUTP</u>
              Output 0b001

       <u>BCM2835_GPIO_FSEL_ALT0</u>
              Alternate function 0 0b100

       <u>BCM2835_GPIO_FSEL_ALT1</u>
              Alternate function 1 0b101

       <u>BCM2835_GPIO_FSEL_ALT2</u>
              Alternate function 2 0b110,

       <u>BCM2835_GPIO_FSEL_ALT3</u>
              Alternate function 3 0b111

       <u>BCM2835_GPIO_FSEL_ALT4</u>
              Alternate function 4 0b011

       <u>BCM2835_GPIO_FSEL_ALT5</u>
              Alternate function 5 0b010

       <u>BCM2835_GPIO_FSEL_MASK</u>
              Function select bits mask 0b111

   <b>enum</b> <b>bcm2835I2CClockDivider</b>
       bcm2835I2CClockDivider  Specifies the divider used to generate the I2C clock from the system clock. Clock
       divided is based on nominal base clock rate of 250MHz

       <b>Enumerator</b>

       <u>BCM2835_I2C_CLOCK_DIVIDER_2500</u>
              2500 = 10us = 100 kHz

       <u>BCM2835_I2C_CLOCK_DIVIDER_626</u>
              622 = 2.504us = 399.3610 kHz

       <u>BCM2835_I2C_CLOCK_DIVIDER_150</u>
              150 = 60ns = 1.666 MHz (default at reset)

       <u>BCM2835_I2C_CLOCK_DIVIDER_148</u>
              148 = 59ns = 1.689 MHz

   <b>enum</b> <b>bcm2835I2CReasonCodes</b>
       bcm2835I2CReasonCodes  Specifies  the  reason  codes  for  the  bcm2835_i2c_write  and   bcm2835_i2c_read
       functions.

       <b>Enumerator</b>

       <u>BCM2835_I2C_REASON_OK</u>
              Success

       <u>BCM2835_I2C_REASON_ERROR_NACK</u>
              Received a NACK

       <u>BCM2835_I2C_REASON_ERROR_CLKT</u>
              Received Clock Stretch Timeout

       <u>BCM2835_I2C_REASON_ERROR_DATA</u>
              Not all data is sent / received

       <u>BCM2835_I2C_REASON_ERROR_TIMEOUT</u>
              Time out occurred during sending

   <b>enum</b> <b>bcm2835PadGroup</b>
       bcm2835PadGroup Pad group specification for <b>bcm2835_gpio_pad()</b>

       <b>Enumerator</b>

       <u>BCM2835_PAD_GROUP_GPIO_0_27</u>
              Pad group for GPIO pads 0 to 27

       <u>BCM2835_PAD_GROUP_GPIO_28_45</u>
              Pad group for GPIO pads 28 to 45

       <u>BCM2835_PAD_GROUP_GPIO_46_53</u>
              Pad group for GPIO pads 46 to 53

   <b>enum</b> <b>bcm2835PUDControl</b>
       bcm2835PUDControl Pullup/Pulldown defines for <b>bcm2835_gpio_pud()</b>

       <b>Enumerator</b>

       <u>BCM2835_GPIO_PUD_OFF</u>
              Off ? disable pull-up/down 0b00

       <u>BCM2835_GPIO_PUD_DOWN</u>
              Enable Pull Down control 0b01

       <u>BCM2835_GPIO_PUD_UP</u>
              Enable Pull Up control 0b10

   <b>enum</b> <b>bcm2835RegisterBase</b>
       bcm2835RegisterBase Register bases for <b>bcm2835_regbase()</b>

       <b>Enumerator</b>

       <u>BCM2835_REGBASE_ST</u>
              Base of the ST (System Timer) registers.

       <u>BCM2835_REGBASE_GPIO</u>
              Base of the GPIO registers.

       <u>BCM2835_REGBASE_PWM</u>
              Base of the PWM registers.

       <u>BCM2835_REGBASE_CLK</u>
              Base of the CLK registers.

       <u>BCM2835_REGBASE_PADS</u>
              Base of the PADS registers.

       <u>BCM2835_REGBASE_SPI0</u>
              Base of the SPI0 registers.

       <u>BCM2835_REGBASE_BSC0</u>
              Base of the BSC0 registers.

       <u>BCM2835_REGBASE_BSC1</u>
              Base of the BSC1 registers.

       <u>BCM2835_REGBASE_AUX</u>
              Base of the AUX registers.

       <u>BCM2835_REGBASE_SPI1</u>
              Base of the SPI1 registers.

       <u>BCM2835_REGBASE_SMI</u>
              Base of the SMI registers.

   <b>enum</b> <b>bcm2835SPIBitOrder</b>
       bcm2835SPIBitOrder SPI Bit order Specifies the SPI data bit ordering for <b>bcm2835_spi_setBitOrder()</b>

       <b>Enumerator</b>

       <u>BCM2835_SPI_BIT_ORDER_LSBFIRST</u>
              LSB First

       <u>BCM2835_SPI_BIT_ORDER_MSBFIRST</u>
              MSB First

   <b>enum</b> <b>bcm2835SPIChipSelect</b>
       bcm2835SPIChipSelect Specify the SPI chip select pin(s)

       <b>Enumerator</b>

       <u>BCM2835_SPI_CS0</u>
              Chip Select 0

       <u>BCM2835_SPI_CS1</u>
              Chip Select 1

       <u>BCM2835_SPI_CS2</u>
              Chip Select 2 (ie pins CS1 and CS2 are asserted)

       <u>BCM2835_SPI_CS_NONE</u>
              No CS, control it yourself

   <b>enum</b> <b>bcm2835SPIClockDivider</b>
       bcm2835SPIClockDivider  Specifies  the  divider  used  to  generate  the SPI clock from the system clock.
       Figures below give the divider, clock period and clock frequency. Clock divided is based on nominal  core
       clock  rate  of  250MHz  on  RPi1  and  RPi2,  and  400MHz  on RPi3. It is reported that (contrary to the
       documentation) any even divider may used. The frequencies shown for each divider have been  confirmed  by
       measurement  on  RPi1 and RPi2. The system clock frequency on RPi3 is different, so the frequency you get
       from a given divider will be different. See comments in 'SPI Pins' for  information  about  reliable  SPI
       speeds. Note: it is possible to change the core clock rate of the RPi 3 back to 250MHz, by putting

       core_freq=250

        in the config.txt

       <b>Enumerator</b>

       <u>BCM2835_SPI_CLOCK_DIVIDER_65536</u>
              65536 = 3.814697260kHz on Rpi2, 6.1035156kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_32768</u>
              32768 = 7.629394531kHz on Rpi2, 12.20703125kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_16384</u>
              16384 = 15.25878906kHz on Rpi2, 24.4140625kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_8192</u>
              8192 = 30.51757813kHz on Rpi2, 48.828125kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_4096</u>
              4096 = 61.03515625kHz on Rpi2, 97.65625kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_2048</u>
              2048 = 122.0703125kHz on Rpi2, 195.3125kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_1024</u>
              1024 = 244.140625kHz on Rpi2, 390.625kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_512</u>
              512 = 488.28125kHz on Rpi2, 781.25kHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_256</u>
              256 = 976.5625kHz on Rpi2, 1.5625MHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_128</u>
              128 = 1.953125MHz on Rpi2, 3.125MHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_64</u>
              64 = 3.90625MHz on Rpi2, 6.250MHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_32</u>
              32 = 7.8125MHz on Rpi2, 12.5MHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_16</u>
              16 = 15.625MHz on Rpi2, 25MHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_8</u>
              8 = 31.25MHz on Rpi2, 50MHz on RPI3

       <u>BCM2835_SPI_CLOCK_DIVIDER_4</u>
              4 = 62.5MHz on Rpi2, 100MHz on RPI3. Dont expect this speed to work reliably.

       <u>BCM2835_SPI_CLOCK_DIVIDER_2</u>
              2 = 125MHz on Rpi2, 200MHz on RPI3, fastest you can get. Dont expect this speed to work reliably.

       <u>BCM2835_SPI_CLOCK_DIVIDER_1</u>
              1 = 3.814697260kHz on Rpi2, 6.1035156kHz on RPI3, same as 0/65536

   <b>enum</b> <b>bcm2835SPIMode</b>
       SPI Data mode Specify the SPI data mode to be passed to <b>bcm2835_spi_setDataMode()</b>

       <b>Enumerator</b>

       <u>BCM2835_SPI_MODE0</u>
              CPOL = 0, CPHA = 0

       <u>BCM2835_SPI_MODE1</u>
              CPOL = 0, CPHA = 1

       <u>BCM2835_SPI_MODE2</u>
              CPOL = 1, CPHA = 0

       <u>BCM2835_SPI_MODE3</u>
              CPOL = 1, CPHA = 1

   <b>enum</b> <b>RPiGPIOPin</b>
       GPIO  Pin  Numbers.  Here we define Raspberry Pin GPIO pins on P1 in terms of the underlying BCM GPIO pin
       numbers. These can be passed as a pin number to any function requiring a pin. Not all pins on the RPi  26
       bin  IDE plug are connected to GPIO pins and some can adopt an alternate function. RPi version 2 has some
       slightly different pinouts, and these are values RPI_V2_*. RPi B+ has yet differnet pinouts and these are
       defined in RPI_BPLUS_*. At bootup, pins 8 and 10 are set to UART0_TXD, UART0_RXD (ie the  alt0  function)
       respectively  When SPI0 is in use (ie after <b>bcm2835_spi_begin()</b>), SPI0 pins are dedicated to SPI and cant
       be controlled independently. If you are using the RPi Compute Module, just use the GPIO number: there  is
       no need to use one of these symbolic names

       <b>Enumerator</b>

       <u>RPI_GPIO_P1_03</u>
              Version 1, Pin P1-03

       <u>RPI_GPIO_P1_05</u>
              Version 1, Pin P1-05

       <u>RPI_GPIO_P1_07</u>
              Version 1, Pin P1-07

       <u>RPI_GPIO_P1_08</u>
              Version 1, Pin P1-08, defaults to alt function 0 UART0_TXD

       <u>RPI_GPIO_P1_10</u>
              Version 1, Pin P1-10, defaults to alt function 0 UART0_RXD

       <u>RPI_GPIO_P1_11</u>
              Version 1, Pin P1-11

       <u>RPI_GPIO_P1_12</u>
              Version 1, Pin P1-12, can be PWM channel 0 in ALT FUN 5

       <u>RPI_GPIO_P1_13</u>
              Version 1, Pin P1-13

       <u>RPI_GPIO_P1_15</u>
              Version 1, Pin P1-15

       <u>RPI_GPIO_P1_16</u>
              Version 1, Pin P1-16

       <u>RPI_GPIO_P1_18</u>
              Version 1, Pin P1-18

       <u>RPI_GPIO_P1_19</u>
              Version 1, Pin P1-19, MOSI when SPI0 in use

       <u>RPI_GPIO_P1_21</u>
              Version 1, Pin P1-21, MISO when SPI0 in use

       <u>RPI_GPIO_P1_22</u>
              Version 1, Pin P1-22

       <u>RPI_GPIO_P1_23</u>
              Version 1, Pin P1-23, CLK when SPI0 in use

       <u>RPI_GPIO_P1_24</u>
              Version 1, Pin P1-24, CE0 when SPI0 in use

       <u>RPI_GPIO_P1_26</u>
              Version 1, Pin P1-26, CE1 when SPI0 in use

       <u>RPI_V2_GPIO_P1_03</u>
              Version 2, Pin P1-03

       <u>RPI_V2_GPIO_P1_05</u>
              Version 2, Pin P1-05

       <u>RPI_V2_GPIO_P1_07</u>
              Version 2, Pin P1-07

       <u>RPI_V2_GPIO_P1_08</u>
              Version 2, Pin P1-08, defaults to alt function 0 UART0_TXD

       <u>RPI_V2_GPIO_P1_10</u>
              Version 2, Pin P1-10, defaults to alt function 0 UART0_RXD

       <u>RPI_V2_GPIO_P1_11</u>
              Version 2, Pin P1-11

       <u>RPI_V2_GPIO_P1_12</u>
              Version 2, Pin P1-12, can be PWM channel 0 in ALT FUN 5

       <u>RPI_V2_GPIO_P1_13</u>
              Version 2, Pin P1-13

       <u>RPI_V2_GPIO_P1_15</u>
              Version 2, Pin P1-15

       <u>RPI_V2_GPIO_P1_16</u>
              Version 2, Pin P1-16

       <u>RPI_V2_GPIO_P1_18</u>
              Version 2, Pin P1-18

       <u>RPI_V2_GPIO_P1_19</u>
              Version 2, Pin P1-19, MOSI when SPI0 in use

       <u>RPI_V2_GPIO_P1_21</u>
              Version 2, Pin P1-21, MISO when SPI0 in use

       <u>RPI_V2_GPIO_P1_22</u>
              Version 2, Pin P1-22

       <u>RPI_V2_GPIO_P1_23</u>
              Version 2, Pin P1-23, CLK when SPI0 in use

       <u>RPI_V2_GPIO_P1_24</u>
              Version 2, Pin P1-24, CE0 when SPI0 in use

       <u>RPI_V2_GPIO_P1_26</u>
              Version 2, Pin P1-26, CE1 when SPI0 in use

       <u>RPI_V2_GPIO_P1_29</u>
              Version 2, Pin P1-29

       <u>RPI_V2_GPIO_P1_31</u>
              Version 2, Pin P1-31

       <u>RPI_V2_GPIO_P1_32</u>
              Version 2, Pin P1-32

       <u>RPI_V2_GPIO_P1_33</u>
              Version 2, Pin P1-33

       <u>RPI_V2_GPIO_P1_35</u>
              Version 2, Pin P1-35, can be PWM channel 1 in ALT FUN 5

       <u>RPI_V2_GPIO_P1_36</u>
              Version 2, Pin P1-36

       <u>RPI_V2_GPIO_P1_37</u>
              Version 2, Pin P1-37

       <u>RPI_V2_GPIO_P1_38</u>
              Version 2, Pin P1-38

       <u>RPI_V2_GPIO_P1_40</u>
              Version 2, Pin P1-40

       <u>RPI_V2_GPIO_P5_03</u>
              Version 2, Pin P5-03

       <u>RPI_V2_GPIO_P5_04</u>
              Version 2, Pin P5-04

       <u>RPI_V2_GPIO_P5_05</u>
              Version 2, Pin P5-05

       <u>RPI_V2_GPIO_P5_06</u>
              Version 2, Pin P5-06

       <u>RPI_BPLUS_GPIO_J8_03</u>
              B+, Pin J8-03

       <u>RPI_BPLUS_GPIO_J8_05</u>
              B+, Pin J8-05

       <u>RPI_BPLUS_GPIO_J8_07</u>
              B+, Pin J8-07

       <u>RPI_BPLUS_GPIO_J8_08</u>
              B+, Pin J8-08, defaults to alt function 0 UART0_TXD

       <u>RPI_BPLUS_GPIO_J8_10</u>
              B+, Pin J8-10, defaults to alt function 0 UART0_RXD

       <u>RPI_BPLUS_GPIO_J8_11</u>
              B+, Pin J8-11

       <u>RPI_BPLUS_GPIO_J8_12</u>
              B+, Pin J8-12, can be PWM channel 0 in ALT FUN 5

       <u>RPI_BPLUS_GPIO_J8_13</u>
              B+, Pin J8-13

       <u>RPI_BPLUS_GPIO_J8_15</u>
              B+, Pin J8-15

       <u>RPI_BPLUS_GPIO_J8_16</u>
              B+, Pin J8-16

       <u>RPI_BPLUS_GPIO_J8_18</u>
              B+, Pin J8-18

       <u>RPI_BPLUS_GPIO_J8_19</u>
              B+, Pin J8-19, MOSI when SPI0 in use

       <u>RPI_BPLUS_GPIO_J8_21</u>
              B+, Pin J8-21, MISO when SPI0 in use

       <u>RPI_BPLUS_GPIO_J8_22</u>
              B+, Pin J8-22

       <u>RPI_BPLUS_GPIO_J8_23</u>
              B+, Pin J8-23, CLK when SPI0 in use

       <u>RPI_BPLUS_GPIO_J8_24</u>
              B+, Pin J8-24, CE0 when SPI0 in use

       <u>RPI_BPLUS_GPIO_J8_26</u>
              B+, Pin J8-26, CE1 when SPI0 in use

       <u>RPI_BPLUS_GPIO_J8_29</u>
              B+, Pin J8-29,

       <u>RPI_BPLUS_GPIO_J8_31</u>
              B+, Pin J8-31,

       <u>RPI_BPLUS_GPIO_J8_32</u>
              B+, Pin J8-32,

       <u>RPI_BPLUS_GPIO_J8_33</u>
              B+, Pin J8-33,

       <u>RPI_BPLUS_GPIO_J8_35</u>
              B+, Pin J8-35, can be PWM channel 1 in ALT FUN 5

       <u>RPI_BPLUS_GPIO_J8_36</u>
              B+, Pin J8-36,

       <u>RPI_BPLUS_GPIO_J8_37</u>
              B+, Pin J8-37,

       <u>RPI_BPLUS_GPIO_J8_38</u>
              B+, Pin J8-38,

       <u>RPI_BPLUS_GPIO_J8_40</u>
              B+, Pin J8-40,

</pre><h4><b>Variable</b> <b>Documentation</b></h4><pre>
   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_aux</b> <b>[extern]</b>
       Base of the AUX registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_bsc0</b> <b>[extern]</b>
       Base of the BSC0 registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_bsc1</b> <b>[extern]</b>
       Base of the BSC1 registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_clk</b> <b>[extern]</b>
       Base of the CLK registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_gpio</b> <b>[extern]</b>
       Base of the GPIO registers. Available after bcm2835_init has been called

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_pads</b> <b>[extern]</b>
       Base of the PADS registers. Available after bcm2835_init has been called (as root)

   <b>uint32_t*</b> <b>bcm2835_peripherals</b> <b>[extern]</b>
       Virtual memory address of the mapped peripherals block

   <b>off_t</b> <b>bcm2835_peripherals_base</b> <b>[extern]</b>
       Physical address and size of the peripherals block May be overridden on RPi2

   <b>size_t</b> <b>bcm2835_peripherals_size</b> <b>[extern]</b>
       Size of the peripherals block to be mapped

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_pwm</b> <b>[extern]</b>
       Base of the PWM registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_smi</b> <b>[extern]</b>
       Base of SMI registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_spi0</b> <b>[extern]</b>
       Base of the SPI0 registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_spi1</b> <b>[extern]</b>
       Base of the SPI1 registers. Available after bcm2835_init has been called (as root)

   <b>volatile</b> <b>uint32_t*</b> <b>bcm2835_st</b> <b>[extern]</b>
       Base of the ST (System Timer) registers. Available after bcm2835_init has been called (as root)

</pre><h4><b>Author</b></h4><pre>
       Generated automatically by Doxygen for bcm2835 from the source code.

bcm2835                                           Version 1.75                                      <u><a href="../man3/constants.3.html">constants</a></u>(3)
</pre>
 </div>
</div></section>
</div>
</body>
</html>