<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2022.1.0.52.3" title="openht_fpga" device="LIFCL-40-9BG400C" performance_grade="9_High-Performance_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="openht_fpga_top" top="openht_fpga_top"/>
        <Source name="../../hdl/openht_fpga_top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="openht_fpga_top"/>
        </Source>
        <Source name="../../hdl/openht_fpga_types.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../hdl/i2s_source.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../ip/clock_pll/clock_pll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../../phys/lifcl-40-evn/openht_fpga.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="openht_fpga1.sty"/>
</RadiantProject>
