# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/new/DAC_Array_Tester.xdc

# IP: ip/Triangle_ROM/Triangle_ROM.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Triangle_ROM || ORIG_REF_NAME==Triangle_ROM} -quiet] -quiet

# IP: ip/Saw_ROM/Saw_ROM.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Saw_ROM || ORIG_REF_NAME==Saw_ROM} -quiet] -quiet

# IP: ip/Sine_ROM/Sine_ROM.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==Sine_ROM || ORIG_REF_NAME==Sine_ROM} -quiet] -quiet

# IP: ip/clk_wiz_0/clk_wiz_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==clk_wiz_0 || ORIG_REF_NAME==clk_wiz_0} -quiet] -quiet
