<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>First: TIM Extended Remapping</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">First
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">TIM Extended Remapping<div class="ingroups"><a class="el" href="group___s_t_m32_l4xx___h_a_l___driver.html">STM32L4xx_HAL_Driver</a> &raquo; <a class="el" href="group___t_i_m_ex.html">TIMEx</a> &raquo; <a class="el" href="group___t_i_m_ex___exported___constants.html">TIM Extended Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for TIM Extended Remapping:</div>
<div class="dyncontent">
<div class="center"><img src="group___t_i_m_ex___remap.png" border="0" usemap="#group______t__i__m__ex______remap" alt=""/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae75587fbc90e0c2b17273d0a9f2ad05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gae75587fbc90e0c2b17273d0a9f2ad05c">TIM_TIM1_ETR_ADC1_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae75587fbc90e0c2b17273d0a9f2ad05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaa5a7accd83b70cbaf790bd26fd8e4538">TIM_TIM1_ETR_ADC1_AWD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">TIM1_OR1_ETR_ADC1_RMP_0</a></td></tr>
<tr class="separator:gaa5a7accd83b70cbaf790bd26fd8e4538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee5007933efeaae07c745062ffc2776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga4ee5007933efeaae07c745062ffc2776">TIM_TIM1_ETR_ADC1_AWD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">TIM1_OR1_ETR_ADC1_RMP_1</a></td></tr>
<tr class="separator:ga4ee5007933efeaae07c745062ffc2776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga6a448a71300d1f8f81e6eb0dcc31f15a">TIM_TIM1_ETR_ADC1_AWD3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">TIM1_OR1_ETR_ADC1_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">TIM1_OR1_ETR_ADC1_RMP_0</a>)</td></tr>
<tr class="separator:ga6a448a71300d1f8f81e6eb0dcc31f15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga4d3d7a7e977f98110d2833d2feb7236a">TIM_TIM1_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gabba4a562a6e0f83acf57807e50de0de4">TIM_TIM1_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001fc39f08ec583f846e9d2c43ccad24">TIM1_OR1_TI1_RMP</a></td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga5156e463b51b1a7d92e6d87c2be4563a">TIM_TIM1_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga2e3eb3f4f99db6c14b3ce91bebfe8d07">TIM_TIM1_ETR_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca3e052514c680e12126447d91e19545">TIM1_OR2_ETRSEL_0</a></td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5879b01ba620291663c931486d40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga47b5879b01ba620291663c931486d40c">TIM_TIM2_ITR1_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga47b5879b01ba620291663c931486d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fccb3e45c4107118ec4bd8ae45bd42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga8fccb3e45c4107118ec4bd8ae45bd42f">TIM_TIM2_ITR1_USB_SOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad5a77c7014fe88ebfc4a69d8ebbac">TIM2_OR1_ITR1_RMP</a></td></tr>
<tr class="separator:ga8fccb3e45c4107118ec4bd8ae45bd42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga05e1c800a3f8e7eb60b50f446cf321f7">TIM_TIM2_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga906f5f281fa8283e5574b5ec7cb95b62">TIM_TIM2_ETR_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e58f8120c28e0008b40fc2d19ebf2f">TIM2_OR1_ETR1_RMP</a></td></tr>
<tr class="separator:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga79a125bc7559dc01f8de056e19f11972">TIM_TIM2_ETR_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7ea71dea5786423b7988f01826f63a">TIM2_OR2_ETRSEL_0</a></td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga11cd0b8d94b5ab46488aa3f2c3769d1f">TIM_TIM2_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga10665a31da680e9c23ff66b4e9f85b1e">TIM_TIM2_TI4_COMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a></td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga203fd51591dbc76d09a12d1ca4e539a1">TIM_TIM15_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga203fd51591dbc76d09a12d1ca4e539a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaa4c2e53cddd14314fdebbd630ce8298d">TIM_TIM15_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa76bfd8c341575564a9dbf80be11b818">TIM15_OR1_TI1_RMP</a></td></tr>
<tr class="separator:gaa4c2e53cddd14314fdebbd630ce8298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e4df243cb5161ef41577b1e4eda287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga28e4df243cb5161ef41577b1e4eda287">TIM_TIM15_ENCODERMODE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga28e4df243cb5161ef41577b1e4eda287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cd332dff3d142d4c8e99ce5051cfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaa0cd332dff3d142d4c8e99ce5051cfc8">TIM_TIM15_ENCODERMODE_TIM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1926214375f168b36bed2031900c55d0">TIM15_OR1_ENCODER_MODE_0</a></td></tr>
<tr class="separator:gaa0cd332dff3d142d4c8e99ce5051cfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gaf4435f9a5d0eb16d1b2b1192ad004392">TIM_TIM16_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga671abe85f9feb1fcee7c2bf05e9245cd">TIM_TIM16_TI1_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a></td></tr>
<tr class="separator:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#gabff23fbb0cd0a7f09de517b0469038b0">TIM_TIM16_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a></td></tr>
<tr class="separator:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23533444072953152f7e9600db5437a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m_ex___remap.html#ga23533444072953152f7e9600db5437a6">TIM_TIM16_TI1_RTC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>)</td></tr>
<tr class="separator:ga23533444072953152f7e9600db5437a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga28e4df243cb5161ef41577b1e4eda287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e4df243cb5161ef41577b1e4eda287">&#9670;&nbsp;</a></span>TIM_TIM15_ENCODERMODE_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_ENCODERMODE_NONE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No redirection </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00162">162</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gaa0cd332dff3d142d4c8e99ce5051cfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0cd332dff3d142d4c8e99ce5051cfc8">&#9670;&nbsp;</a></span>TIM_TIM15_ENCODERMODE_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_ENCODERMODE_TIM2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1926214375f168b36bed2031900c55d0">TIM15_OR1_ENCODER_MODE_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00163">163</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga203fd51591dbc76d09a12d1ca4e539a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203fd51591dbc76d09a12d1ca4e539a1">&#9670;&nbsp;</a></span>TIM_TIM15_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM15 TI1 is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00160">160</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gaa4c2e53cddd14314fdebbd630ce8298d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c2e53cddd14314fdebbd630ce8298d">&#9670;&nbsp;</a></span>TIM_TIM15_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM15_TI1_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa76bfd8c341575564a9dbf80be11b818">TIM15_OR1_TI1_RMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM15 TI1 is connected to LSE </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00161">161</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gaf4435f9a5d0eb16d1b2b1192ad004392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4435f9a5d0eb16d1b2b1192ad004392">&#9670;&nbsp;</a></span>TIM_TIM16_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 TI1 is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00171">171</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gabff23fbb0cd0a7f09de517b0469038b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff23fbb0cd0a7f09de517b0469038b0">&#9670;&nbsp;</a></span>TIM_TIM16_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 TI1 is connected to LSE </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00173">173</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga671abe85f9feb1fcee7c2bf05e9245cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671abe85f9feb1fcee7c2bf05e9245cd">&#9670;&nbsp;</a></span>TIM_TIM16_TI1_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_LSI&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 TI1 is connected to LSI </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00172">172</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga23533444072953152f7e9600db5437a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23533444072953152f7e9600db5437a6">&#9670;&nbsp;</a></span>TIM_TIM16_TI1_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_RTC&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM16 TI1 is connected to RTC wakeup interrupt </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00174">174</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gaa5a7accd83b70cbaf790bd26fd8e4538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a7accd83b70cbaf790bd26fd8e4538">&#9670;&nbsp;</a></span>TIM_TIM1_ETR_ADC1_AWD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC1_AWD1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">TIM1_OR1_ETR_ADC1_RMP_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_ETR is connected to ADC1 AWD1 </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00090">90</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga4ee5007933efeaae07c745062ffc2776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ee5007933efeaae07c745062ffc2776">&#9670;&nbsp;</a></span>TIM_TIM1_ETR_ADC1_AWD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC1_AWD2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">TIM1_OR1_ETR_ADC1_RMP_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_ETR is connected to ADC1 AWD2 </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00091">91</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga6a448a71300d1f8f81e6eb0dcc31f15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a448a71300d1f8f81e6eb0dcc31f15a">&#9670;&nbsp;</a></span>TIM_TIM1_ETR_ADC1_AWD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC1_AWD3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gad8a0005b6512395f886a266b9c44f644">TIM1_OR1_ETR_ADC1_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabb672043f414e3b80af53f6e695d8a8f">TIM1_OR1_ETR_ADC1_RMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_ETR is connected to ADC1 AWD3 </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00092">92</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gae75587fbc90e0c2b17273d0a9f2ad05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75587fbc90e0c2b17273d0a9f2ad05c">&#9670;&nbsp;</a></span>TIM_TIM1_ETR_ADC1_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC1_NONE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_ETR is not connected to any AWD (analog watchdog) </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00089">89</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga2e3eb3f4f99db6c14b3ce91bebfe8d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3eb3f4f99db6c14b3ce91bebfe8d07">&#9670;&nbsp;</a></span>TIM_TIM1_ETR_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca3e052514c680e12126447d91e19545">TIM1_OR2_ETRSEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_ETR is connected to COMP1 output </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00102">102</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga5156e463b51b1a7d92e6d87c2be4563a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5156e463b51b1a7d92e6d87c2be4563a">&#9670;&nbsp;</a></span>TIM_TIM1_ETR_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1_ETR is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00101">101</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gabba4a562a6e0f83acf57807e50de0de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabba4a562a6e0f83acf57807e50de0de4">&#9670;&nbsp;</a></span>TIM_TIM1_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga001fc39f08ec583f846e9d2c43ccad24">TIM1_OR1_TI1_RMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 TI1 is connected to COMP1 </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00100">100</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga4d3d7a7e977f98110d2833d2feb7236a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3d7a7e977f98110d2833d2feb7236a">&#9670;&nbsp;</a></span>TIM_TIM1_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 TI1 is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00099">99</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga79a125bc7559dc01f8de056e19f11972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a125bc7559dc01f8de056e19f11972">&#9670;&nbsp;</a></span>TIM_TIM2_ETR_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7ea71dea5786423b7988f01826f63a">TIM2_OR2_ETRSEL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2_ETR is connected to COMP1 output </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00121">121</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga05e1c800a3f8e7eb60b50f446cf321f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e1c800a3f8e7eb60b50f446cf321f7">&#9670;&nbsp;</a></span>TIM_TIM2_ETR_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2_ETR is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00119">119</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga906f5f281fa8283e5574b5ec7cb95b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906f5f281fa8283e5574b5ec7cb95b62">&#9670;&nbsp;</a></span>TIM_TIM2_ETR_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e58f8120c28e0008b40fc2d19ebf2f">TIM2_OR1_ETR1_RMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2_ETR is connected to LSE </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00120">120</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga47b5879b01ba620291663c931486d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b5879b01ba620291663c931486d40c">&#9670;&nbsp;</a></span>TIM_TIM2_ITR1_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ITR1_NONE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No internal trigger on TIM2_ITR1 </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00115">115</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga8fccb3e45c4107118ec4bd8ae45bd42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fccb3e45c4107118ec4bd8ae45bd42f">&#9670;&nbsp;</a></span>TIM_TIM2_ITR1_USB_SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ITR1_USB_SOF&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93ad5a77c7014fe88ebfc4a69d8ebbac">TIM2_OR1_ITR1_RMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2_ITR1 is connected to USB SOF </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00116">116</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga10665a31da680e9c23ff66b4e9f85b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10665a31da680e9c23ff66b4e9f85b1e">&#9670;&nbsp;</a></span>TIM_TIM2_TI4_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_COMP1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2 TI4 is connected to COMP1 output </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00126">126</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga11cd0b8d94b5ab46488aa3f2c3769d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cd0b8d94b5ab46488aa3f2c3769d1f">&#9670;&nbsp;</a></span>TIM_TIM2_TI4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM2 TI4 is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html#l00125">125</a> of file <a class="el" href="stm32l4xx__hal__tim__ex_8h_source.html">stm32l4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
