Data_For_RDAFlowver5.0
	top level¯u
dbg_hub
LinkDesign_BlackboxesÛB
synthFileNamesJ
10DC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12EC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@C:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22EC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=C:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=C:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>C:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames71J
26DC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DC:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_VCOMP.vhdN
27HC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32EC:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_VPKG.vhdI
28CC:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
33:C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:
35C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.vD
29>C:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/MACC_MACRO.vF
34@C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv=
48C:/Xilinx/Vivado/2021.2/scripts/rt/data/internal_cells.v†
35ôc:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/ltlib_v1_0_vl_rfs.v®
40°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_i2x.vh3
5.C:/Xilinx/Vivado/2021.2/scripts/rt/data/BUFT.v®
36°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_ver.vh®
41°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_icn.vhF
6AC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd´
37§c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_lib_fn.vh≠
42¶c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ports.vhE
7@C:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhd†
38ôc:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/xsdbm_v3_0_vl_rfs.vØ
43®c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vhD
8?C:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdß
39†c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_in.vhß
44†c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs.vh∞
50©c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vhF
9AC:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd∞
45©c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vhØ
51®c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh¨
46•c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core.vh´
52§c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_map.vh´
47§c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ext.vhØ
53®c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh≥
48¨c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vhò
54ëc:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.v´
49§c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh´
60§c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/numeric_std.vhd´
55§c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd¶
61üc:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/textio.vhdØ
56®c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd®
62°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_p.vhd7
571C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd®
63°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_b.vhd®
58°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/std_1164.vhd®
64°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_p.vhd®
59°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/standard.vhd®
70°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_attr.vhd®
65°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_b.vhd®
66°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_arit.vhd®
67°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_unsi.vhd®
68°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_sign.vhd®
69°c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_misc.vhdY

synthStatsK
caseNotFullNoDefault

L11993
Mnullname
F38
O
next_stateƒ+
ElaboratedNamesForRQS™+
DSP_RAMK
3760129@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/CORE_ID_SEL_i} ⁄
49123329Õ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i__0} R
3321857G {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg0_i} ^
47276033R {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr0_i} ñ
34299907â {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} K
3878913@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/COMMAND_SEL_i} r
10227713f {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt0_i} g
47640577[ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd0_i} Q
3080193F {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter0_i} L
11280385@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT0_i} i
6819841^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count0_i} ñ
33366019â {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} v
9691137k {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O_i} i
47644673] {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i} l
47611905` {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i__2} i
7303169^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count0_i} K
11571201? {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC_i} d
6840321Y {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/cnt_is_zero_i} d
50221057X {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i} c
50216961W {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count0_i} û
21991427ë {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} 
blackBoxInfoå
synth_design
isIncremental0
Runtime1
Threads used4[
argsS-verilog_define default::[not_specified] -top  dbg_hub -part  xczu9eg-ffvb1156-2-e 
resynthPerc0.00
Cputime1
blackBoxPerc	-nan(ind)
	directive ú
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0ú
report_design_analysisÅ
cmdlineıreport_design_analysis -qor_summary -disable_device_warning -json c:/git/aes_engine/aes_offload/imp/vivado_2021.2/build/.Xil/Vivado-18284-EUL10-797V3J3/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/.Xil/Vivado-39264-EUL10-797V3J3/dcp0/dbg_hub_rda.json
RQS_Results