// Seed: 2207197914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_5 = 1'b0 ? (1 == id_3) == id_5 : id_3 < id_4;
  wire id_7;
  tri1 id_8 = 1;
  assign id_3 = 1'b0;
  module_0(
      id_3, id_6, id_6, id_6
  );
endmodule
