# Reading pref.tcl
# do R232i_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/MEM_WB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:34 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 22:30:35 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:35 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 22:30:35 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/hazard_detection_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:35 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/hazard_detection_unit.v 
# -- Compiling module hazard_detection_unit
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 22:30:35 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/EX_MEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:36 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 22:30:36 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:36 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v 
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# End time: 22:30:36 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:36 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v 
# -- Compiling module forward_unit
# 
# Top level modules:
# 	forward_unit
# End time: 22:30:36 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:36 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 22:30:36 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:36 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v 
# -- Compiling module BranchDecider
# 
# Top level modules:
# 	BranchDecider
# End time: 22:30:36 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ID_EX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:37 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 22:30:37 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:37 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v 
# -- Compiling module RV32i
# 
# Top level modules:
# 	RV32i
# End time: 22:30:37 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/IF_ID.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:37 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 22:30:37 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:37 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:30:37 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:37 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:30:38 on Oct 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:30:38 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v 
# -- Compiling module tb_RV32i
# 
# Top level modules:
# 	tb_RV32i
# End time: 22:30:38 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_RV32i
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_RV32i 
# Start time: 22:30:38 on Oct 13,2025
# Loading work.tb_RV32i
# Loading work.RV32i
# Loading work.PC
# Loading work.instruction_memory
# Loading work.IF_ID
# Loading work.control
# Loading work.hazard_detection_unit
# Loading work.register_bank
# Loading work.BranchDecider
# Loading work.ID_EX
# Loading work.forward_unit
# Loading work.ULA
# Loading work.EX_MEM
# Loading work.MEM_WB
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | PC=         0 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: 0000000 | rs1: 0 | rs2: 0 | rd: 0 | funct3: 0 | funct7: 0 | imm_gen: x
# IDEX --> rs1: 0 | rs2: 0 | rd: 0 | imm: 0 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=25000 | PC=         4 | Instruction=00000000101000000000000010010011
# IFID --> Opcode: 0010011 | rs1: 0 | rs2: 10 | rd: 1 | funct3: 0 | funct7: 0 | imm_gen: 0
# IDEX --> rs1: 0 | rs2: 0 | rd: 0 | imm: 0 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=35000 | PC=         8 | Instruction=00000000101000000000000100010011
# IFID --> Opcode: 0010011 | rs1: 0 | rs2: 10 | rd: 2 | funct3: 0 | funct7: 0 | imm_gen: 1010
# IDEX --> rs1: 0 | rs2: 10 | rd: 1 | imm: 10 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=45000 | PC=        12 | Instruction=00000000001000001000100001100011
# IFID --> Opcode: 1100011 | rs1: 1 | rs2: 2 | rd: 16 | funct3: 0 | funct7: 0 | imm_gen: 1010
# IDEX --> rs1: 0 | rs2: 10 | rd: 2 | imm: 10 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 0
# EXMEM --> rd: 1 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=55000 | PC=        28 | Instruction=00000001101000000000000010010011
# IFID --> Opcode: 0000000 | rs1: 0 | rs2: 0 | rd: 0 | funct3: 0 | funct7: 0 | imm_gen: 10000
# IDEX --> rs1: 1 | rs2: 2 | rd: 16 | imm: 16 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 1
# EXMEM --> rd: 2 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=65000 | PC=        32 | Instruction=10101011110011011110001100110111
# IFID --> Opcode: 0110111 | rs1: 27 | rs2: 28 | rd: 6 | funct3: 110 | funct7: 1010101 | imm_gen: 0
# IDEX --> rs1: 0 | rs2: 0 | rd: 0 | imm: 0 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 16 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=75000 | PC=        36 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 10101011110011011110000000000000
# IDEX --> rs1: 27 | rs2: 28 | rd: 6 | imm: 2882396160 | funct7: 1010101 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=85000 | PC=        40 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 6 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=95000 | PC=        44 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: x | ula_res: x | val_B: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=105000 | PC=        48 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: x | ula_res: x | val_B: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=115000 | PC=        52 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: x | ula_res: x | val_B: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# 
# --- Simulação Finalizada ---
# ** Note: $finish    : C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v(45)
#    Time: 120 ns  Iteration: 0  Instance: /tb_RV32i
# 1
# Break in Module tb_RV32i at C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v line 45
do R232i_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/MEM_WB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/hazard_detection_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/hazard_detection_unit.v 
# -- Compiling module hazard_detection_unit
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/EX_MEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v 
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v 
# -- Compiling module forward_unit
# 
# Top level modules:
# 	forward_unit
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:16 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 22:33:16 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/Branch Decider.v 
# -- Compiling module BranchDecider
# 
# Top level modules:
# 	BranchDecider
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ID_EX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/RV32i.v 
# -- Compiling module RV32i
# 
# Top level modules:
# 	RV32i
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/IF_ID.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim {C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:17 on Oct 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim" C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v 
# -- Compiling module tb_RV32i
# 
# Top level modules:
# 	tb_RV32i
# End time: 22:33:17 on Oct 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_RV32i
# End time: 22:33:19 on Oct 13,2025, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_RV32i 
# Start time: 22:33:19 on Oct 13,2025
# Loading work.tb_RV32i
# Loading work.RV32i
# Loading work.PC
# Loading work.instruction_memory
# Loading work.IF_ID
# Loading work.control
# Loading work.hazard_detection_unit
# Loading work.register_bank
# Loading work.BranchDecider
# Loading work.ID_EX
# Loading work.forward_unit
# Loading work.ULA
# Loading work.EX_MEM
# Loading work.MEM_WB
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time=0 | PC=         0 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: 0000000 | rs1: 0 | rs2: 0 | rd: 0 | funct3: 0 | funct7: 0 | imm_gen: x
# IDEX --> rs1: 0 | rs2: 0 | rd: 0 | imm: 0 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=25000 | PC=         4 | Instruction=00000000101000000000000010010011
# IFID --> Opcode: 0010011 | rs1: 0 | rs2: 10 | rd: 1 | funct3: 0 | funct7: 0 | imm_gen: 0
# IDEX --> rs1: 0 | rs2: 0 | rd: 0 | imm: 0 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=35000 | PC=         8 | Instruction=00000000101000000000000100010011
# IFID --> Opcode: 0010011 | rs1: 0 | rs2: 10 | rd: 2 | funct3: 0 | funct7: 0 | imm_gen: 1010
# IDEX --> rs1: 0 | rs2: 10 | rd: 1 | imm: 10 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=45000 | PC=        12 | Instruction=00000000001000001000100001100011
# IFID --> Opcode: 1100011 | rs1: 1 | rs2: 2 | rd: 16 | funct3: 0 | funct7: 0 | imm_gen: 1010
# IDEX --> rs1: 0 | rs2: 10 | rd: 2 | imm: 10 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 0
# EXMEM --> rd: 1 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=55000 | PC=        28 | Instruction=00000001101000000000000010010011
# IFID --> Opcode: 0000000 | rs1: 0 | rs2: 0 | rd: 0 | funct3: 0 | funct7: 0 | imm_gen: 10000
# IDEX --> rs1: 1 | rs2: 2 | rd: 16 | imm: 16 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 1
# EXMEM --> rd: 2 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=65000 | PC=        32 | Instruction=10101011110011011110001100110111
# IFID --> Opcode: 0110111 | rs1: 27 | rs2: 28 | rd: 6 | funct3: 110 | funct7: 1010101 | imm_gen: 0
# IDEX --> rs1: 0 | rs2: 0 | rd: 0 | imm: 0 | funct7: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 16 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=75000 | PC=        36 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 10101011110011011110000000000000
# IDEX --> rs1: 27 | rs2: 28 | rd: 6 | imm: 2882396160 | funct7: 1010101 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0 | mux_ula: 1 | ula_op: 0
# EXMEM --> rd: 0 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=85000 | PC=        40 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: 6 | ula_res: 0 | val_B: 0 | mem_rd: 0 | mem_wr: 0 | reg_wr: 1 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=95000 | PC=        44 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: x | ula_res: x | val_B: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=105000 | PC=        48 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: x | ula_res: x | val_B: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# Time=115000 | PC=        52 | Instruction=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# IFID --> Opcode: xxxxxxx | rs1: x | rs2: x | rd: x | funct3: x | funct7: x | imm_gen: 0
# IDEX --> rs1: x | rs2: x | rd: x | imm: 0 | funct7: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0 | mux_ula: 0 | ula_op: 0
# EXMEM --> rd: x | ula_res: x | val_B: x | mem_rd: 0 | mem_wr: 0 | reg_wr: 0 | mux_reg_wr: 0
# MEMWB --> 
# ===================================================================================================
# 
# 
# --- Simulação Finalizada ---
# ** Note: $finish    : C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v(45)
#    Time: 120 ns  Iteration: 0  Instance: /tb_RV32i
# 1
# Break in Module tb_RV32i at C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/simulation/modelsim/tb_RV32i.v line 45
# End time: 22:36:26 on Oct 13,2025, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
