#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep  6 10:13:49 2022
# Process ID: 23360
# Current directory: C:/Users/maxst/Mult_4bit/Mult_4bit.runs/synth_1
# Command line: vivado.exe -log module_adder_4BIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source module_adder_4BIT.tcl
# Log file: C:/Users/maxst/Mult_4bit/Mult_4bit.runs/synth_1/module_adder_4BIT.vds
# Journal file: C:/Users/maxst/Mult_4bit/Mult_4bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source module_adder_4BIT.tcl -notrace
Command: synth_design -top module_adder_4BIT -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 349.137 ; gain = 98.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_adder_4BIT' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:54]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and00' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:112]
INFO: [Synth 8-638] synthesizing module 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AND_GATE2to1' (1#1) [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:40]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and01' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:113]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and02' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:114]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and03' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:115]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and10' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:117]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and11' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:118]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and12' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:119]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and13' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:120]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and20' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:122]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and21' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:123]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and22' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:124]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and23' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:125]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and30' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:127]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and31' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:128]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and32' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:129]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'and33' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:130]
INFO: [Synth 8-3491] module 'BITCUATRO' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:34' bound to instance 'four1' of component 'BITCUATRO' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:132]
INFO: [Synth 8-638] synthesizing module 'BITCUATRO' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:51]
INFO: [Synth 8-3491] module 'FULL_ADDER' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:34' bound to instance 'uut' of component 'FULL_ADDER' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:70]
INFO: [Synth 8-638] synthesizing module 'FULL_ADDER' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:42]
INFO: [Synth 8-3491] module 'XOR_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/XOR_GATE2to1.vhd:34' bound to instance 'uut' of component 'XOR_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:68]
INFO: [Synth 8-638] synthesizing module 'XOR_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/XOR_GATE2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'XOR_GATE2to1' (2#1) [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/XOR_GATE2to1.vhd:40]
INFO: [Synth 8-3491] module 'XOR_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/XOR_GATE2to1.vhd:34' bound to instance 'uut1' of component 'XOR_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:69]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'uut2' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:70]
INFO: [Synth 8-3491] module 'AND_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/AND_GATE2to1.vhd:34' bound to instance 'uut3' of component 'AND_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:71]
INFO: [Synth 8-3491] module 'OR_GATE2to1' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/OR_GATE2to1.vhd:34' bound to instance 'uut4' of component 'OR_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OR_GATE2to1' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/OR_GATE2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE2to1' (3#1) [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/OR_GATE2to1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FULL_ADDER' (4#1) [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:42]
INFO: [Synth 8-3491] module 'FULL_ADDER' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:34' bound to instance 'uut1' of component 'FULL_ADDER' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:71]
INFO: [Synth 8-3491] module 'FULL_ADDER' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:34' bound to instance 'uut2' of component 'FULL_ADDER' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:72]
INFO: [Synth 8-3491] module 'FULL_ADDER' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/FULL_ADDER.vhd:34' bound to instance 'uut3' of component 'FULL_ADDER' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'BITCUATRO' (5#1) [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:51]
INFO: [Synth 8-3491] module 'BITCUATRO' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:34' bound to instance 'four2' of component 'BITCUATRO' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:134]
INFO: [Synth 8-3491] module 'BITCUATRO' declared at 'C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/BITCUATRO.vhd:34' bound to instance 'four3' of component 'BITCUATRO' [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'module_adder_4BIT' (6#1) [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/sources_1/new/module_adder_4BIT.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.000 ; gain = 154.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.000 ; gain = 154.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 405.000 ; gain = 154.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/maxst/Mult_4bit/Mult_4bit.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_adder_4BIT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_adder_4BIT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.648 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 759.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.648 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 759.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XOR_GATE2to1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 759.648 ; gain = 508.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    10|
|2     |LUT3 |     1|
|3     |LUT4 |     5|
|4     |LUT5 |     2|
|5     |LUT6 |    16|
|6     |IBUF |     9|
|7     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    51|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 759.867 ; gain = 154.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 759.867 ; gain = 509.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 770.734 ; gain = 519.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 770.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/maxst/Mult_4bit/Mult_4bit.runs/synth_1/module_adder_4BIT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file module_adder_4BIT_utilization_synth.rpt -pb module_adder_4BIT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 10:14:15 2022...
