/**
 * \file IfxGeth_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_GETH/V13.1.1.1.11
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Geth_Registers_Cfg Geth address
 * \ingroup IfxSfr_Geth_Registers
 * 
 * \defgroup IfxSfr_Geth_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Geth_Registers_Cfg
 *
 * \defgroup IfxSfr_Geth_Registers_Cfg_Geth0 2-GETH0
 * \ingroup IfxSfr_Geth_Registers_Cfg
 *
 *
 */
#ifndef IFXGETH_REG_H
#define IFXGETH_REG_H 1
/******************************************************************************/
#include "IfxGeth_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Geth_Registers_Cfg_BaseAddress
 * \{  */

/** \brief GETH object */
#define MODULE_GETH0 /*lint --e(923, 9078)*/ ((*(Ifx_GETH*)0xF9000000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Geth_Registers_Cfg_Geth0
 * \{  */
/** \brief 0,  */
#define GETH0_MEMORY ((void*)0xF9020000u)
#define GETH0_MEMORY_SIZE (0x10000u)

/** \brief 0, Clock control register */
#define GETH0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_CLC*)0xF9000000u)

/** \brief 8, Module identification register */
#define GETH0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ID*)0xF9000008u)

/** \brief C, Reset control register A */
#define GETH0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_RST_CTRLA*)0xF900000Cu)

/** \brief 10, Reset Control Register B */
#define GETH0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_RST_CTRLB*)0xF9000010u)

/** \brief 14, Reset status register */
#define GETH0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_RST_STAT*)0xF9000014u)

/** \brief 18, Clock control register for MAC */
#define GETH0_MACEN /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_MACEN*)0xF9000018u)

/** \brief 24, PROT register safe endinit */
#define GETH0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PROT*)0xF9000024u)

/** \brief 40, Write access enable register A */
#define GETH0_ACCENGLOBAL_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000040u)

/** \brief 44, Write access enable register B */
#define GETH0_ACCENGLOBAL_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000044u)

/** \brief 48, Read access enable register A */
#define GETH0_ACCENGLOBAL_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000048u)

/** \brief 4C, Read access enable register B */
#define GETH0_ACCENGLOBAL_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900004Cu)

/** \brief 50, VM access enable register */
#define GETH0_ACCENGLOBAL_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000050u)

/** \brief 54, PRS access enable register */
#define GETH0_ACCENGLOBAL_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000054u)

/** \brief 60, Write access enable register A */
#define GETH0_ACCENMAC0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000060u)

/** \brief 64, Write access enable register B */
#define GETH0_ACCENMAC0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000064u)

/** \brief 68, Read access enable register A */
#define GETH0_ACCENMAC0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000068u)

/** \brief 6C, Read access enable register B */
#define GETH0_ACCENMAC0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900006Cu)

/** \brief 70, VM access enable register */
#define GETH0_ACCENMAC0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000070u)

/** \brief 74, PRS access enable register */
#define GETH0_ACCENMAC0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000074u)

/** \brief 80, Write access enable register A */
#define GETH0_ACCENMAC1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000080u)

/** \brief 84, Write access enable register B */
#define GETH0_ACCENMAC1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000084u)

/** \brief 88, Read access enable register A */
#define GETH0_ACCENMAC1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000088u)

/** \brief 8C, Read access enable register B */
#define GETH0_ACCENMAC1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900008Cu)

/** \brief 90, VM access enable register */
#define GETH0_ACCENMAC1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000090u)

/** \brief 94, PRS access enable register */
#define GETH0_ACCENMAC1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000094u)

/** \brief A0, Write access enable register A */
#define GETH0_ACCENCH0_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF90000A0u)

/** \brief A4, Write access enable register B */
#define GETH0_ACCENCH0_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF90000A4u)

/** \brief A8, Read access enable register A */
#define GETH0_ACCENCH0_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF90000A8u)

/** \brief AC, Read access enable register B */
#define GETH0_ACCENCH0_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF90000ACu)

/** \brief B0, VM access enable register */
#define GETH0_ACCENCH0_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF90000B0u)

/** \brief B4, PRS access enable register */
#define GETH0_ACCENCH0_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF90000B4u)

/** \brief C0, Write access enable register A */
#define GETH0_ACCENCH1_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF90000C0u)

/** \brief C4, Write access enable register B */
#define GETH0_ACCENCH1_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF90000C4u)

/** \brief C8, Read access enable register A */
#define GETH0_ACCENCH1_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF90000C8u)

/** \brief CC, Read access enable register B */
#define GETH0_ACCENCH1_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF90000CCu)

/** \brief D0, VM access enable register */
#define GETH0_ACCENCH1_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF90000D0u)

/** \brief D4, PRS access enable register */
#define GETH0_ACCENCH1_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF90000D4u)

/** \brief E0, Write access enable register A */
#define GETH0_ACCENCH2_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF90000E0u)

/** \brief E4, Write access enable register B */
#define GETH0_ACCENCH2_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF90000E4u)

/** \brief E8, Read access enable register A */
#define GETH0_ACCENCH2_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF90000E8u)

/** \brief EC, Read access enable register B */
#define GETH0_ACCENCH2_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF90000ECu)

/** \brief F0, VM access enable register */
#define GETH0_ACCENCH2_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF90000F0u)

/** \brief F4, PRS access enable register */
#define GETH0_ACCENCH2_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF90000F4u)

/** \brief 100, Write access enable register A */
#define GETH0_ACCENCH3_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000100u)

/** \brief 104, Write access enable register B */
#define GETH0_ACCENCH3_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000104u)

/** \brief 108, Read access enable register A */
#define GETH0_ACCENCH3_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000108u)

/** \brief 10C, Read access enable register B */
#define GETH0_ACCENCH3_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900010Cu)

/** \brief 110, VM access enable register */
#define GETH0_ACCENCH3_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000110u)

/** \brief 114, PRS access enable register */
#define GETH0_ACCENCH3_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000114u)

/** \brief 120, Write access enable register A */
#define GETH0_ACCENCH4_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000120u)

/** \brief 124, Write access enable register B */
#define GETH0_ACCENCH4_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000124u)

/** \brief 128, Read access enable register A */
#define GETH0_ACCENCH4_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000128u)

/** \brief 12C, Read access enable register B */
#define GETH0_ACCENCH4_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900012Cu)

/** \brief 130, VM access enable register */
#define GETH0_ACCENCH4_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000130u)

/** \brief 134, PRS access enable register */
#define GETH0_ACCENCH4_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000134u)

/** \brief 140, Write access enable register A */
#define GETH0_ACCENCH5_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000140u)

/** \brief 144, Write access enable register B */
#define GETH0_ACCENCH5_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000144u)

/** \brief 148, Read access enable register A */
#define GETH0_ACCENCH5_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000148u)

/** \brief 14C, Read access enable register B */
#define GETH0_ACCENCH5_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900014Cu)

/** \brief 150, VM access enable register */
#define GETH0_ACCENCH5_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000150u)

/** \brief 154, PRS access enable register */
#define GETH0_ACCENCH5_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000154u)

/** \brief 160, Write access enable register A */
#define GETH0_ACCENCH6_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000160u)

/** \brief 164, Write access enable register B */
#define GETH0_ACCENCH6_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000164u)

/** \brief 168, Read access enable register A */
#define GETH0_ACCENCH6_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000168u)

/** \brief 16C, Read access enable register B */
#define GETH0_ACCENCH6_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900016Cu)

/** \brief 170, VM access enable register */
#define GETH0_ACCENCH6_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000170u)

/** \brief 174, PRS access enable register */
#define GETH0_ACCENCH6_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000174u)

/** \brief 180, Write access enable register A */
#define GETH0_ACCENCH7_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRA*)0xF9000180u)

/** \brief 184, Write access enable register B */
#define GETH0_ACCENCH7_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_WRB_SRI*)0xF9000184u)

/** \brief 188, Read access enable register A */
#define GETH0_ACCENCH7_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDA*)0xF9000188u)

/** \brief 18C, Read access enable register B */
#define GETH0_ACCENCH7_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_RDB_SRI*)0xF900018Cu)

/** \brief 190, VM access enable register */
#define GETH0_ACCENCH7_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_VM*)0xF9000190u)

/** \brief 194, PRS access enable register */
#define GETH0_ACCENCH7_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_ACCEN_PRS*)0xF9000194u)

/** \brief 0, MAC Tx Configuration */
#define GETH0_PORT0_CORE_MAC_TX_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION*)0xF9010000u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TX_CONFIGURATION */
#define GETH0_PORT0_MAC_TX_CONFIGURATION (GETH0_PORT0_CORE_MAC_TX_CONFIGURATION)

/** \brief 4, MAC Rx Configuration */
#define GETH0_PORT0_CORE_MAC_RX_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION*)0xF9010004u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RX_CONFIGURATION */
#define GETH0_PORT0_MAC_RX_CONFIGURATION (GETH0_PORT0_CORE_MAC_RX_CONFIGURATION)

/** \brief 8, MAC Packet Filter */
#define GETH0_PORT0_CORE_MAC_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER*)0xF9010008u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PACKET_FILTER */
#define GETH0_PORT0_MAC_PACKET_FILTER (GETH0_PORT0_CORE_MAC_PACKET_FILTER)

/** \brief C, MAC WD JB Timeout */
#define GETH0_PORT0_CORE_MAC_WD_JB_TIMEOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT*)0xF901000Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_WD_JB_TIMEOUT */
#define GETH0_PORT0_MAC_WD_JB_TIMEOUT (GETH0_PORT0_CORE_MAC_WD_JB_TIMEOUT)

/** \brief 50, MAC VLAN Tag Ctrl */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL*)0xF9010050u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_CTRL */
#define GETH0_PORT0_MAC_VLAN_TAG_CTRL (GETH0_PORT0_CORE_MAC_VLAN_TAG_CTRL)

/** \brief 54, MAC VLAN Tag Data */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_DATA */
#define GETH0_PORT0_MAC_VLAN_TAG_DATA (GETH0_PORT0_CORE_MAC_VLAN_TAG_DATA)

/** \brief 54, MAC VLAN Tag Filter0 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER0 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER0 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER0)

/** \brief 54, MAC VLAN Tag Filter1 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER1 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER1 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER1)

/** \brief 54, MAC VLAN Tag Filter2 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER2 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER2 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER2)

/** \brief 54, MAC VLAN Tag Filter3 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER3 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER3 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER3)

/** \brief 54, MAC VLAN Tag Filter4 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER4 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER4 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER4)

/** \brief 54, MAC VLAN Tag Filter5 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER5 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER5 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER5)

/** \brief 54, MAC VLAN Tag Filter6 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER6 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER6 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER6)

/** \brief 54, MAC VLAN Tag Filter7 */
#define GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7*)0xF9010054u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER7 */
#define GETH0_PORT0_MAC_VLAN_TAG_FILTER7 (GETH0_PORT0_CORE_MAC_VLAN_TAG_FILTER7)

/** \brief 58, MAC VLAN Hash Table */
#define GETH0_PORT0_CORE_MAC_VLAN_HASH_TABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE*)0xF9010058u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_HASH_TABLE */
#define GETH0_PORT0_MAC_VLAN_HASH_TABLE (GETH0_PORT0_CORE_MAC_VLAN_HASH_TABLE)

/** \brief 60, MAC VLAN Incl */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL */
#define GETH0_PORT0_MAC_VLAN_INCL (GETH0_PORT0_CORE_MAC_VLAN_INCL)

/** \brief 60, MAC VLAN Incl0 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL0 */
#define GETH0_PORT0_MAC_VLAN_INCL0 (GETH0_PORT0_CORE_MAC_VLAN_INCL0)

/** \brief 60, MAC VLAN Incl1 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL1 */
#define GETH0_PORT0_MAC_VLAN_INCL1 (GETH0_PORT0_CORE_MAC_VLAN_INCL1)

/** \brief 60, MAC VLAN Incl2 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL2 */
#define GETH0_PORT0_MAC_VLAN_INCL2 (GETH0_PORT0_CORE_MAC_VLAN_INCL2)

/** \brief 60, MAC VLAN Incl3 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL3 */
#define GETH0_PORT0_MAC_VLAN_INCL3 (GETH0_PORT0_CORE_MAC_VLAN_INCL3)

/** \brief 60, MAC VLAN Incl4 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL4 */
#define GETH0_PORT0_MAC_VLAN_INCL4 (GETH0_PORT0_CORE_MAC_VLAN_INCL4)

/** \brief 60, MAC VLAN Incl5 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL5 */
#define GETH0_PORT0_MAC_VLAN_INCL5 (GETH0_PORT0_CORE_MAC_VLAN_INCL5)

/** \brief 60, MAC VLAN Incl6 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL6 */
#define GETH0_PORT0_MAC_VLAN_INCL6 (GETH0_PORT0_CORE_MAC_VLAN_INCL6)

/** \brief 60, MAC VLAN Incl7 */
#define GETH0_PORT0_CORE_MAC_VLAN_INCL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7*)0xF9010060u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VLAN_INCL7 */
#define GETH0_PORT0_MAC_VLAN_INCL7 (GETH0_PORT0_CORE_MAC_VLAN_INCL7)

/** \brief 64, MAC Inner VLAN Incl */
#define GETH0_PORT0_CORE_MAC_INNER_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL*)0xF9010064u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_INNER_VLAN_INCL */
#define GETH0_PORT0_MAC_INNER_VLAN_INCL (GETH0_PORT0_CORE_MAC_INNER_VLAN_INCL)

/** \brief 6C, MAC Rx Eth Type Match */
#define GETH0_PORT0_CORE_MAC_RX_ETH_TYPE_MATCH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH*)0xF901006Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RX_ETH_TYPE_MATCH */
#define GETH0_PORT0_MAC_RX_ETH_TYPE_MATCH (GETH0_PORT0_CORE_MAC_RX_ETH_TYPE_MATCH)

/** \brief 70, MAC Q0 Tx Flow Ctrl */
#define GETH0_PORT0_CORE_MAC_Q0_TX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL*)0xF9010070u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_Q0_TX_FLOW_CTRL */
#define GETH0_PORT0_MAC_Q0_TX_FLOW_CTRL (GETH0_PORT0_CORE_MAC_Q0_TX_FLOW_CTRL)

/** \brief 90, MAC Rx Flow Ctrl */
#define GETH0_PORT0_CORE_MAC_RX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL*)0xF9010090u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RX_FLOW_CTRL */
#define GETH0_PORT0_MAC_RX_FLOW_CTRL (GETH0_PORT0_CORE_MAC_RX_FLOW_CTRL)

/** \brief 94, MAC RxQ Ctrl4 */
#define GETH0_PORT0_CORE_MAC_RXQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4*)0xF9010094u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RXQ_CTRL4 */
#define GETH0_PORT0_MAC_RXQ_CTRL4 (GETH0_PORT0_CORE_MAC_RXQ_CTRL4)

/** \brief 98, MAC RxQ Ctrl5 */
#define GETH0_PORT0_CORE_MAC_RXQ_CTRL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL5*)0xF9010098u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RXQ_CTRL5 */
#define GETH0_PORT0_MAC_RXQ_CTRL5 (GETH0_PORT0_CORE_MAC_RXQ_CTRL5)

/** \brief A0, MAC RxQ Ctrl0 */
#define GETH0_PORT0_CORE_MAC_RXQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0*)0xF90100A0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RXQ_CTRL0 */
#define GETH0_PORT0_MAC_RXQ_CTRL0 (GETH0_PORT0_CORE_MAC_RXQ_CTRL0)

/** \brief A4, MAC RxQ Ctrl1 */
#define GETH0_PORT0_CORE_MAC_RXQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1*)0xF90100A4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RXQ_CTRL1 */
#define GETH0_PORT0_MAC_RXQ_CTRL1 (GETH0_PORT0_CORE_MAC_RXQ_CTRL1)

/** \brief A8, MAC RxQ Ctrl2 */
#define GETH0_PORT0_CORE_MAC_RXQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2*)0xF90100A8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RXQ_CTRL2 */
#define GETH0_PORT0_MAC_RXQ_CTRL2 (GETH0_PORT0_CORE_MAC_RXQ_CTRL2)

/** \brief AC, MAC RxQ Ctrl3 */
#define GETH0_PORT0_CORE_MAC_RXQ_CTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3*)0xF90100ACu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RXQ_CTRL3 */
#define GETH0_PORT0_MAC_RXQ_CTRL3 (GETH0_PORT0_CORE_MAC_RXQ_CTRL3)

/** \brief B0, MAC Interrupt Status */
#define GETH0_PORT0_CORE_MAC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS*)0xF90100B0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_INTERRUPT_STATUS */
#define GETH0_PORT0_MAC_INTERRUPT_STATUS (GETH0_PORT0_CORE_MAC_INTERRUPT_STATUS)

/** \brief B4, MAC Interrupt Enable */
#define GETH0_PORT0_CORE_MAC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE*)0xF90100B4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_INTERRUPT_ENABLE */
#define GETH0_PORT0_MAC_INTERRUPT_ENABLE (GETH0_PORT0_CORE_MAC_INTERRUPT_ENABLE)

/** \brief B8, MAC Rx Tx Status */
#define GETH0_PORT0_CORE_MAC_RX_TX_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS*)0xF90100B8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RX_TX_STATUS */
#define GETH0_PORT0_MAC_RX_TX_STATUS (GETH0_PORT0_CORE_MAC_RX_TX_STATUS)

/** \brief C0, MAC PMT Control Status */
#define GETH0_PORT0_CORE_MAC_PMT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS*)0xF90100C0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PMT_CONTROL_STATUS */
#define GETH0_PORT0_MAC_PMT_CONTROL_STATUS (GETH0_PORT0_CORE_MAC_PMT_CONTROL_STATUS)

/** \brief C4, MAC RWK Packet Filter */
#define GETH0_PORT0_CORE_MAC_RWK_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RWK_PACKET_FILTER */
#define GETH0_PORT0_MAC_RWK_PACKET_FILTER (GETH0_PORT0_CORE_MAC_RWK_PACKET_FILTER)

/** \brief C4, RWK Filter0 1 CRC */
#define GETH0_PORT0_CORE_RWK_FILTER0_1_CRC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER0_1_CRC */
#define GETH0_PORT0_RWK_FILTER0_1_CRC (GETH0_PORT0_CORE_RWK_FILTER0_1_CRC)

/** \brief C4, RWK Filter0 3 Command */
#define GETH0_PORT0_CORE_RWK_FILTER0_3_COMMAND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER0_3_COMMAND */
#define GETH0_PORT0_RWK_FILTER0_3_COMMAND (GETH0_PORT0_CORE_RWK_FILTER0_3_COMMAND)

/** \brief C4, RWK Filter0 3 Offset */
#define GETH0_PORT0_CORE_RWK_FILTER0_3_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER0_3_OFFSET */
#define GETH0_PORT0_RWK_FILTER0_3_OFFSET (GETH0_PORT0_CORE_RWK_FILTER0_3_OFFSET)

/** \brief C4, RWK Filter0 Byte Mask */
#define GETH0_PORT0_CORE_RWK_FILTER0_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER0_BYTE_MASK */
#define GETH0_PORT0_RWK_FILTER0_BYTE_MASK (GETH0_PORT0_CORE_RWK_FILTER0_BYTE_MASK)

/** \brief C4, RWK Filter1 Byte Mask */
#define GETH0_PORT0_CORE_RWK_FILTER1_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER1_BYTE_MASK */
#define GETH0_PORT0_RWK_FILTER1_BYTE_MASK (GETH0_PORT0_CORE_RWK_FILTER1_BYTE_MASK)

/** \brief C4, RWK Filter2 3 CRC */
#define GETH0_PORT0_CORE_RWK_FILTER2_3_CRC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER2_3_CRC */
#define GETH0_PORT0_RWK_FILTER2_3_CRC (GETH0_PORT0_CORE_RWK_FILTER2_3_CRC)

/** \brief C4, RWK Filter2 Byte Mask */
#define GETH0_PORT0_CORE_RWK_FILTER2_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER2_BYTE_MASK */
#define GETH0_PORT0_RWK_FILTER2_BYTE_MASK (GETH0_PORT0_CORE_RWK_FILTER2_BYTE_MASK)

/** \brief C4, RWK Filter3 Byte Mask */
#define GETH0_PORT0_CORE_RWK_FILTER3_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK*)0xF90100C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RWK_FILTER3_BYTE_MASK */
#define GETH0_PORT0_RWK_FILTER3_BYTE_MASK (GETH0_PORT0_CORE_RWK_FILTER3_BYTE_MASK)

/** \brief D0, MAC LPI Control Status */
#define GETH0_PORT0_CORE_MAC_LPI_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS*)0xF90100D0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPI_CONTROL_STATUS */
#define GETH0_PORT0_MAC_LPI_CONTROL_STATUS (GETH0_PORT0_CORE_MAC_LPI_CONTROL_STATUS)

/** \brief D4, MAC LPI Timers Control */
#define GETH0_PORT0_CORE_MAC_LPI_TIMERS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL*)0xF90100D4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPI_TIMERS_CONTROL */
#define GETH0_PORT0_MAC_LPI_TIMERS_CONTROL (GETH0_PORT0_CORE_MAC_LPI_TIMERS_CONTROL)

/** \brief D8, MAC LPI Auto Entry Timer */
#define GETH0_PORT0_CORE_MAC_LPI_AUTO_ENTRY_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER*)0xF90100D8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPI_AUTO_ENTRY_TIMER */
#define GETH0_PORT0_MAC_LPI_AUTO_ENTRY_TIMER (GETH0_PORT0_CORE_MAC_LPI_AUTO_ENTRY_TIMER)

/** \brief DC, MAC 1US Tic Counter */
#define GETH0_PORT0_CORE_MAC_1US_TIC_COUNTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_1US_TIC_COUNTER*)0xF90100DCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_1US_TIC_COUNTER */
#define GETH0_PORT0_MAC_1US_TIC_COUNTER (GETH0_PORT0_CORE_MAC_1US_TIC_COUNTER)

/** \brief 110, MAC Version */
#define GETH0_PORT0_CORE_MAC_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VERSION*)0xF9010110u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VERSION */
#define GETH0_PORT0_MAC_VERSION (GETH0_PORT0_CORE_MAC_VERSION)

/** \brief 114, MAC Debug */
#define GETH0_PORT0_CORE_MAC_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DEBUG*)0xF9010114u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DEBUG */
#define GETH0_PORT0_MAC_DEBUG (GETH0_PORT0_CORE_MAC_DEBUG)

/** \brief 11C, MAC HW Feature0 */
#define GETH0_PORT0_CORE_MAC_HW_FEATURE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0*)0xF901011Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_HW_FEATURE0 */
#define GETH0_PORT0_MAC_HW_FEATURE0 (GETH0_PORT0_CORE_MAC_HW_FEATURE0)

/** \brief 120, MAC HW Feature1 */
#define GETH0_PORT0_CORE_MAC_HW_FEATURE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1*)0xF9010120u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_HW_FEATURE1 */
#define GETH0_PORT0_MAC_HW_FEATURE1 (GETH0_PORT0_CORE_MAC_HW_FEATURE1)

/** \brief 124, MAC HW Feature2 */
#define GETH0_PORT0_CORE_MAC_HW_FEATURE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2*)0xF9010124u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_HW_FEATURE2 */
#define GETH0_PORT0_MAC_HW_FEATURE2 (GETH0_PORT0_CORE_MAC_HW_FEATURE2)

/** \brief 128, MAC HW Feature3 */
#define GETH0_PORT0_CORE_MAC_HW_FEATURE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3*)0xF9010128u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_HW_FEATURE3 */
#define GETH0_PORT0_MAC_HW_FEATURE3 (GETH0_PORT0_CORE_MAC_HW_FEATURE3)

/** \brief 12C, MAC HW Feature4 */
#define GETH0_PORT0_CORE_MAC_HW_FEATURE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4*)0xF901012Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_HW_FEATURE4 */
#define GETH0_PORT0_MAC_HW_FEATURE4 (GETH0_PORT0_CORE_MAC_HW_FEATURE4)

/** \brief 140, MAC Extended Configuration */
#define GETH0_PORT0_CORE_MAC_EXTENDED_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION*)0xF9010140u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_EXTENDED_CONFIGURATION */
#define GETH0_PORT0_MAC_EXTENDED_CONFIGURATION (GETH0_PORT0_CORE_MAC_EXTENDED_CONFIGURATION)

/** \brief 144, MAC Ext Cfg1 */
#define GETH0_PORT0_CORE_MAC_EXT_CFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_EXT_CFG1*)0xF9010144u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_EXT_CFG1 */
#define GETH0_PORT0_MAC_EXT_CFG1 (GETH0_PORT0_CORE_MAC_EXT_CFG1)

/** \brief 150, MAC DPP FSM Interrupt Status */
#define GETH0_PORT0_CORE_MAC_DPP_FSM_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS*)0xF9010150u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPP_FSM_INTERRUPT_STATUS */
#define GETH0_PORT0_MAC_DPP_FSM_INTERRUPT_STATUS (GETH0_PORT0_CORE_MAC_DPP_FSM_INTERRUPT_STATUS)

/** \brief 154, MAC AXI SLV DPE Addr Status */
#define GETH0_PORT0_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS*)0xF9010154u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS */
#define GETH0_PORT0_MAC_AXI_SLV_DPE_ADDR_STATUS (GETH0_PORT0_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS)

/** \brief 158, MAC FSM Control */
#define GETH0_PORT0_CORE_MAC_FSM_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL*)0xF9010158u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FSM_CONTROL */
#define GETH0_PORT0_MAC_FSM_CONTROL (GETH0_PORT0_CORE_MAC_FSM_CONTROL)

/** \brief 15C, MAC FSM ACT Timer */
#define GETH0_PORT0_CORE_MAC_FSM_ACT_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER*)0xF901015Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FSM_ACT_TIMER */
#define GETH0_PORT0_MAC_FSM_ACT_TIMER (GETH0_PORT0_CORE_MAC_FSM_ACT_TIMER)

/** \brief 160, SNPS SCS REG1 */
#define GETH0_PORT0_CORE_SNPS_SCS_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_SNPS_SCS_REG1*)0xF9010160u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_SNPS_SCS_REG1 */
#define GETH0_PORT0_SNPS_SCS_REG1 (GETH0_PORT0_CORE_SNPS_SCS_REG1)

/** \brief 164, MAC SCSR Control */
#define GETH0_PORT0_CORE_MAC_SCSR_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL*)0xF9010164u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SCSR_CONTROL */
#define GETH0_PORT0_MAC_SCSR_CONTROL (GETH0_PORT0_CORE_MAC_SCSR_CONTROL)

/** \brief 168, MAC SCSR Parity Status */
#define GETH0_PORT0_CORE_MAC_SCSR_PARITY_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS*)0xF9010168u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SCSR_PARITY_STATUS */
#define GETH0_PORT0_MAC_SCSR_PARITY_STATUS (GETH0_PORT0_CORE_MAC_SCSR_PARITY_STATUS)

/** \brief 16C, MAC SCSR Parity Err Count */
#define GETH0_PORT0_CORE_MAC_SCSR_PARITY_ERR_COUNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT*)0xF901016Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SCSR_PARITY_ERR_COUNT */
#define GETH0_PORT0_MAC_SCSR_PARITY_ERR_COUNT (GETH0_PORT0_CORE_MAC_SCSR_PARITY_ERR_COUNT)

/** \brief 194, MAC Flex Hdr Cfg */
#define GETH0_PORT0_CORE_MAC_FLEX_HDR_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG*)0xF9010194u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FLEX_HDR_CFG */
#define GETH0_PORT0_MAC_FLEX_HDR_CFG (GETH0_PORT0_CORE_MAC_FLEX_HDR_CFG)

/** \brief 198, MAC Flex Hdr Low */
#define GETH0_PORT0_CORE_MAC_FLEX_HDR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_LOW*)0xF9010198u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FLEX_HDR_LOW */
#define GETH0_PORT0_MAC_FLEX_HDR_LOW (GETH0_PORT0_CORE_MAC_FLEX_HDR_LOW)

/** \brief 19C, MAC Flex Hdr High */
#define GETH0_PORT0_CORE_MAC_FLEX_HDR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH*)0xF901019Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FLEX_HDR_HIGH */
#define GETH0_PORT0_MAC_FLEX_HDR_HIGH (GETH0_PORT0_CORE_MAC_FLEX_HDR_HIGH)

/** \brief 200, MDIO Single Command Address */
#define GETH0_PORT0_CORE_MDIO_SINGLE_COMMAND_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS*)0xF9010200u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_SINGLE_COMMAND_ADDRESS */
#define GETH0_PORT0_MDIO_SINGLE_COMMAND_ADDRESS (GETH0_PORT0_CORE_MDIO_SINGLE_COMMAND_ADDRESS)

/** \brief 204, MDIO Single Command Control Data */
#define GETH0_PORT0_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA*)0xF9010204u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA */
#define GETH0_PORT0_MDIO_SINGLE_COMMAND_CONTROL_DATA (GETH0_PORT0_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA)

/** \brief 208, MDIO Continuous Write Address */
#define GETH0_PORT0_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS*)0xF9010208u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS */
#define GETH0_PORT0_MDIO_CONTINUOUS_WRITE_ADDRESS (GETH0_PORT0_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS)

/** \brief 20C, MDIO Continuous Write Data */
#define GETH0_PORT0_CORE_MDIO_CONTINUOUS_WRITE_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA*)0xF901020Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_CONTINUOUS_WRITE_DATA */
#define GETH0_PORT0_MDIO_CONTINUOUS_WRITE_DATA (GETH0_PORT0_CORE_MDIO_CONTINUOUS_WRITE_DATA)

/** \brief 210, MDIO Continuous Scan Port Enable */
#define GETH0_PORT0_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE*)0xF9010210u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE */
#define GETH0_PORT0_MDIO_CONTINUOUS_SCAN_PORT_ENABLE (GETH0_PORT0_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE)

/** \brief 214, MDIO Interrupt Status */
#define GETH0_PORT0_CORE_MDIO_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS*)0xF9010214u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_INTERRUPT_STATUS */
#define GETH0_PORT0_MDIO_INTERRUPT_STATUS (GETH0_PORT0_CORE_MDIO_INTERRUPT_STATUS)

/** \brief 218, MDIO Interrupt Enable */
#define GETH0_PORT0_CORE_MDIO_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE*)0xF9010218u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_INTERRUPT_ENABLE */
#define GETH0_PORT0_MDIO_INTERRUPT_ENABLE (GETH0_PORT0_CORE_MDIO_INTERRUPT_ENABLE)

/** \brief 21C, MDIO Port Connect Disconnect Status */
#define GETH0_PORT0_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS*)0xF901021Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS */
#define GETH0_PORT0_MDIO_PORT_CONNECT_DISCONNECT_STATUS (GETH0_PORT0_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS)

/** \brief 220, MDIO Clause 22 Port */
#define GETH0_PORT0_CORE_MDIO_CLAUSE_22_PORT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT*)0xF9010220u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_CLAUSE_22_PORT */
#define GETH0_PORT0_MDIO_CLAUSE_22_PORT (GETH0_PORT0_CORE_MDIO_CLAUSE_22_PORT)

/** \brief 224, MDIO Port Nx4 Indirect Control */
#define GETH0_PORT0_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL*)0xF9010224u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL */
#define GETH0_PORT0_MDIO_PORT_NX4_INDIRECT_CONTROL (GETH0_PORT0_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL)

/** \brief 230, MDIO PortNx4P0 Device In Use */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE*)0xF9010230u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE */
#define GETH0_PORT0_MDIO_PORTNX4P0_DEVICE_IN_USE (GETH0_PORT0_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE)

/** \brief 234, MDIO PortNx4P0 Link Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P0_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS*)0xF9010234u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P0_LINK_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P0_LINK_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P0_LINK_STATUS)

/** \brief 238, MDIO PortNx4P0 Alive Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P0_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS*)0xF9010238u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P0_ALIVE_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P0_ALIVE_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P0_ALIVE_STATUS)

/** \brief 240, MDIO PortNx4P1 Device In Use */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE*)0xF9010240u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE */
#define GETH0_PORT0_MDIO_PORTNX4P1_DEVICE_IN_USE (GETH0_PORT0_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE)

/** \brief 244, MDIO PortNx4P1 Link Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P1_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS*)0xF9010244u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P1_LINK_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P1_LINK_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P1_LINK_STATUS)

/** \brief 248, MDIO PortNx4P1 Alive Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P1_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS*)0xF9010248u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P1_ALIVE_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P1_ALIVE_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P1_ALIVE_STATUS)

/** \brief 250, MDIO PortNx4P2 Device In Use */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE*)0xF9010250u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE */
#define GETH0_PORT0_MDIO_PORTNX4P2_DEVICE_IN_USE (GETH0_PORT0_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE)

/** \brief 254, MDIO PortNx4P2 Link Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P2_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS*)0xF9010254u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P2_LINK_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P2_LINK_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P2_LINK_STATUS)

/** \brief 258, MDIO PortNx4P2 Alive Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P2_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS*)0xF9010258u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P2_ALIVE_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P2_ALIVE_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P2_ALIVE_STATUS)

/** \brief 260, MDIO PortNx4P3 Device In Use */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE*)0xF9010260u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE */
#define GETH0_PORT0_MDIO_PORTNX4P3_DEVICE_IN_USE (GETH0_PORT0_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE)

/** \brief 264, MDIO PortNx4P3 Link Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P3_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS*)0xF9010264u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P3_LINK_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P3_LINK_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P3_LINK_STATUS)

/** \brief 268, MDIO PortNx4P3 Alive Status */
#define GETH0_PORT0_CORE_MDIO_PORTNX4P3_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS*)0xF9010268u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MDIO_PORTNX4P3_ALIVE_STATUS */
#define GETH0_PORT0_MDIO_PORTNX4P3_ALIVE_STATUS (GETH0_PORT0_CORE_MDIO_PORTNX4P3_ALIVE_STATUS)

/** \brief 280, MAC FPE CTRL STS */
#define GETH0_PORT0_CORE_MAC_FPE_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS*)0xF9010280u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FPE_CTRL_STS */
#define GETH0_PORT0_MAC_FPE_CTRL_STS (GETH0_PORT0_CORE_MAC_FPE_CTRL_STS)

/** \brief 290, MAC CSR SW Ctrl */
#define GETH0_PORT0_CORE_MAC_CSR_SW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL*)0xF9010290u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_CSR_SW_CTRL */
#define GETH0_PORT0_MAC_CSR_SW_CTRL (GETH0_PORT0_CORE_MAC_CSR_SW_CTRL)

/** \brief 300, MAC Address0 High */
#define GETH0_PORT0_CORE_MACADDRESS0_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH*)0xF9010300u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS0_HIGH */
#define GETH0_PORT0_MAC_ADDRESS0_HIGH (GETH0_PORT0_CORE_MACADDRESS0_HIGH)

/** \brief 304, MAC Address0 Low */
#define GETH0_PORT0_CORE_MACADDRESS0_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS0_LOW*)0xF9010304u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS0_LOW */
#define GETH0_PORT0_MAC_ADDRESS0_LOW (GETH0_PORT0_CORE_MACADDRESS0_LOW)

/** \brief 308, MAC Address1 High */
#define GETH0_PORT0_CORE_MACADDRESS1_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH*)0xF9010308u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS1_HIGH */
#define GETH0_PORT0_MAC_ADDRESS1_HIGH (GETH0_PORT0_CORE_MACADDRESS1_HIGH)

/** \brief 30C, MAC Address1 Low */
#define GETH0_PORT0_CORE_MACADDRESS1_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS1_LOW*)0xF901030Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS1_LOW */
#define GETH0_PORT0_MAC_ADDRESS1_LOW (GETH0_PORT0_CORE_MACADDRESS1_LOW)

/** \brief 310, MAC Address2 High */
#define GETH0_PORT0_CORE_MACADDRESS2_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH*)0xF9010310u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS2_HIGH */
#define GETH0_PORT0_MAC_ADDRESS2_HIGH (GETH0_PORT0_CORE_MACADDRESS2_HIGH)

/** \brief 314, MAC Address2 Low */
#define GETH0_PORT0_CORE_MACADDRESS2_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS2_LOW*)0xF9010314u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS2_LOW */
#define GETH0_PORT0_MAC_ADDRESS2_LOW (GETH0_PORT0_CORE_MACADDRESS2_LOW)

/** \brief 318, MAC Address3 High */
#define GETH0_PORT0_CORE_MACADDRESS3_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH*)0xF9010318u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS3_HIGH */
#define GETH0_PORT0_MAC_ADDRESS3_HIGH (GETH0_PORT0_CORE_MACADDRESS3_HIGH)

/** \brief 31C, MAC Address3 Low */
#define GETH0_PORT0_CORE_MACADDRESS3_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS3_LOW*)0xF901031Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS3_LOW */
#define GETH0_PORT0_MAC_ADDRESS3_LOW (GETH0_PORT0_CORE_MACADDRESS3_LOW)

/** \brief 320, MAC Address4 High */
#define GETH0_PORT0_CORE_MACADDRESS4_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH*)0xF9010320u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS4_HIGH */
#define GETH0_PORT0_MAC_ADDRESS4_HIGH (GETH0_PORT0_CORE_MACADDRESS4_HIGH)

/** \brief 324, MAC Address4 Low */
#define GETH0_PORT0_CORE_MACADDRESS4_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS4_LOW*)0xF9010324u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS4_LOW */
#define GETH0_PORT0_MAC_ADDRESS4_LOW (GETH0_PORT0_CORE_MACADDRESS4_LOW)

/** \brief 328, MAC Address5 High */
#define GETH0_PORT0_CORE_MACADDRESS5_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH*)0xF9010328u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS5_HIGH */
#define GETH0_PORT0_MAC_ADDRESS5_HIGH (GETH0_PORT0_CORE_MACADDRESS5_HIGH)

/** \brief 32C, MAC Address5 Low */
#define GETH0_PORT0_CORE_MACADDRESS5_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS5_LOW*)0xF901032Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS5_LOW */
#define GETH0_PORT0_MAC_ADDRESS5_LOW (GETH0_PORT0_CORE_MACADDRESS5_LOW)

/** \brief 330, MAC Address6 High */
#define GETH0_PORT0_CORE_MACADDRESS6_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH*)0xF9010330u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS6_HIGH */
#define GETH0_PORT0_MAC_ADDRESS6_HIGH (GETH0_PORT0_CORE_MACADDRESS6_HIGH)

/** \brief 334, MAC Address6 Low */
#define GETH0_PORT0_CORE_MACADDRESS6_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS6_LOW*)0xF9010334u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS6_LOW */
#define GETH0_PORT0_MAC_ADDRESS6_LOW (GETH0_PORT0_CORE_MACADDRESS6_LOW)

/** \brief 338, MAC Address7 High */
#define GETH0_PORT0_CORE_MACADDRESS7_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH*)0xF9010338u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS7_HIGH */
#define GETH0_PORT0_MAC_ADDRESS7_HIGH (GETH0_PORT0_CORE_MACADDRESS7_HIGH)

/** \brief 33C, MAC Address7 Low */
#define GETH0_PORT0_CORE_MACADDRESS7_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS7_LOW*)0xF901033Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS7_LOW */
#define GETH0_PORT0_MAC_ADDRESS7_LOW (GETH0_PORT0_CORE_MACADDRESS7_LOW)

/** \brief 340, MAC Address8 High */
#define GETH0_PORT0_CORE_MACADDRESS8_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH*)0xF9010340u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS8_HIGH */
#define GETH0_PORT0_MAC_ADDRESS8_HIGH (GETH0_PORT0_CORE_MACADDRESS8_HIGH)

/** \brief 344, MAC Address8 Low */
#define GETH0_PORT0_CORE_MACADDRESS8_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS8_LOW*)0xF9010344u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS8_LOW */
#define GETH0_PORT0_MAC_ADDRESS8_LOW (GETH0_PORT0_CORE_MACADDRESS8_LOW)

/** \brief 348, MAC Address9 High */
#define GETH0_PORT0_CORE_MACADDRESS9_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH*)0xF9010348u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS9_HIGH */
#define GETH0_PORT0_MAC_ADDRESS9_HIGH (GETH0_PORT0_CORE_MACADDRESS9_HIGH)

/** \brief 34C, MAC Address9 Low */
#define GETH0_PORT0_CORE_MACADDRESS9_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS9_LOW*)0xF901034Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS9_LOW */
#define GETH0_PORT0_MAC_ADDRESS9_LOW (GETH0_PORT0_CORE_MACADDRESS9_LOW)

/** \brief 350, MAC Address10 High */
#define GETH0_PORT0_CORE_MACADDRESS10_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH*)0xF9010350u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS10_HIGH */
#define GETH0_PORT0_MAC_ADDRESS10_HIGH (GETH0_PORT0_CORE_MACADDRESS10_HIGH)

/** \brief 354, MAC Address10 Low */
#define GETH0_PORT0_CORE_MACADDRESS10_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS10_LOW*)0xF9010354u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS10_LOW */
#define GETH0_PORT0_MAC_ADDRESS10_LOW (GETH0_PORT0_CORE_MACADDRESS10_LOW)

/** \brief 358, MAC Address11 High */
#define GETH0_PORT0_CORE_MACADDRESS11_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH*)0xF9010358u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS11_HIGH */
#define GETH0_PORT0_MAC_ADDRESS11_HIGH (GETH0_PORT0_CORE_MACADDRESS11_HIGH)

/** \brief 35C, MAC Address11 Low */
#define GETH0_PORT0_CORE_MACADDRESS11_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS11_LOW*)0xF901035Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS11_LOW */
#define GETH0_PORT0_MAC_ADDRESS11_LOW (GETH0_PORT0_CORE_MACADDRESS11_LOW)

/** \brief 360, MAC Address12 High */
#define GETH0_PORT0_CORE_MACADDRESS12_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH*)0xF9010360u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS12_HIGH */
#define GETH0_PORT0_MAC_ADDRESS12_HIGH (GETH0_PORT0_CORE_MACADDRESS12_HIGH)

/** \brief 364, MAC Address12 Low */
#define GETH0_PORT0_CORE_MACADDRESS12_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS12_LOW*)0xF9010364u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS12_LOW */
#define GETH0_PORT0_MAC_ADDRESS12_LOW (GETH0_PORT0_CORE_MACADDRESS12_LOW)

/** \brief 368, MAC Address13 High */
#define GETH0_PORT0_CORE_MACADDRESS13_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH*)0xF9010368u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS13_HIGH */
#define GETH0_PORT0_MAC_ADDRESS13_HIGH (GETH0_PORT0_CORE_MACADDRESS13_HIGH)

/** \brief 36C, MAC Address13 Low */
#define GETH0_PORT0_CORE_MACADDRESS13_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS13_LOW*)0xF901036Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS13_LOW */
#define GETH0_PORT0_MAC_ADDRESS13_LOW (GETH0_PORT0_CORE_MACADDRESS13_LOW)

/** \brief 370, MAC Address14 High */
#define GETH0_PORT0_CORE_MACADDRESS14_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH*)0xF9010370u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS14_HIGH */
#define GETH0_PORT0_MAC_ADDRESS14_HIGH (GETH0_PORT0_CORE_MACADDRESS14_HIGH)

/** \brief 374, MAC Address14 Low */
#define GETH0_PORT0_CORE_MACADDRESS14_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS14_LOW*)0xF9010374u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS14_LOW */
#define GETH0_PORT0_MAC_ADDRESS14_LOW (GETH0_PORT0_CORE_MACADDRESS14_LOW)

/** \brief 378, MAC Address15 High */
#define GETH0_PORT0_CORE_MACADDRESS15_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH*)0xF9010378u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS15_HIGH */
#define GETH0_PORT0_MAC_ADDRESS15_HIGH (GETH0_PORT0_CORE_MACADDRESS15_HIGH)

/** \brief 37C, MAC Address15 Low */
#define GETH0_PORT0_CORE_MACADDRESS15_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS15_LOW*)0xF901037Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS15_LOW */
#define GETH0_PORT0_MAC_ADDRESS15_LOW (GETH0_PORT0_CORE_MACADDRESS15_LOW)

/** \brief 380, MAC Address16 High */
#define GETH0_PORT0_CORE_MACADDRESS16_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH*)0xF9010380u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS16_HIGH */
#define GETH0_PORT0_MAC_ADDRESS16_HIGH (GETH0_PORT0_CORE_MACADDRESS16_HIGH)

/** \brief 384, MAC Address16 Low */
#define GETH0_PORT0_CORE_MACADDRESS16_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS16_LOW*)0xF9010384u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS16_LOW */
#define GETH0_PORT0_MAC_ADDRESS16_LOW (GETH0_PORT0_CORE_MACADDRESS16_LOW)

/** \brief 388, MAC Address17 High */
#define GETH0_PORT0_CORE_MACADDRESS17_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH*)0xF9010388u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS17_HIGH */
#define GETH0_PORT0_MAC_ADDRESS17_HIGH (GETH0_PORT0_CORE_MACADDRESS17_HIGH)

/** \brief 38C, MAC Address17 Low */
#define GETH0_PORT0_CORE_MACADDRESS17_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS17_LOW*)0xF901038Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS17_LOW */
#define GETH0_PORT0_MAC_ADDRESS17_LOW (GETH0_PORT0_CORE_MACADDRESS17_LOW)

/** \brief 390, MAC Address18 High */
#define GETH0_PORT0_CORE_MACADDRESS18_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH*)0xF9010390u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS18_HIGH */
#define GETH0_PORT0_MAC_ADDRESS18_HIGH (GETH0_PORT0_CORE_MACADDRESS18_HIGH)

/** \brief 394, MAC Address18 Low */
#define GETH0_PORT0_CORE_MACADDRESS18_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS18_LOW*)0xF9010394u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS18_LOW */
#define GETH0_PORT0_MAC_ADDRESS18_LOW (GETH0_PORT0_CORE_MACADDRESS18_LOW)

/** \brief 398, MAC Address19 High */
#define GETH0_PORT0_CORE_MACADDRESS19_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH*)0xF9010398u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS19_HIGH */
#define GETH0_PORT0_MAC_ADDRESS19_HIGH (GETH0_PORT0_CORE_MACADDRESS19_HIGH)

/** \brief 39C, MAC Address19 Low */
#define GETH0_PORT0_CORE_MACADDRESS19_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS19_LOW*)0xF901039Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS19_LOW */
#define GETH0_PORT0_MAC_ADDRESS19_LOW (GETH0_PORT0_CORE_MACADDRESS19_LOW)

/** \brief 3A0, MAC Address20 High */
#define GETH0_PORT0_CORE_MACADDRESS20_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH*)0xF90103A0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS20_HIGH */
#define GETH0_PORT0_MAC_ADDRESS20_HIGH (GETH0_PORT0_CORE_MACADDRESS20_HIGH)

/** \brief 3A4, MAC Address20 Low */
#define GETH0_PORT0_CORE_MACADDRESS20_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS20_LOW*)0xF90103A4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS20_LOW */
#define GETH0_PORT0_MAC_ADDRESS20_LOW (GETH0_PORT0_CORE_MACADDRESS20_LOW)

/** \brief 3A8, MAC Address21 High */
#define GETH0_PORT0_CORE_MACADDRESS21_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH*)0xF90103A8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS21_HIGH */
#define GETH0_PORT0_MAC_ADDRESS21_HIGH (GETH0_PORT0_CORE_MACADDRESS21_HIGH)

/** \brief 3AC, MAC Address21 Low */
#define GETH0_PORT0_CORE_MACADDRESS21_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS21_LOW*)0xF90103ACu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS21_LOW */
#define GETH0_PORT0_MAC_ADDRESS21_LOW (GETH0_PORT0_CORE_MACADDRESS21_LOW)

/** \brief 3B0, MAC Address22 High */
#define GETH0_PORT0_CORE_MACADDRESS22_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH*)0xF90103B0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS22_HIGH */
#define GETH0_PORT0_MAC_ADDRESS22_HIGH (GETH0_PORT0_CORE_MACADDRESS22_HIGH)

/** \brief 3B4, MAC Address22 Low */
#define GETH0_PORT0_CORE_MACADDRESS22_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS22_LOW*)0xF90103B4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS22_LOW */
#define GETH0_PORT0_MAC_ADDRESS22_LOW (GETH0_PORT0_CORE_MACADDRESS22_LOW)

/** \brief 3B8, MAC Address23 High */
#define GETH0_PORT0_CORE_MACADDRESS23_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH*)0xF90103B8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS23_HIGH */
#define GETH0_PORT0_MAC_ADDRESS23_HIGH (GETH0_PORT0_CORE_MACADDRESS23_HIGH)

/** \brief 3BC, MAC Address23 Low */
#define GETH0_PORT0_CORE_MACADDRESS23_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS23_LOW*)0xF90103BCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS23_LOW */
#define GETH0_PORT0_MAC_ADDRESS23_LOW (GETH0_PORT0_CORE_MACADDRESS23_LOW)

/** \brief 3C0, MAC Address24 High */
#define GETH0_PORT0_CORE_MACADDRESS24_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH*)0xF90103C0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS24_HIGH */
#define GETH0_PORT0_MAC_ADDRESS24_HIGH (GETH0_PORT0_CORE_MACADDRESS24_HIGH)

/** \brief 3C4, MAC Address24 Low */
#define GETH0_PORT0_CORE_MACADDRESS24_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS24_LOW*)0xF90103C4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS24_LOW */
#define GETH0_PORT0_MAC_ADDRESS24_LOW (GETH0_PORT0_CORE_MACADDRESS24_LOW)

/** \brief 3C8, MAC Address25 High */
#define GETH0_PORT0_CORE_MACADDRESS25_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH*)0xF90103C8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS25_HIGH */
#define GETH0_PORT0_MAC_ADDRESS25_HIGH (GETH0_PORT0_CORE_MACADDRESS25_HIGH)

/** \brief 3CC, MAC Address25 Low */
#define GETH0_PORT0_CORE_MACADDRESS25_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS25_LOW*)0xF90103CCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS25_LOW */
#define GETH0_PORT0_MAC_ADDRESS25_LOW (GETH0_PORT0_CORE_MACADDRESS25_LOW)

/** \brief 3D0, MAC Address26 High */
#define GETH0_PORT0_CORE_MACADDRESS26_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH*)0xF90103D0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS26_HIGH */
#define GETH0_PORT0_MAC_ADDRESS26_HIGH (GETH0_PORT0_CORE_MACADDRESS26_HIGH)

/** \brief 3D4, MAC Address26 Low */
#define GETH0_PORT0_CORE_MACADDRESS26_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS26_LOW*)0xF90103D4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS26_LOW */
#define GETH0_PORT0_MAC_ADDRESS26_LOW (GETH0_PORT0_CORE_MACADDRESS26_LOW)

/** \brief 3D8, MAC Address27 High */
#define GETH0_PORT0_CORE_MACADDRESS27_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH*)0xF90103D8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS27_HIGH */
#define GETH0_PORT0_MAC_ADDRESS27_HIGH (GETH0_PORT0_CORE_MACADDRESS27_HIGH)

/** \brief 3DC, MAC Address27 Low */
#define GETH0_PORT0_CORE_MACADDRESS27_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS27_LOW*)0xF90103DCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS27_LOW */
#define GETH0_PORT0_MAC_ADDRESS27_LOW (GETH0_PORT0_CORE_MACADDRESS27_LOW)

/** \brief 3E0, MAC Address28 High */
#define GETH0_PORT0_CORE_MACADDRESS28_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH*)0xF90103E0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS28_HIGH */
#define GETH0_PORT0_MAC_ADDRESS28_HIGH (GETH0_PORT0_CORE_MACADDRESS28_HIGH)

/** \brief 3E4, MAC Address28 Low */
#define GETH0_PORT0_CORE_MACADDRESS28_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS28_LOW*)0xF90103E4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS28_LOW */
#define GETH0_PORT0_MAC_ADDRESS28_LOW (GETH0_PORT0_CORE_MACADDRESS28_LOW)

/** \brief 3E8, MAC Address29 High */
#define GETH0_PORT0_CORE_MACADDRESS29_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH*)0xF90103E8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS29_HIGH */
#define GETH0_PORT0_MAC_ADDRESS29_HIGH (GETH0_PORT0_CORE_MACADDRESS29_HIGH)

/** \brief 3EC, MAC Address29 Low */
#define GETH0_PORT0_CORE_MACADDRESS29_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS29_LOW*)0xF90103ECu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS29_LOW */
#define GETH0_PORT0_MAC_ADDRESS29_LOW (GETH0_PORT0_CORE_MACADDRESS29_LOW)

/** \brief 3F0, MAC Address30 High */
#define GETH0_PORT0_CORE_MACADDRESS30_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH*)0xF90103F0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS30_HIGH */
#define GETH0_PORT0_MAC_ADDRESS30_HIGH (GETH0_PORT0_CORE_MACADDRESS30_HIGH)

/** \brief 3F4, MAC Address30 Low */
#define GETH0_PORT0_CORE_MACADDRESS30_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS30_LOW*)0xF90103F4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS30_LOW */
#define GETH0_PORT0_MAC_ADDRESS30_LOW (GETH0_PORT0_CORE_MACADDRESS30_LOW)

/** \brief 3F8, MAC Address31 High */
#define GETH0_PORT0_CORE_MACADDRESS31_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH*)0xF90103F8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS31_HIGH */
#define GETH0_PORT0_MAC_ADDRESS31_HIGH (GETH0_PORT0_CORE_MACADDRESS31_HIGH)

/** \brief 3FC, MAC Address31 Low */
#define GETH0_PORT0_CORE_MACADDRESS31_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS31_LOW*)0xF90103FCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MACADDRESS31_LOW */
#define GETH0_PORT0_MAC_ADDRESS31_LOW (GETH0_PORT0_CORE_MACADDRESS31_LOW)

/** \brief 700, MAC Indir Access Ctrl */
#define GETH0_PORT0_CORE_MAC_INDIR_ACCESS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL*)0xF9010700u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_INDIR_ACCESS_CTRL */
#define GETH0_PORT0_MAC_INDIR_ACCESS_CTRL (GETH0_PORT0_CORE_MAC_INDIR_ACCESS_CTRL)

/** \brief 704, MAC Indir Access Data */
#define GETH0_PORT0_CORE_MAC_INDIR_ACCESS_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_INDIR_ACCESS_DATA */
#define GETH0_PORT0_MAC_INDIR_ACCESS_DATA (GETH0_PORT0_CORE_MAC_INDIR_ACCESS_DATA)

/** \brief 704, MAC DChSel IndReg0 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG0 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG0 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG0)

/** \brief 704, MAC DChSel IndReg1 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG1*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG1 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG1 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG1)

/** \brief 704, MAC DChSel IndReg10 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG10*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG10 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG10 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG10)

/** \brief 704, MAC DChSel IndReg11 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG11*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG11 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG11 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG11)

/** \brief 704, MAC DChSel IndReg12 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG12*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG12 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG12 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG12)

/** \brief 704, MAC DChSel IndReg13 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG13*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG13 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG13 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG13)

/** \brief 704, MAC DChSel IndReg14 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG14*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG14 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG14 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG14)

/** \brief 704, MAC DChSel IndReg15 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG15*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG15 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG15 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG15)

/** \brief 704, MAC DChSel IndReg16 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG16 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG16*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG16 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG16 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG16)

/** \brief 704, MAC DChSel IndReg17 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG17 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG17*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG17 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG17 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG17)

/** \brief 704, MAC DChSel IndReg18 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG18 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG18*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG18 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG18 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG18)

/** \brief 704, MAC DChSel IndReg19 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG19 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG19*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG19 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG19 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG19)

/** \brief 704, MAC DChSel IndReg2 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG2*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG2 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG2 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG2)

/** \brief 704, MAC DChSel IndReg20 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG20 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG20*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG20 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG20 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG20)

/** \brief 704, MAC DChSel IndReg21 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG21 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG21*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG21 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG21 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG21)

/** \brief 704, MAC DChSel IndReg22 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG22 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG22*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG22 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG22 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG22)

/** \brief 704, MAC DChSel IndReg23 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG23 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG23*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG23 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG23 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG23)

/** \brief 704, MAC DChSel IndReg24 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG24 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG24*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG24 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG24 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG24)

/** \brief 704, MAC DChSel IndReg25 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG25 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG25*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG25 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG25 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG25)

/** \brief 704, MAC DChSel IndReg26 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG26 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG26*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG26 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG26 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG26)

/** \brief 704, MAC DChSel IndReg27 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG27 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG27*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG27 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG27 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG27)

/** \brief 704, MAC DChSel IndReg28 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG28 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG28*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG28 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG28 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG28)

/** \brief 704, MAC DChSel IndReg29 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG29 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG29*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG29 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG29 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG29)

/** \brief 704, MAC DChSel IndReg3 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG3*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG3 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG3 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG3)

/** \brief 704, MAC DChSel IndReg30 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG30 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG30*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG30 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG30 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG30)

/** \brief 704, MAC DChSel IndReg31 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG31 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG31*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG31 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG31 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG31)

/** \brief 704, MAC DChSel IndReg4 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG4*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG4 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG4 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG4)

/** \brief 704, MAC DChSel IndReg5 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG5*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG5 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG5 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG5)

/** \brief 704, MAC DChSel IndReg6 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG6*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG6 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG6 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG6)

/** \brief 704, MAC DChSel IndReg7 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG7*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG7 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG7 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG7)

/** \brief 704, MAC DChSel IndReg8 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG8*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG8 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG8 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG8)

/** \brief 704, MAC DChSel IndReg9 */
#define GETH0_PORT0_CORE_MAC_DCHSEL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG9*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DCHSEL_INDREG9 */
#define GETH0_PORT0_MAC_DCHSEL_INDREG9 (GETH0_PORT0_CORE_MAC_DCHSEL_INDREG9)

/** \brief 704, MAC DPCSel IndReg0 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG0 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG0 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG0)

/** \brief 704, MAC DPCSel IndReg1 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG1 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG1 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG1)

/** \brief 704, MAC DPCSel IndReg10 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG10 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG10 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG10)

/** \brief 704, MAC DPCSel IndReg11 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG11 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG11 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG11)

/** \brief 704, MAC DPCSel IndReg12 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG12 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG12 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG12)

/** \brief 704, MAC DPCSel IndReg13 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG13 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG13 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG13)

/** \brief 704, MAC DPCSel IndReg14 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG14 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG14 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG14)

/** \brief 704, MAC DPCSel IndReg15 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG15 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG15 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG15)

/** \brief 704, MAC DPCSel IndReg16 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG16 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG16 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG16 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG16)

/** \brief 704, MAC DPCSel IndReg17 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG17 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG17 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG17 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG17)

/** \brief 704, MAC DPCSel IndReg18 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG18 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG18 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG18 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG18)

/** \brief 704, MAC DPCSel IndReg19 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG19 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG19 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG19 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG19)

/** \brief 704, MAC DPCSel IndReg2 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG2 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG2 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG2)

/** \brief 704, MAC DPCSel IndReg20 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG20 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG20 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG20 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG20)

/** \brief 704, MAC DPCSel IndReg21 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG21 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG21 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG21 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG21)

/** \brief 704, MAC DPCSel IndReg22 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG22 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG22 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG22 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG22)

/** \brief 704, MAC DPCSel IndReg23 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG23 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG23 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG23 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG23)

/** \brief 704, MAC DPCSel IndReg24 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG24 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG24 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG24 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG24)

/** \brief 704, MAC DPCSel IndReg25 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG25 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG25 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG25 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG25)

/** \brief 704, MAC DPCSel IndReg26 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG26 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG26 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG26 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG26)

/** \brief 704, MAC DPCSel IndReg27 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG27 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG27 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG27 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG27)

/** \brief 704, MAC DPCSel IndReg28 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG28 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG28 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG28 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG28)

/** \brief 704, MAC DPCSel IndReg29 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG29 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG29 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG29 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG29)

/** \brief 704, MAC DPCSel IndReg3 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG3 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG3 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG3)

/** \brief 704, MAC DPCSel IndReg30 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG30 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG30 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG30 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG30)

/** \brief 704, MAC DPCSel IndReg31 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG31 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG31 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG31 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG31)

/** \brief 704, MAC DPCSel IndReg4 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG4 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG4 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG4)

/** \brief 704, MAC DPCSel IndReg5 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG5 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG5 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG5)

/** \brief 704, MAC DPCSel IndReg6 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG6 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG6 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG6)

/** \brief 704, MAC DPCSel IndReg7 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG7 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG7 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG7)

/** \brief 704, MAC DPCSel IndReg8 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG8 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG8 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG8)

/** \brief 704, MAC DPCSel IndReg9 */
#define GETH0_PORT0_CORE_MAC_DPCSEL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_DPCSEL_INDREG9 */
#define GETH0_PORT0_MAC_DPCSEL_INDREG9 (GETH0_PORT0_CORE_MAC_DPCSEL_INDREG9)

/** \brief 704, MAC FPCSel IndReg0 */
#define GETH0_PORT0_CORE_MAC_FPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_FPCSEL_INDREG0 */
#define GETH0_PORT0_MAC_FPCSEL_INDREG0 (GETH0_PORT0_CORE_MAC_FPCSEL_INDREG0)

/** \brief 704, MAC LPCSel IndReg0 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG0 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG0 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG0)

/** \brief 704, MAC LPCSel IndReg1 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG1 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG1 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG1)

/** \brief 704, MAC LPCSel IndReg2 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG2 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG2 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG2)

/** \brief 704, MAC LPCSel IndReg3 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG3 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG3 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG3)

/** \brief 704, MAC LPCSel IndReg4 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG4 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG4 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG4)

/** \brief 704, MAC LPCSel IndReg5 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG5 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG5 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG5)

/** \brief 704, MAC LPCSel IndReg6 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG6 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG6 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG6)

/** \brief 704, MAC LPCSel IndReg7 */
#define GETH0_PORT0_CORE_MAC_LPCSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LPCSEL_INDREG7 */
#define GETH0_PORT0_MAC_LPCSEL_INDREG7 (GETH0_PORT0_CORE_MAC_LPCSEL_INDREG7)

/** \brief 704, MAC PCCtrl IndReg0 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG0 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG0 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG0)

/** \brief 704, MAC PCCtrl IndReg1 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG1 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG1 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG1)

/** \brief 704, MAC PCCtrl IndReg10 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG10 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG10 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG10)

/** \brief 704, MAC PCCtrl IndReg11 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG11 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG11 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG11)

/** \brief 704, MAC PCCtrl IndReg12 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG12 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG12 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG12)

/** \brief 704, MAC PCCtrl IndReg13 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG13 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG13 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG13)

/** \brief 704, MAC PCCtrl IndReg14 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG14 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG14 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG14)

/** \brief 704, MAC PCCtrl IndReg15 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG15 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG15 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG15)

/** \brief 704, MAC PCCtrl IndReg2 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG2 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG2 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG2)

/** \brief 704, MAC PCCtrl IndReg3 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG3 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG3 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG3)

/** \brief 704, MAC PCCtrl IndReg4 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG4 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG4 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG4)

/** \brief 704, MAC PCCtrl IndReg5 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG5 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG5 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG5)

/** \brief 704, MAC PCCtrl IndReg6 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG6 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG6 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG6)

/** \brief 704, MAC PCCtrl IndReg7 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG7 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG7 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG7)

/** \brief 704, MAC PCCtrl IndReg8 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG8 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG8 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG8)

/** \brief 704, MAC PCCtrl IndReg9 */
#define GETH0_PORT0_CORE_MAC_PCCTRL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCCTRL_INDREG9 */
#define GETH0_PORT0_MAC_PCCTRL_INDREG9 (GETH0_PORT0_CORE_MAC_PCCTRL_INDREG9)

/** \brief 704, MAC PCStatus DA IndReg */
#define GETH0_PORT0_CORE_MAC_PCSTATUS_DA_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCSTATUS_DA_INDREG */
#define GETH0_PORT0_MAC_PCSTATUS_DA_INDREG (GETH0_PORT0_CORE_MAC_PCSTATUS_DA_INDREG)

/** \brief 704, MAC PCStatus Filter Event IndReg */
#define GETH0_PORT0_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG */
#define GETH0_PORT0_MAC_PCSTATUS_FILTER_EVENT_INDREG (GETH0_PORT0_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG)

/** \brief 704, MAC PCStatus L3L4 IndReg */
#define GETH0_PORT0_CORE_MAC_PCSTATUS_L3L4_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCSTATUS_L3L4_INDREG */
#define GETH0_PORT0_MAC_PCSTATUS_L3L4_INDREG (GETH0_PORT0_CORE_MAC_PCSTATUS_L3L4_INDREG)

/** \brief 704, MAC PCStatus VLAN IndReg */
#define GETH0_PORT0_CORE_MAC_PCSTATUS_VLAN_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCSTATUS_VLAN_INDREG */
#define GETH0_PORT0_MAC_PCSTATUS_VLAN_INDREG (GETH0_PORT0_CORE_MAC_PCSTATUS_VLAN_INDREG)

/** \brief 704, MAC PCntr IndReg0 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG0 */
#define GETH0_PORT0_MAC_PCNTR_INDREG0 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG0)

/** \brief 704, MAC PCntr IndReg1 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG1*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG1 */
#define GETH0_PORT0_MAC_PCNTR_INDREG1 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG1)

/** \brief 704, MAC PCntr IndReg10 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG10*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG10 */
#define GETH0_PORT0_MAC_PCNTR_INDREG10 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG10)

/** \brief 704, MAC PCntr IndReg11 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG11*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG11 */
#define GETH0_PORT0_MAC_PCNTR_INDREG11 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG11)

/** \brief 704, MAC PCntr IndReg12 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG12*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG12 */
#define GETH0_PORT0_MAC_PCNTR_INDREG12 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG12)

/** \brief 704, MAC PCntr IndReg13 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG13*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG13 */
#define GETH0_PORT0_MAC_PCNTR_INDREG13 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG13)

/** \brief 704, MAC PCntr IndReg14 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG14*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG14 */
#define GETH0_PORT0_MAC_PCNTR_INDREG14 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG14)

/** \brief 704, MAC PCntr IndReg15 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG15*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG15 */
#define GETH0_PORT0_MAC_PCNTR_INDREG15 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG15)

/** \brief 704, MAC PCntr IndReg2 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG2*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG2 */
#define GETH0_PORT0_MAC_PCNTR_INDREG2 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG2)

/** \brief 704, MAC PCntr IndReg3 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG3*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG3 */
#define GETH0_PORT0_MAC_PCNTR_INDREG3 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG3)

/** \brief 704, MAC PCntr IndReg4 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG4*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG4 */
#define GETH0_PORT0_MAC_PCNTR_INDREG4 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG4)

/** \brief 704, MAC PCntr IndReg5 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG5*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG5 */
#define GETH0_PORT0_MAC_PCNTR_INDREG5 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG5)

/** \brief 704, MAC PCntr IndReg6 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG6*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG6 */
#define GETH0_PORT0_MAC_PCNTR_INDREG6 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG6)

/** \brief 704, MAC PCntr IndReg7 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG7*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG7 */
#define GETH0_PORT0_MAC_PCNTR_INDREG7 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG7)

/** \brief 704, MAC PCntr IndReg8 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG8*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG8 */
#define GETH0_PORT0_MAC_PCNTR_INDREG8 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG8)

/** \brief 704, MAC PCntr IndReg9 */
#define GETH0_PORT0_CORE_MAC_PCNTR_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG9*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCNTR_INDREG9 */
#define GETH0_PORT0_MAC_PCNTR_INDREG9 (GETH0_PORT0_CORE_MAC_PCNTR_INDREG9)

/** \brief 704, MAC VPCSel IndReg0 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG0 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG0 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG0)

/** \brief 704, MAC VPCSel IndReg1 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG1 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG1 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG1)

/** \brief 704, MAC VPCSel IndReg2 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG2 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG2 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG2)

/** \brief 704, MAC VPCSel IndReg3 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG3 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG3 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG3)

/** \brief 704, MAC VPCSel IndReg4 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG4 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG4 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG4)

/** \brief 704, MAC VPCSel IndReg5 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG5 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG5 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG5)

/** \brief 704, MAC VPCSel IndReg6 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG6 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG6 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG6)

/** \brief 704, MAC VPCSel IndReg7 */
#define GETH0_PORT0_CORE_MAC_VPCSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7*)0xF9010704u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_VPCSEL_INDREG7 */
#define GETH0_PORT0_MAC_VPCSEL_INDREG7 (GETH0_PORT0_CORE_MAC_VPCSEL_INDREG7)

/** \brief 708, MAC PCTH Intr Enable */
#define GETH0_PORT0_CORE_MAC_PCTH_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE*)0xF9010708u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCTH_INTR_ENABLE */
#define GETH0_PORT0_MAC_PCTH_INTR_ENABLE (GETH0_PORT0_CORE_MAC_PCTH_INTR_ENABLE)

/** \brief 70C, MAC PCTH Intr Status */
#define GETH0_PORT0_CORE_MAC_PCTH_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS*)0xF901070Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCTH_INTR_STATUS */
#define GETH0_PORT0_MAC_PCTH_INTR_STATUS (GETH0_PORT0_CORE_MAC_PCTH_INTR_STATUS)

/** \brief 730, MAC PCTW Intr Enable */
#define GETH0_PORT0_CORE_MAC_PCTW_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE*)0xF9010730u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCTW_INTR_ENABLE */
#define GETH0_PORT0_MAC_PCTW_INTR_ENABLE (GETH0_PORT0_CORE_MAC_PCTW_INTR_ENABLE)

/** \brief 734, MAC PCTW Intr Status */
#define GETH0_PORT0_CORE_MAC_PCTW_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS*)0xF9010734u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PCTW_INTR_STATUS */
#define GETH0_PORT0_MAC_PCTW_INTR_STATUS (GETH0_PORT0_CORE_MAC_PCTW_INTR_STATUS)

/** \brief 800, MMC Control */
#define GETH0_PORT0_CORE_MMC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_CONTROL*)0xF9010800u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_CONTROL */
#define GETH0_PORT0_MMC_CONTROL (GETH0_PORT0_CORE_MMC_CONTROL)

/** \brief 804, MMC Rx Interrupt */
#define GETH0_PORT0_CORE_MMC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT*)0xF9010804u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_RX_INTERRUPT */
#define GETH0_PORT0_MMC_RX_INTERRUPT (GETH0_PORT0_CORE_MMC_RX_INTERRUPT)

/** \brief 808, MMC Tx Interrupt */
#define GETH0_PORT0_CORE_MMC_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT*)0xF9010808u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_TX_INTERRUPT */
#define GETH0_PORT0_MMC_TX_INTERRUPT (GETH0_PORT0_CORE_MMC_TX_INTERRUPT)

/** \brief 80C, MMC Receive Interrupt Enable */
#define GETH0_PORT0_CORE_MMC_RECEIVE_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE*)0xF901080Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_RECEIVE_INTERRUPT_ENABLE */
#define GETH0_PORT0_MMC_RECEIVE_INTERRUPT_ENABLE (GETH0_PORT0_CORE_MMC_RECEIVE_INTERRUPT_ENABLE)

/** \brief 810, MMC Transmit Interrupt Enable */
#define GETH0_PORT0_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE*)0xF9010810u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE */
#define GETH0_PORT0_MMC_TRANSMIT_INTERRUPT_ENABLE (GETH0_PORT0_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE)

/** \brief 814, Tx Octet Count Good Bad Low */
#define GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW*)0xF9010814u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_OCTET_COUNT_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW)

/** \brief 818, Tx Octet Count Good Bad High */
#define GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH*)0xF9010818u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH */
#define GETH0_PORT0_TX_OCTET_COUNT_GOOD_BAD_HIGH (GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH)

/** \brief 81C, Tx Packet Count Good Bad Low */
#define GETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW*)0xF901081Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_PACKET_COUNT_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW)

/** \brief 824, Tx Broadcast Packets Good Low */
#define GETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW*)0xF9010824u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_LOW */
#define GETH0_PORT0_TX_BROADCAST_PACKETS_GOOD_LOW (GETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_LOW)

/** \brief 82C, Tx Multicast Packets Good Low */
#define GETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW*)0xF901082Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_LOW */
#define GETH0_PORT0_TX_MULTICAST_PACKETS_GOOD_LOW (GETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_LOW)

/** \brief 834, Tx 64Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010834u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_64OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 83C, Tx 65To127Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW*)0xF901083Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 844, Tx 128To255Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010844u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 84C, Tx 256To511Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW*)0xF901084Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 854, Tx 512To1023Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010854u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 85C, Tx 1024ToMaxOctets Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW*)0xF901085Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 864, Tx Unicast Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW*)0xF9010864u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_UNICAST_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW)

/** \brief 86C, Tx Multicast Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW*)0xF901086Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_MULTICAST_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW)

/** \brief 874, Tx Broadcast Packets Good Bad Low */
#define GETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW*)0xF9010874u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_TX_BROADCAST_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW)

/** \brief 87C, Tx Underflow Error Packets Low */
#define GETH0_PORT0_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW*)0xF901087Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW */
#define GETH0_PORT0_TX_UNDERFLOW_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW)

/** \brief 884, Tx Octet Count Good Low */
#define GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW*)0xF9010884u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_LOW */
#define GETH0_PORT0_TX_OCTET_COUNT_GOOD_LOW (GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_LOW)

/** \brief 888, Tx Octet Count Good High */
#define GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH*)0xF9010888u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_HIGH */
#define GETH0_PORT0_TX_OCTET_COUNT_GOOD_HIGH (GETH0_PORT0_CORE_TX_OCTET_COUNT_GOOD_HIGH)

/** \brief 88C, Tx Packet Count Good Low */
#define GETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW*)0xF901088Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_LOW */
#define GETH0_PORT0_TX_PACKET_COUNT_GOOD_LOW (GETH0_PORT0_CORE_TX_PACKET_COUNT_GOOD_LOW)

/** \brief 894, Tx Pause Packets Low */
#define GETH0_PORT0_CORE_TX_PAUSE_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW*)0xF9010894u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_PAUSE_PACKETS_LOW */
#define GETH0_PORT0_TX_PAUSE_PACKETS_LOW (GETH0_PORT0_CORE_TX_PAUSE_PACKETS_LOW)

/** \brief 89C, Tx VLAN Packets Good Low */
#define GETH0_PORT0_CORE_TX_VLAN_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW*)0xF901089Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_VLAN_PACKETS_GOOD_LOW */
#define GETH0_PORT0_TX_VLAN_PACKETS_GOOD_LOW (GETH0_PORT0_CORE_TX_VLAN_PACKETS_GOOD_LOW)

/** \brief 8A4, Tx LPI USEC Cntr */
#define GETH0_PORT0_CORE_TX_LPI_USEC_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_LPI_USEC_CNTR*)0xF90108A4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_LPI_USEC_CNTR */
#define GETH0_PORT0_TX_LPI_USEC_CNTR (GETH0_PORT0_CORE_TX_LPI_USEC_CNTR)

/** \brief 8A8, Tx LPI Tran Cntr */
#define GETH0_PORT0_CORE_TX_LPI_TRAN_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_LPI_TRAN_CNTR*)0xF90108A8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_LPI_TRAN_CNTR */
#define GETH0_PORT0_TX_LPI_TRAN_CNTR (GETH0_PORT0_CORE_TX_LPI_TRAN_CNTR)

/** \brief 900, Rx Packet Count Good Bad Low */
#define GETH0_PORT0_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW*)0xF9010900u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_PACKET_COUNT_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW)

/** \brief 908, Rx Octet Count Good Bad Low */
#define GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW*)0xF9010908u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_OCTET_COUNT_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW)

/** \brief 90C, Rx Octet Count Good Bad High */
#define GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH*)0xF901090Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH */
#define GETH0_PORT0_RX_OCTET_COUNT_GOOD_BAD_HIGH (GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH)

/** \brief 910, Rx Octet Count Good Low */
#define GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW*)0xF9010910u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_LOW */
#define GETH0_PORT0_RX_OCTET_COUNT_GOOD_LOW (GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_LOW)

/** \brief 914, Rx Octet Count Good High */
#define GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH*)0xF9010914u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_HIGH */
#define GETH0_PORT0_RX_OCTET_COUNT_GOOD_HIGH (GETH0_PORT0_CORE_RX_OCTET_COUNT_GOOD_HIGH)

/** \brief 918, Rx Broadcast Packets Good Low */
#define GETH0_PORT0_CORE_RX_BROADCAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW*)0xF9010918u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_BROADCAST_PACKETS_GOOD_LOW */
#define GETH0_PORT0_RX_BROADCAST_PACKETS_GOOD_LOW (GETH0_PORT0_CORE_RX_BROADCAST_PACKETS_GOOD_LOW)

/** \brief 920, Rx Multicast Packets Good Low */
#define GETH0_PORT0_CORE_RX_MULTICAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW*)0xF9010920u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_MULTICAST_PACKETS_GOOD_LOW */
#define GETH0_PORT0_RX_MULTICAST_PACKETS_GOOD_LOW (GETH0_PORT0_CORE_RX_MULTICAST_PACKETS_GOOD_LOW)

/** \brief 928, Rx CRC Error Packets Low */
#define GETH0_PORT0_CORE_RX_CRC_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW*)0xF9010928u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_CRC_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RX_CRC_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RX_CRC_ERROR_PACKETS_LOW)

/** \brief 930, Rx Runt Error Packets */
#define GETH0_PORT0_CORE_RX_RUNT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS*)0xF9010930u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_RUNT_ERROR_PACKETS */
#define GETH0_PORT0_RX_RUNT_ERROR_PACKETS (GETH0_PORT0_CORE_RX_RUNT_ERROR_PACKETS)

/** \brief 934, Rx Jabber Error Packets */
#define GETH0_PORT0_CORE_RX_JABBER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS*)0xF9010934u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_JABBER_ERROR_PACKETS */
#define GETH0_PORT0_RX_JABBER_ERROR_PACKETS (GETH0_PORT0_CORE_RX_JABBER_ERROR_PACKETS)

/** \brief 938, Rx Undersize Packets Good */
#define GETH0_PORT0_CORE_RX_UNDERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD*)0xF9010938u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_UNDERSIZE_PACKETS_GOOD */
#define GETH0_PORT0_RX_UNDERSIZE_PACKETS_GOOD (GETH0_PORT0_CORE_RX_UNDERSIZE_PACKETS_GOOD)

/** \brief 93C, Rx Oversize Packets Good */
#define GETH0_PORT0_CORE_RX_OVERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD*)0xF901093Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_OVERSIZE_PACKETS_GOOD */
#define GETH0_PORT0_RX_OVERSIZE_PACKETS_GOOD (GETH0_PORT0_CORE_RX_OVERSIZE_PACKETS_GOOD)

/** \brief 940, Rx 64Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010940u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_64OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 948, Rx 65To127Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010948u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 950, Rx 128To255Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010950u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 958, Rx 256To511Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010958u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 960, Rx 512To1023Octets Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010960u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 968, Rx 1024ToMaxOctets Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW*)0xF9010968u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 970, Rx Unicast Packets Good Low */
#define GETH0_PORT0_CORE_RX_UNICAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW*)0xF9010970u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_UNICAST_PACKETS_GOOD_LOW */
#define GETH0_PORT0_RX_UNICAST_PACKETS_GOOD_LOW (GETH0_PORT0_CORE_RX_UNICAST_PACKETS_GOOD_LOW)

/** \brief 978, Rx Length Error Packets Low */
#define GETH0_PORT0_CORE_RX_LENGTH_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW*)0xF9010978u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_LENGTH_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RX_LENGTH_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RX_LENGTH_ERROR_PACKETS_LOW)

/** \brief 980, Rx OutofRange Packets Low */
#define GETH0_PORT0_CORE_RX_OUTOFRANGE_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW*)0xF9010980u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_OUTOFRANGE_PACKETS_LOW */
#define GETH0_PORT0_RX_OUTOFRANGE_PACKETS_LOW (GETH0_PORT0_CORE_RX_OUTOFRANGE_PACKETS_LOW)

/** \brief 988, Rx Pause Packets Low */
#define GETH0_PORT0_CORE_RX_PAUSE_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW*)0xF9010988u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_PAUSE_PACKETS_LOW */
#define GETH0_PORT0_RX_PAUSE_PACKETS_LOW (GETH0_PORT0_CORE_RX_PAUSE_PACKETS_LOW)

/** \brief 990, Rx FIFOOverflow Packets Low */
#define GETH0_PORT0_CORE_RX_FIFOOVERFLOW_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW*)0xF9010990u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_FIFOOVERFLOW_PACKETS_LOW */
#define GETH0_PORT0_RX_FIFOOVERFLOW_PACKETS_LOW (GETH0_PORT0_CORE_RX_FIFOOVERFLOW_PACKETS_LOW)

/** \brief 998, Rx VLAN Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW*)0xF9010998u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_VLAN_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW)

/** \brief 9A0, Rx Watchdog Error Packets */
#define GETH0_PORT0_CORE_RX_WATCHDOG_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS*)0xF90109A0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_WATCHDOG_ERROR_PACKETS */
#define GETH0_PORT0_RX_WATCHDOG_ERROR_PACKETS (GETH0_PORT0_CORE_RX_WATCHDOG_ERROR_PACKETS)

/** \brief 9A4, Rx LPI USEC Cntr */
#define GETH0_PORT0_CORE_RX_LPI_USEC_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_LPI_USEC_CNTR*)0xF90109A4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_LPI_USEC_CNTR */
#define GETH0_PORT0_RX_LPI_USEC_CNTR (GETH0_PORT0_CORE_RX_LPI_USEC_CNTR)

/** \brief 9A8, Rx LPI Tran Cntr */
#define GETH0_PORT0_CORE_RX_LPI_TRAN_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_LPI_TRAN_CNTR*)0xF90109A8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_LPI_TRAN_CNTR */
#define GETH0_PORT0_RX_LPI_TRAN_CNTR (GETH0_PORT0_CORE_RX_LPI_TRAN_CNTR)

/** \brief 9AC, Rx Discard Packets Good Bad Low */
#define GETH0_PORT0_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW*)0xF90109ACu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_DISCARD_PACKETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW)

/** \brief 9B4, Rx Discard Octets Good Bad Low */
#define GETH0_PORT0_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW*)0xF90109B4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW */
#define GETH0_PORT0_RX_DISCARD_OCTETS_GOOD_BAD_LOW (GETH0_PORT0_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW)

/** \brief 9B8, Rx Discard Octets Good Bad High */
#define GETH0_PORT0_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH*)0xF90109B8u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH */
#define GETH0_PORT0_RX_DISCARD_OCTETS_GOOD_BAD_HIGH (GETH0_PORT0_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH)

/** \brief 9BC, Rx Alignment Error Packets */
#define GETH0_PORT0_CORE_RX_ALIGNMENT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS*)0xF90109BCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RX_ALIGNMENT_ERROR_PACKETS */
#define GETH0_PORT0_RX_ALIGNMENT_ERROR_PACKETS (GETH0_PORT0_CORE_RX_ALIGNMENT_ERROR_PACKETS)

/** \brief 9F0, SGF Pass PktCnt */
#define GETH0_PORT0_CORE_SGF_PASS_PKTCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_SGF_PASS_PKTCNT*)0xF90109F0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_SGF_PASS_PKTCNT */
#define GETH0_PORT0_SGF_PASS_PKTCNT (GETH0_PORT0_CORE_SGF_PASS_PKTCNT)

/** \brief 9F4, SGF Fail PktCnt */
#define GETH0_PORT0_CORE_SGF_FAIL_PKTCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_SGF_FAIL_PKTCNT*)0xF90109F4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_SGF_FAIL_PKTCNT */
#define GETH0_PORT0_SGF_FAIL_PKTCNT (GETH0_PORT0_CORE_SGF_FAIL_PKTCNT)

/** \brief A00, MMC FPE Tx Interrupt */
#define GETH0_PORT0_CORE_MMC_FPE_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT*)0xF9010A00u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_FPE_TX_INTERRUPT */
#define GETH0_PORT0_MMC_FPE_TX_INTERRUPT (GETH0_PORT0_CORE_MMC_FPE_TX_INTERRUPT)

/** \brief A04, MMC FPE Tx Interrupt Mask */
#define GETH0_PORT0_CORE_MMC_FPE_TX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK*)0xF9010A04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_FPE_TX_INTERRUPT_MASK */
#define GETH0_PORT0_MMC_FPE_TX_INTERRUPT_MASK (GETH0_PORT0_CORE_MMC_FPE_TX_INTERRUPT_MASK)

/** \brief A08, MMC Tx FPE Fragment Cntr */
#define GETH0_PORT0_CORE_MMC_TX_FPE_FRAGMENT_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR*)0xF9010A08u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_TX_FPE_FRAGMENT_CNTR */
#define GETH0_PORT0_MMC_TX_FPE_FRAGMENT_CNTR (GETH0_PORT0_CORE_MMC_TX_FPE_FRAGMENT_CNTR)

/** \brief A0C, MMC Tx Hold Req Cntr */
#define GETH0_PORT0_CORE_MMC_TX_HOLD_REQ_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR*)0xF9010A0Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_TX_HOLD_REQ_CNTR */
#define GETH0_PORT0_MMC_TX_HOLD_REQ_CNTR (GETH0_PORT0_CORE_MMC_TX_HOLD_REQ_CNTR)

/** \brief A10, MMC Tx Gate Orun Cntr Low */
#define GETH0_PORT0_CORE_MMC_TX_GATE_ORUN_CNTR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW*)0xF9010A10u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_TX_GATE_ORUN_CNTR_LOW */
#define GETH0_PORT0_MMC_TX_GATE_ORUN_CNTR_LOW (GETH0_PORT0_CORE_MMC_TX_GATE_ORUN_CNTR_LOW)

/** \brief A14, MMC Tx Gate Orun Cntr High */
#define GETH0_PORT0_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH*)0xF9010A14u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH */
#define GETH0_PORT0_MMC_TX_GATE_ORUN_CNTR_HIGH (GETH0_PORT0_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH)

/** \brief A20, MMC FPE Rx Interrupt */
#define GETH0_PORT0_CORE_MMC_FPE_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT*)0xF9010A20u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_FPE_RX_INTERRUPT */
#define GETH0_PORT0_MMC_FPE_RX_INTERRUPT (GETH0_PORT0_CORE_MMC_FPE_RX_INTERRUPT)

/** \brief A24, MMC FPE Rx Interrupt Mask */
#define GETH0_PORT0_CORE_MMC_FPE_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK*)0xF9010A24u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_FPE_RX_INTERRUPT_MASK */
#define GETH0_PORT0_MMC_FPE_RX_INTERRUPT_MASK (GETH0_PORT0_CORE_MMC_FPE_RX_INTERRUPT_MASK)

/** \brief A28, MMC Rx Packet Assembly Err Cntr */
#define GETH0_PORT0_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR*)0xF9010A28u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR */
#define GETH0_PORT0_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR (GETH0_PORT0_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR)

/** \brief A2C, MMC Rx Packet SMD Err Cntr */
#define GETH0_PORT0_CORE_MMC_RX_PACKET_SMD_ERR_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR*)0xF9010A2Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_RX_PACKET_SMD_ERR_CNTR */
#define GETH0_PORT0_MMC_RX_PACKET_SMD_ERR_CNTR (GETH0_PORT0_CORE_MMC_RX_PACKET_SMD_ERR_CNTR)

/** \brief A30, MMC Rx Packet Assembly OK Cntr */
#define GETH0_PORT0_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR*)0xF9010A30u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR */
#define GETH0_PORT0_MMC_RX_PACKET_ASSEMBLY_OK_CNTR (GETH0_PORT0_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR)

/** \brief A34, MMC Rx FPE Fragment Cntr */
#define GETH0_PORT0_CORE_MMC_RX_FPE_FRAGMENT_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR*)0xF9010A34u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_RX_FPE_FRAGMENT_CNTR */
#define GETH0_PORT0_MMC_RX_FPE_FRAGMENT_CNTR (GETH0_PORT0_CORE_MMC_RX_FPE_FRAGMENT_CNTR)

/** \brief A40, Tx Single Collision Good Packets */
#define GETH0_PORT0_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS*)0xF9010A40u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS */
#define GETH0_PORT0_TX_SINGLE_COLLISION_GOOD_PACKETS (GETH0_PORT0_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS)

/** \brief A44, Tx Multiple Collision Good Packets */
#define GETH0_PORT0_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS*)0xF9010A44u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS */
#define GETH0_PORT0_TX_MULTIPLE_COLLISION_GOOD_PACKETS (GETH0_PORT0_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS)

/** \brief A48, Tx Deferred Packets */
#define GETH0_PORT0_CORE_TX_DEFERRED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_DEFERRED_PACKETS*)0xF9010A48u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_DEFERRED_PACKETS */
#define GETH0_PORT0_TX_DEFERRED_PACKETS (GETH0_PORT0_CORE_TX_DEFERRED_PACKETS)

/** \brief A4C, Tx Late Collision Packets */
#define GETH0_PORT0_CORE_TX_LATE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS*)0xF9010A4Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_LATE_COLLISION_PACKETS */
#define GETH0_PORT0_TX_LATE_COLLISION_PACKETS (GETH0_PORT0_CORE_TX_LATE_COLLISION_PACKETS)

/** \brief A50, Tx Excessive Collision Packets */
#define GETH0_PORT0_CORE_TX_EXCESSIVE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS*)0xF9010A50u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_EXCESSIVE_COLLISION_PACKETS */
#define GETH0_PORT0_TX_EXCESSIVE_COLLISION_PACKETS (GETH0_PORT0_CORE_TX_EXCESSIVE_COLLISION_PACKETS)

/** \brief A54, Tx Carrier Error Packets */
#define GETH0_PORT0_CORE_TX_CARRIER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS*)0xF9010A54u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_CARRIER_ERROR_PACKETS */
#define GETH0_PORT0_TX_CARRIER_ERROR_PACKETS (GETH0_PORT0_CORE_TX_CARRIER_ERROR_PACKETS)

/** \brief A58, Tx Excessive Deferral Error */
#define GETH0_PORT0_CORE_TX_EXCESSIVE_DEFERRAL_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR*)0xF9010A58u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_TX_EXCESSIVE_DEFERRAL_ERROR */
#define GETH0_PORT0_TX_EXCESSIVE_DEFERRAL_ERROR (GETH0_PORT0_CORE_TX_EXCESSIVE_DEFERRAL_ERROR)

/** \brief A5C, MMC IPC Rx Interrupt Mask */
#define GETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK*)0xF9010A5Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT_MASK */
#define GETH0_PORT0_MMC_IPC_RX_INTERRUPT_MASK (GETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT_MASK)

/** \brief A60, MMC IPC Rx Interrupt */
#define GETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT*)0xF9010A60u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT */
#define GETH0_PORT0_MMC_IPC_RX_INTERRUPT (GETH0_PORT0_CORE_MMC_IPC_RX_INTERRUPT)

/** \brief A64, RxIPv4 Good Packets Low */
#define GETH0_PORT0_CORE_RXIPV4_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW*)0xF9010A64u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_GOOD_PACKETS_LOW */
#define GETH0_PORT0_RXIPV4_GOOD_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV4_GOOD_PACKETS_LOW)

/** \brief A6C, RxIPv4 Header Error Packets Low */
#define GETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW*)0xF9010A6Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RXIPV4_HEADER_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW)

/** \brief A74, RxIPv4 No Payload Packets Low */
#define GETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW*)0xF9010A74u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW */
#define GETH0_PORT0_RXIPV4_NO_PAYLOAD_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW)

/** \brief A7C, RxIPv4 Fragmented Packets Low */
#define GETH0_PORT0_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW*)0xF9010A7Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW */
#define GETH0_PORT0_RXIPV4_FRAGMENTED_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW)

/** \brief A84, RxIPv4 UDP Checksum Disabled Packets Low */
#define GETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW*)0xF9010A84u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW */
#define GETH0_PORT0_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW)

/** \brief A8C, RxIPv6 Good Packets Low */
#define GETH0_PORT0_CORE_RXIPV6_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW*)0xF9010A8Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV6_GOOD_PACKETS_LOW */
#define GETH0_PORT0_RXIPV6_GOOD_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV6_GOOD_PACKETS_LOW)

/** \brief A94, RxIPv6 Header Error Packets Low */
#define GETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW*)0xF9010A94u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RXIPV6_HEADER_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW)

/** \brief A9C, RxIPv6 No Payload Packets Low */
#define GETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW*)0xF9010A9Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW */
#define GETH0_PORT0_RXIPV6_NO_PAYLOAD_PACKETS_LOW (GETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW)

/** \brief AA4, RxUDP Good Packets Low */
#define GETH0_PORT0_CORE_RXUDP_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW*)0xF9010AA4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXUDP_GOOD_PACKETS_LOW */
#define GETH0_PORT0_RXUDP_GOOD_PACKETS_LOW (GETH0_PORT0_CORE_RXUDP_GOOD_PACKETS_LOW)

/** \brief AAC, RxUDP Error Packets Low */
#define GETH0_PORT0_CORE_RXUDP_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW*)0xF9010AACu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXUDP_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RXUDP_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RXUDP_ERROR_PACKETS_LOW)

/** \brief AB4, RxTCP Good Packets Low */
#define GETH0_PORT0_CORE_RXTCP_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW*)0xF9010AB4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXTCP_GOOD_PACKETS_LOW */
#define GETH0_PORT0_RXTCP_GOOD_PACKETS_LOW (GETH0_PORT0_CORE_RXTCP_GOOD_PACKETS_LOW)

/** \brief ABC, RxTCP Error Packets Low */
#define GETH0_PORT0_CORE_RXTCP_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW*)0xF9010ABCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXTCP_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RXTCP_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RXTCP_ERROR_PACKETS_LOW)

/** \brief AC4, RxICMP Good Packets Low */
#define GETH0_PORT0_CORE_RXICMP_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW*)0xF9010AC4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXICMP_GOOD_PACKETS_LOW */
#define GETH0_PORT0_RXICMP_GOOD_PACKETS_LOW (GETH0_PORT0_CORE_RXICMP_GOOD_PACKETS_LOW)

/** \brief ACC, RxICMP Error Packets Low */
#define GETH0_PORT0_CORE_RXICMP_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW*)0xF9010ACCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXICMP_ERROR_PACKETS_LOW */
#define GETH0_PORT0_RXICMP_ERROR_PACKETS_LOW (GETH0_PORT0_CORE_RXICMP_ERROR_PACKETS_LOW)

/** \brief AD4, RxIPv4 Good Octets Low */
#define GETH0_PORT0_CORE_RXIPV4_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW*)0xF9010AD4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_GOOD_OCTETS_LOW */
#define GETH0_PORT0_RXIPV4_GOOD_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV4_GOOD_OCTETS_LOW)

/** \brief ADC, RxIPv4 Header Error Octets Low */
#define GETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW*)0xF9010ADCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW */
#define GETH0_PORT0_RXIPV4_HEADER_ERROR_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW)

/** \brief AE4, RxIPv4 No Payload Octets Low */
#define GETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW*)0xF9010AE4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW */
#define GETH0_PORT0_RXIPV4_NO_PAYLOAD_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW)

/** \brief AEC, RxIPv4 Fragmented Octets Low */
#define GETH0_PORT0_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW*)0xF9010AECu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW */
#define GETH0_PORT0_RXIPV4_FRAGMENTED_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW)

/** \brief AF4, RxIPv4 UDP Checksum Disable Octets Low */
#define GETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW*)0xF9010AF4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW */
#define GETH0_PORT0_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW)

/** \brief AFC, RxIPv6 Good Octets Low */
#define GETH0_PORT0_CORE_RXIPV6_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW*)0xF9010AFCu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV6_GOOD_OCTETS_LOW */
#define GETH0_PORT0_RXIPV6_GOOD_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV6_GOOD_OCTETS_LOW)

/** \brief B04, RxIPv6 Header Error Octets Low */
#define GETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW*)0xF9010B04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW */
#define GETH0_PORT0_RXIPV6_HEADER_ERROR_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW)

/** \brief B0C, RxIPv6 No Payload Octets Low */
#define GETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW*)0xF9010B0Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW */
#define GETH0_PORT0_RXIPV6_NO_PAYLOAD_OCTETS_LOW (GETH0_PORT0_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW)

/** \brief B14, RxUDP Good Octets Low */
#define GETH0_PORT0_CORE_RXUDP_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW*)0xF9010B14u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXUDP_GOOD_OCTETS_LOW */
#define GETH0_PORT0_RXUDP_GOOD_OCTETS_LOW (GETH0_PORT0_CORE_RXUDP_GOOD_OCTETS_LOW)

/** \brief B1C, RxUDP Error Octets Low */
#define GETH0_PORT0_CORE_RXUDP_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW*)0xF9010B1Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXUDP_ERROR_OCTETS_LOW */
#define GETH0_PORT0_RXUDP_ERROR_OCTETS_LOW (GETH0_PORT0_CORE_RXUDP_ERROR_OCTETS_LOW)

/** \brief B24, RxTCP Good Octets Low */
#define GETH0_PORT0_CORE_RXTCP_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW*)0xF9010B24u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXTCP_GOOD_OCTETS_LOW */
#define GETH0_PORT0_RXTCP_GOOD_OCTETS_LOW (GETH0_PORT0_CORE_RXTCP_GOOD_OCTETS_LOW)

/** \brief B2C, RxTCP Error Octets Low */
#define GETH0_PORT0_CORE_RXTCP_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW*)0xF9010B2Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXTCP_ERROR_OCTETS_LOW */
#define GETH0_PORT0_RXTCP_ERROR_OCTETS_LOW (GETH0_PORT0_CORE_RXTCP_ERROR_OCTETS_LOW)

/** \brief B34, RxICMP Good Octets Low */
#define GETH0_PORT0_CORE_RXICMP_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW*)0xF9010B34u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXICMP_GOOD_OCTETS_LOW */
#define GETH0_PORT0_RXICMP_GOOD_OCTETS_LOW (GETH0_PORT0_CORE_RXICMP_GOOD_OCTETS_LOW)

/** \brief B3C, RxICMP Error Octets Low */
#define GETH0_PORT0_CORE_RXICMP_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW*)0xF9010B3Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_RXICMP_ERROR_OCTETS_LOW */
#define GETH0_PORT0_RXICMP_ERROR_OCTETS_LOW (GETH0_PORT0_CORE_RXICMP_ERROR_OCTETS_LOW)

/** \brief C00, MAC L3 L4 Address Control */
#define GETH0_PORT0_CORE_MAC_L3_L4_ADDRESS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL*)0xF9010C00u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_ADDRESS_CONTROL */
#define GETH0_PORT0_MAC_L3_L4_ADDRESS_CONTROL (GETH0_PORT0_CORE_MAC_L3_L4_ADDRESS_CONTROL)

/** \brief C04, MAC L3 L4 Data */
#define GETH0_PORT0_CORE_MAC_L3_L4_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_DATA*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_DATA */
#define GETH0_PORT0_MAC_L3_L4_DATA (GETH0_PORT0_CORE_MAC_L3_L4_DATA)

/** \brief C04, MAC L3 L4 Control0 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL0 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL0 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL0)

/** \brief C04, MAC L3 L4 Control1 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL1 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL1 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL1)

/** \brief C04, MAC L3 L4 Control2 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL2 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL2 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL2)

/** \brief C04, MAC L3 L4 Control3 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL3 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL3 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL3)

/** \brief C04, MAC L3 L4 Control4 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL4 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL4 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL4)

/** \brief C04, MAC L3 L4 Control5 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL5 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL5 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL5)

/** \brief C04, MAC L3 L4 Control6 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL6 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL6 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL6)

/** \brief C04, MAC L3 L4 Control7 */
#define GETH0_PORT0_CORE_MAC_L3_L4_CONTROL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_L3_L4_CONTROL7 */
#define GETH0_PORT0_MAC_L3_L4_CONTROL7 (GETH0_PORT0_CORE_MAC_L3_L4_CONTROL7)

/** \brief C04, MAC Layer3 Addr0 Reg0 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG0 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG0 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG0)

/** \brief C04, MAC Layer3 Addr0 Reg1 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG1 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG1 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG1)

/** \brief C04, MAC Layer3 Addr0 Reg2 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG2 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG2 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG2)

/** \brief C04, MAC Layer3 Addr0 Reg3 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG3 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG3 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG3)

/** \brief C04, MAC Layer3 Addr0 Reg4 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG4 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG4 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG4)

/** \brief C04, MAC Layer3 Addr0 Reg5 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG5 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG5 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG5)

/** \brief C04, MAC Layer3 Addr0 Reg6 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG6 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG6 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG6)

/** \brief C04, MAC Layer3 Addr0 Reg7 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG7 */
#define GETH0_PORT0_MAC_LAYER3_ADDR0_REG7 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR0_REG7)

/** \brief C04, MAC Layer3 Addr1 Reg0 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG0 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG0 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG0)

/** \brief C04, MAC Layer3 Addr1 Reg1 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG1 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG1 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG1)

/** \brief C04, MAC Layer3 Addr1 Reg2 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG2 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG2 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG2)

/** \brief C04, MAC Layer3 Addr1 Reg3 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG3 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG3 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG3)

/** \brief C04, MAC Layer3 Addr1 Reg4 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG4 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG4 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG4)

/** \brief C04, MAC Layer3 Addr1 Reg5 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG5 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG5 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG5)

/** \brief C04, MAC Layer3 Addr1 Reg6 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG6 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG6 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG6)

/** \brief C04, MAC Layer3 Addr1 Reg7 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG7 */
#define GETH0_PORT0_MAC_LAYER3_ADDR1_REG7 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR1_REG7)

/** \brief C04, MAC Layer3 Addr2 Reg0 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG0 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG0 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG0)

/** \brief C04, MAC Layer3 Addr2 Reg1 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG1 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG1 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG1)

/** \brief C04, MAC Layer3 Addr2 Reg2 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG2 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG2 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG2)

/** \brief C04, MAC Layer3 Addr2 Reg3 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG3 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG3 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG3)

/** \brief C04, MAC Layer3 Addr2 Reg4 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG4 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG4 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG4)

/** \brief C04, MAC Layer3 Addr2 Reg5 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG5 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG5 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG5)

/** \brief C04, MAC Layer3 Addr2 Reg6 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG6 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG6 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG6)

/** \brief C04, MAC Layer3 Addr2 Reg7 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG7 */
#define GETH0_PORT0_MAC_LAYER3_ADDR2_REG7 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR2_REG7)

/** \brief C04, MAC Layer3 Addr3 Reg0 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG0 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG0 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG0)

/** \brief C04, MAC Layer3 Addr3 Reg1 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG1 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG1 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG1)

/** \brief C04, MAC Layer3 Addr3 Reg2 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG2 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG2 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG2)

/** \brief C04, MAC Layer3 Addr3 Reg3 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG3 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG3 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG3)

/** \brief C04, MAC Layer3 Addr3 Reg4 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG4 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG4 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG4)

/** \brief C04, MAC Layer3 Addr3 Reg5 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG5 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG5 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG5)

/** \brief C04, MAC Layer3 Addr3 Reg6 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG6 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG6 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG6)

/** \brief C04, MAC Layer3 Addr3 Reg7 */
#define GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG7 */
#define GETH0_PORT0_MAC_LAYER3_ADDR3_REG7 (GETH0_PORT0_CORE_MAC_LAYER3_ADDR3_REG7)

/** \brief C04, MAC Layer4 Address0 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS0 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS0 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS0)

/** \brief C04, MAC Layer4 Address1 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS1 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS1 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS1)

/** \brief C04, MAC Layer4 Address2 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS2 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS2 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS2)

/** \brief C04, MAC Layer4 Address3 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS3 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS3 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS3)

/** \brief C04, MAC Layer4 Address4 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS4 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS4 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS4)

/** \brief C04, MAC Layer4 Address5 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS5 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS5 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS5)

/** \brief C04, MAC Layer4 Address6 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS6 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS6 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS6)

/** \brief C04, MAC Layer4 Address7 */
#define GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7*)0xF9010C04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS7 */
#define GETH0_PORT0_MAC_LAYER4_ADDRESS7 (GETH0_PORT0_CORE_MAC_LAYER4_ADDRESS7)

/** \brief D00, MAC Timestamp Control */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL*)0xF9010D00u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_CONTROL */
#define GETH0_PORT0_MAC_TIMESTAMP_CONTROL (GETH0_PORT0_CORE_MAC_TIMESTAMP_CONTROL)

/** \brief D04, MAC Sub Second Increment */
#define GETH0_PORT0_CORE_MAC_SUB_SECOND_INCREMENT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT*)0xF9010D04u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SUB_SECOND_INCREMENT */
#define GETH0_PORT0_MAC_SUB_SECOND_INCREMENT (GETH0_PORT0_CORE_MAC_SUB_SECOND_INCREMENT)

/** \brief D08, MAC System Time Seconds */
#define GETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS*)0xF9010D08u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS */
#define GETH0_PORT0_MAC_SYSTEM_TIME_SECONDS (GETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS)

/** \brief D0C, MAC System Time Nanoseconds */
#define GETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS*)0xF9010D0Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS */
#define GETH0_PORT0_MAC_SYSTEM_TIME_NANOSECONDS (GETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS)

/** \brief D10, MAC System Time Seconds Update */
#define GETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE*)0xF9010D10u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE */
#define GETH0_PORT0_MAC_SYSTEM_TIME_SECONDS_UPDATE (GETH0_PORT0_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE)

/** \brief D14, MAC System Time Nanoseconds Update */
#define GETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE*)0xF9010D14u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE */
#define GETH0_PORT0_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE (GETH0_PORT0_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

/** \brief D18, MAC Timestamp Addend */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_ADDEND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND*)0xF9010D18u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_ADDEND */
#define GETH0_PORT0_MAC_TIMESTAMP_ADDEND (GETH0_PORT0_CORE_MAC_TIMESTAMP_ADDEND)

/** \brief D1C, MAC System Time Higher Word Seconds */
#define GETH0_PORT0_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS*)0xF9010D1Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS */
#define GETH0_PORT0_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS (GETH0_PORT0_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

/** \brief D20, MAC Timestamp Status */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS*)0xF9010D20u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_STATUS */
#define GETH0_PORT0_MAC_TIMESTAMP_STATUS (GETH0_PORT0_CORE_MAC_TIMESTAMP_STATUS)

/** \brief D24, MAC Rx Domain Time Incr */
#define GETH0_PORT0_CORE_MAC_RX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR*)0xF9010D24u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_RX_DOMAIN_TIME_INCR */
#define GETH0_PORT0_MAC_RX_DOMAIN_TIME_INCR (GETH0_PORT0_CORE_MAC_RX_DOMAIN_TIME_INCR)

/** \brief D28, MAC Tx Domain Time Incr */
#define GETH0_PORT0_CORE_MAC_TX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR*)0xF9010D28u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TX_DOMAIN_TIME_INCR */
#define GETH0_PORT0_MAC_TX_DOMAIN_TIME_INCR (GETH0_PORT0_CORE_MAC_TX_DOMAIN_TIME_INCR)

/** \brief D30, MAC Tx Timestamp Status Nanoseconds */
#define GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS*)0xF9010D30u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS */
#define GETH0_PORT0_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS (GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

/** \brief D34, MAC Tx Timestamp Status Seconds */
#define GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS*)0xF9010D34u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS */
#define GETH0_PORT0_MAC_TX_TIMESTAMP_STATUS_SECONDS (GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS)

/** \brief D38, MAC Tx Timestamp Status PktID */
#define GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID*)0xF9010D38u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID */
#define GETH0_PORT0_MAC_TX_TIMESTAMP_STATUS_PKTID (GETH0_PORT0_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID)

/** \brief D50, MAC Timestamp Ingress Asym Corr */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR*)0xF9010D50u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR */
#define GETH0_PORT0_MAC_TIMESTAMP_INGRESS_ASYM_CORR (GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR)

/** \brief D54, MAC Timestamp Egress Asym Corr */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR*)0xF9010D54u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR */
#define GETH0_PORT0_MAC_TIMESTAMP_EGRESS_ASYM_CORR (GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR)

/** \brief D58, MAC Timestamp Ingress Corr Nanosecond */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND*)0xF9010D58u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND */
#define GETH0_PORT0_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND (GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

/** \brief D5C, MAC Timestamp Ingress Corr Subnanosecond */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND*)0xF9010D5Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND */
#define GETH0_PORT0_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND (GETH0_PORT0_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND)

/** \brief D60, MAC Timestamp Egress Corr Nanosecond */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND*)0xF9010D60u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND */
#define GETH0_PORT0_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND (GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

/** \brief D64, MAC Timestamp Egress Corr Subnanosecond */
#define GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND*)0xF9010D64u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND */
#define GETH0_PORT0_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND (GETH0_PORT0_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND)

/** \brief D70, MAC PPS Control */
#define GETH0_PORT0_CORE_MAC_PPS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL*)0xF9010D70u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS_CONTROL */
#define GETH0_PORT0_MAC_PPS_CONTROL (GETH0_PORT0_CORE_MAC_PPS_CONTROL)

/** \brief D74, MAC PPS Extnd Ctrl */
#define GETH0_PORT0_CORE_MAC_PPS_EXTND_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL*)0xF9010D74u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS_EXTND_CTRL */
#define GETH0_PORT0_MAC_PPS_EXTND_CTRL (GETH0_PORT0_CORE_MAC_PPS_EXTND_CTRL)

/** \brief D80, MAC PPS0 Target Time Seconds */
#define GETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS*)0xF9010D80u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_SECONDS */
#define GETH0_PORT0_MAC_PPS0_TARGET_TIME_SECONDS (GETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_SECONDS)

/** \brief D84, MAC PPS0 Target Time Nanoseconds */
#define GETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS*)0xF9010D84u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS */
#define GETH0_PORT0_MAC_PPS0_TARGET_TIME_NANOSECONDS (GETH0_PORT0_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS)

/** \brief D88, MAC PPS0 Interval */
#define GETH0_PORT0_CORE_MAC_PPS0_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_INTERVAL*)0xF9010D88u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS0_INTERVAL */
#define GETH0_PORT0_MAC_PPS0_INTERVAL (GETH0_PORT0_CORE_MAC_PPS0_INTERVAL)

/** \brief D8C, MAC PPS0 Width */
#define GETH0_PORT0_CORE_MAC_PPS0_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_WIDTH*)0xF9010D8Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS0_WIDTH */
#define GETH0_PORT0_MAC_PPS0_WIDTH (GETH0_PORT0_CORE_MAC_PPS0_WIDTH)

/** \brief D90, MAC PPS1 Target Time Seconds */
#define GETH0_PORT0_CORE_MAC_PPS1_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS*)0xF9010D90u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS1_TARGET_TIME_SECONDS */
#define GETH0_PORT0_MAC_PPS1_TARGET_TIME_SECONDS (GETH0_PORT0_CORE_MAC_PPS1_TARGET_TIME_SECONDS)

/** \brief D94, MAC PPS1 Target Time Nanoseconds */
#define GETH0_PORT0_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS*)0xF9010D94u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS */
#define GETH0_PORT0_MAC_PPS1_TARGET_TIME_NANOSECONDS (GETH0_PORT0_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS)

/** \brief D98, MAC PPS1 Interval */
#define GETH0_PORT0_CORE_MAC_PPS1_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_INTERVAL*)0xF9010D98u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS1_INTERVAL */
#define GETH0_PORT0_MAC_PPS1_INTERVAL (GETH0_PORT0_CORE_MAC_PPS1_INTERVAL)

/** \brief D9C, MAC PPS1 Width */
#define GETH0_PORT0_CORE_MAC_PPS1_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_WIDTH*)0xF9010D9Cu)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PPS1_WIDTH */
#define GETH0_PORT0_MAC_PPS1_WIDTH (GETH0_PORT0_CORE_MAC_PPS1_WIDTH)

/** \brief DE0, MAC Presn Time ns */
#define GETH0_PORT0_CORE_MAC_PRESN_TIME_NS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_NS*)0xF9010DE0u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PRESN_TIME_NS */
#define GETH0_PORT0_MAC_PRESN_TIME_NS (GETH0_PORT0_CORE_MAC_PRESN_TIME_NS)

/** \brief DE4, MAC Presn Time Updt */
#define GETH0_PORT0_CORE_MAC_PRESN_TIME_UPDT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT*)0xF9010DE4u)
/** Alias (User Manual Name) for GETH0_PORT0_CORE_MAC_PRESN_TIME_UPDT */
#define GETH0_PORT0_MAC_PRESN_TIME_UPDT (GETH0_PORT0_CORE_MAC_PRESN_TIME_UPDT)

/** \brief 1000, MTL Operation Mode */
#define GETH0_PORT0_MTL_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_OPERATION_MODE*)0xF9011000u)

/** \brief 1008, MTL Debug Control */
#define GETH0_PORT0_MTL_DEBUG_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DEBUG_CONTROL*)0xF9011008u)

/** \brief 100C, MTL Debug Status */
#define GETH0_PORT0_MTL_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DEBUG_STATUS*)0xF901100Cu)

/** \brief 1010, MTL FIFO Debug Data */
#define GETH0_PORT0_MTL_FIFO_DEBUG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_FIFO_DEBUG_DATA*)0xF9011010u)

/** \brief 1020, MTL Interrupt Status */
#define GETH0_PORT0_MTL_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_INTERRUPT_STATUS*)0xF9011020u)

/** \brief 1030, MTL RxQ DMA Map0 */
#define GETH0_PORT0_MTL_RXQ_DMA_MAP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0*)0xF9011030u)

/** \brief 1034, MTL RxQ DMA Map1 */
#define GETH0_PORT0_MTL_RXQ_DMA_MAP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1*)0xF9011034u)

/** \brief 1048, MTL TBS CTRL */
#define GETH0_PORT0_MTL_TBS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TBS_CTRL*)0xF9011048u)

/** \brief 104C, MTL TBS STATS */
#define GETH0_PORT0_MTL_TBS_STATS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TBS_STATS*)0xF901104Cu)

/** \brief 1050, MTL EST Control */
#define GETH0_PORT0_MTL_EST_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_CONTROL*)0xF9011050u)

/** \brief 1054, MTL EST Overhead */
#define GETH0_PORT0_MTL_EST_OVERHEAD /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_OVERHEAD*)0xF9011054u)

/** \brief 1058, MTL EST Status */
#define GETH0_PORT0_MTL_EST_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_STATUS*)0xF9011058u)

/** \brief 1060, MTL EST Sch Error */
#define GETH0_PORT0_MTL_EST_SCH_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_SCH_ERROR*)0xF9011060u)

/** \brief 1064, MTL EST Frm Size Error */
#define GETH0_PORT0_MTL_EST_FRM_SIZE_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_FRM_SIZE_ERROR*)0xF9011064u)

/** \brief 1068, MTL EST Frm Size Capture */
#define GETH0_PORT0_MTL_EST_FRM_SIZE_CAPTURE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE*)0xF9011068u)

/** \brief 1070, MTL EST Intr Enable */
#define GETH0_PORT0_MTL_EST_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_INTR_ENABLE*)0xF9011070u)

/** \brief 1080, MTL GCL Control */
#define GETH0_PORT0_MTL_GCL_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_GCL_CONTROL*)0xF9011080u)

/** \brief 1084, MTL GCL Data */
#define GETH0_PORT0_MTL_GCL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_GCL_DATA*)0xF9011084u)

/** \brief 1090, MTL FPE CTRL STS */
#define GETH0_PORT0_MTL_FPE_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_FPE_CTRL_STS*)0xF9011090u)

/** \brief 1094, MTL FPE Advance */
#define GETH0_PORT0_MTL_FPE_ADVANCE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_FPE_ADVANCE*)0xF9011094u)

/** \brief 10A0, MTL RXP Control Status */
#define GETH0_PORT0_MTL_RXP_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS*)0xF90110A0u)

/** \brief 10A4, MTL RXP Interrupt Control Status */
#define GETH0_PORT0_MTL_RXP_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS*)0xF90110A4u)

/** \brief 10B0, MTL Indirect Acc Control Status */
#define GETH0_PORT0_MTL_INDIRECT_ACC_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS*)0xF90110B0u)

/** \brief 10B4, MTL Indirect Acc Data */
#define GETH0_PORT0_MTL_INDIRECT_ACC_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_INDIRECT_ACC_DATA*)0xF90110B4u)

/** \brief 10B4, MTL FRP ACNTR0 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR0 */
#define GETH0_PORT0_MTL_FRP_ACNTR0 (GETH0_PORT0_MTL_MTL_FRP_ACNTR0)

/** \brief 10B4, MTL FRP ACNTR1 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR1 */
#define GETH0_PORT0_MTL_FRP_ACNTR1 (GETH0_PORT0_MTL_MTL_FRP_ACNTR1)

/** \brief 10B4, MTL FRP ACNTR2 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR2 */
#define GETH0_PORT0_MTL_FRP_ACNTR2 (GETH0_PORT0_MTL_MTL_FRP_ACNTR2)

/** \brief 10B4, MTL FRP ACNTR3 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR3 */
#define GETH0_PORT0_MTL_FRP_ACNTR3 (GETH0_PORT0_MTL_MTL_FRP_ACNTR3)

/** \brief 10B4, MTL FRP ACNTR4 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR4 */
#define GETH0_PORT0_MTL_FRP_ACNTR4 (GETH0_PORT0_MTL_MTL_FRP_ACNTR4)

/** \brief 10B4, MTL FRP ACNTR5 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR5 */
#define GETH0_PORT0_MTL_FRP_ACNTR5 (GETH0_PORT0_MTL_MTL_FRP_ACNTR5)

/** \brief 10B4, MTL FRP ACNTR6 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR6 */
#define GETH0_PORT0_MTL_FRP_ACNTR6 (GETH0_PORT0_MTL_MTL_FRP_ACNTR6)

/** \brief 10B4, MTL FRP ACNTR7 */
#define GETH0_PORT0_MTL_MTL_FRP_ACNTR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7*)0xF90110B4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_MTL_FRP_ACNTR7 */
#define GETH0_PORT0_MTL_FRP_ACNTR7 (GETH0_PORT0_MTL_MTL_FRP_ACNTR7)

/** \brief 10B4, MTL RXP Bypass Cnt */
#define GETH0_PORT0_MTL_RXP_BYPASS_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT*)0xF90110B4u)

/** \brief 10B4, MTL RXP Drop Cnt */
#define GETH0_PORT0_MTL_RXP_DROP_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_DROP_CNT*)0xF90110B4u)

/** \brief 10B4, MTL RXP Error Cnt */
#define GETH0_PORT0_MTL_RXP_ERROR_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_ERROR_CNT*)0xF90110B4u)

/** \brief 10C0, MTL ECC Control */
#define GETH0_PORT0_MTL_ECC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_CONTROL*)0xF90110C0u)

/** \brief 10C4, MTL Safety Interrupt Status */
#define GETH0_PORT0_MTL_SAFETY_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS*)0xF90110C4u)

/** \brief 10C8, MTL ECC Interrupt Enable */
#define GETH0_PORT0_MTL_ECC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE*)0xF90110C8u)

/** \brief 10CC, MTL ECC Interrupt Status */
#define GETH0_PORT0_MTL_ECC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS*)0xF90110CCu)

/** \brief 10D0, MTL ECC Err Sts Rctl */
#define GETH0_PORT0_MTL_ECC_ERR_STS_RCTL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL*)0xF90110D0u)

/** \brief 10D4, MTL ECC Err Addr Status */
#define GETH0_PORT0_MTL_ECC_ERR_ADDR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS*)0xF90110D4u)

/** \brief 10D8, MTL ECC Err Cntr Status */
#define GETH0_PORT0_MTL_ECC_ERR_CNTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS*)0xF90110D8u)

/** \brief 10E0, MTL DPP Control */
#define GETH0_PORT0_MTL_DPP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DPP_CONTROL*)0xF90110E0u)

/** \brief 10E4, MTL DPP ECC EIC */
#define GETH0_PORT0_MTL_DPP_ECC_EIC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DPP_ECC_EIC*)0xF90110E4u)

/** \brief 10E8, MTL SGF Control */
#define GETH0_PORT0_MTL_SGF_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_CONTROL*)0xF90110E8u)

/** \brief 10EC, MTL SGF Extended Control */
#define GETH0_PORT0_MTL_SGF_EXTENDED_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL*)0xF90110ECu)

/** \brief 10F0, MTL SGF Status */
#define GETH0_PORT0_MTL_SGF_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_STATUS*)0xF90110F0u)

/** \brief 10F4, MTL SGF Interrupt Enable */
#define GETH0_PORT0_MTL_SGF_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE*)0xF90110F4u)

/** \brief 1100, MTL TxQ0 Operation Mode */
#define GETH0_PORT0_MTL_TCQ0_TXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE*)0xF9011100u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_TXQ0_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ0_OPERATION_MODE (GETH0_PORT0_MTL_TCQ0_TXQ0_OPERATION_MODE)

/** \brief 1104, MTL TxQ0 Underflow */
#define GETH0_PORT0_MTL_TCQ0_TXQ0_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW*)0xF9011104u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_TXQ0_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ0_UNDERFLOW (GETH0_PORT0_MTL_TCQ0_TXQ0_UNDERFLOW)

/** \brief 1108, MTL TxQ0 Debug */
#define GETH0_PORT0_MTL_TCQ0_TXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG*)0xF9011108u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_TXQ0_DEBUG */
#define GETH0_PORT0_MTL_TXQ0_DEBUG (GETH0_PORT0_MTL_TCQ0_TXQ0_DEBUG)

/** \brief 1110, MTL TC0 ETS Control */
#define GETH0_PORT0_MTL_TCQ0_TC0_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL*)0xF9011110u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_TC0_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC0_ETS_CONTROL (GETH0_PORT0_MTL_TCQ0_TC0_ETS_CONTROL)

/** \brief 1118, MTL TC0 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ0_TC0_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT*)0xF9011118u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_TC0_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC0_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ0_TC0_QUANTUM_WEIGHT)

/** \brief 1140, MTL RxQ0 Operation Mode */
#define GETH0_PORT0_MTL_TCQ0_RXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE*)0xF9011140u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_RXQ0_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ0_OPERATION_MODE (GETH0_PORT0_MTL_TCQ0_RXQ0_OPERATION_MODE)

/** \brief 1144, MTL RxQ0 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT*)0xF9011144u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ0_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT)

/** \brief 1148, MTL RxQ0 Debug */
#define GETH0_PORT0_MTL_TCQ0_RXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG*)0xF9011148u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_RXQ0_DEBUG */
#define GETH0_PORT0_MTL_RXQ0_DEBUG (GETH0_PORT0_MTL_TCQ0_RXQ0_DEBUG)

/** \brief 114C, MTL RxQ0 Control */
#define GETH0_PORT0_MTL_TCQ0_RXQ0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL*)0xF901114Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_RXQ0_CONTROL */
#define GETH0_PORT0_MTL_RXQ0_CONTROL (GETH0_PORT0_MTL_TCQ0_RXQ0_CONTROL)

/** \brief 1150, MTL RxQ0 Flow Control */
#define GETH0_PORT0_MTL_TCQ0_RXQ0_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL*)0xF9011150u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_RXQ0_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ0_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ0_RXQ0_FLOW_CONTROL)

/** \brief 1170, MTL Q0 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ0_Q0_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE*)0xF9011170u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_Q0_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q0_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ0_Q0_INTERRUPT_ENABLE)

/** \brief 1174, MTL Q0 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ0_Q0_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS*)0xF9011174u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ0_Q0_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q0_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ0_Q0_INTERRUPT_STATUS)

/** \brief 1180, MTL TxQ1 Operation Mode */
#define GETH0_PORT0_MTL_TCQ1_TXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE*)0xF9011180u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_TXQ1_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ1_OPERATION_MODE (GETH0_PORT0_MTL_TCQ1_TXQ1_OPERATION_MODE)

/** \brief 1184, MTL TxQ1 Underflow */
#define GETH0_PORT0_MTL_TCQ1_TXQ1_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW*)0xF9011184u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_TXQ1_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ1_UNDERFLOW (GETH0_PORT0_MTL_TCQ1_TXQ1_UNDERFLOW)

/** \brief 1188, MTL TxQ1 Debug */
#define GETH0_PORT0_MTL_TCQ1_TXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG*)0xF9011188u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_TXQ1_DEBUG */
#define GETH0_PORT0_MTL_TXQ1_DEBUG (GETH0_PORT0_MTL_TCQ1_TXQ1_DEBUG)

/** \brief 1190, MTL TC1 ETS Control */
#define GETH0_PORT0_MTL_TCQ1_TC1_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL*)0xF9011190u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_TC1_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC1_ETS_CONTROL (GETH0_PORT0_MTL_TCQ1_TC1_ETS_CONTROL)

/** \brief 1198, MTL TC1 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ1_TC1_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT*)0xF9011198u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_TC1_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC1_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ1_TC1_QUANTUM_WEIGHT)

/** \brief 11C0, MTL RxQ1 Operation Mode */
#define GETH0_PORT0_MTL_TCQ1_RXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE*)0xF90111C0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_RXQ1_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ1_OPERATION_MODE (GETH0_PORT0_MTL_TCQ1_RXQ1_OPERATION_MODE)

/** \brief 11C4, MTL RxQ1 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT*)0xF90111C4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ1_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT)

/** \brief 11C8, MTL RxQ1 Debug */
#define GETH0_PORT0_MTL_TCQ1_RXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG*)0xF90111C8u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_RXQ1_DEBUG */
#define GETH0_PORT0_MTL_RXQ1_DEBUG (GETH0_PORT0_MTL_TCQ1_RXQ1_DEBUG)

/** \brief 11CC, MTL RxQ1 Control */
#define GETH0_PORT0_MTL_TCQ1_RXQ1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL*)0xF90111CCu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_RXQ1_CONTROL */
#define GETH0_PORT0_MTL_RXQ1_CONTROL (GETH0_PORT0_MTL_TCQ1_RXQ1_CONTROL)

/** \brief 11D0, MTL RxQ1 Flow Control */
#define GETH0_PORT0_MTL_TCQ1_RXQ1_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL*)0xF90111D0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_RXQ1_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ1_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ1_RXQ1_FLOW_CONTROL)

/** \brief 11F0, MTL Q1 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ1_Q1_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE*)0xF90111F0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_Q1_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q1_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ1_Q1_INTERRUPT_ENABLE)

/** \brief 11F4, MTL Q1 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ1_Q1_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS*)0xF90111F4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ1_Q1_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q1_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ1_Q1_INTERRUPT_STATUS)

/** \brief 1200, MTL TxQ2 Operation Mode */
#define GETH0_PORT0_MTL_TCQ2_TXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE*)0xF9011200u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_TXQ2_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ2_OPERATION_MODE (GETH0_PORT0_MTL_TCQ2_TXQ2_OPERATION_MODE)

/** \brief 1204, MTL TxQ2 Underflow */
#define GETH0_PORT0_MTL_TCQ2_TXQ2_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW*)0xF9011204u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_TXQ2_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ2_UNDERFLOW (GETH0_PORT0_MTL_TCQ2_TXQ2_UNDERFLOW)

/** \brief 1208, MTL TxQ2 Debug */
#define GETH0_PORT0_MTL_TCQ2_TXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG*)0xF9011208u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_TXQ2_DEBUG */
#define GETH0_PORT0_MTL_TXQ2_DEBUG (GETH0_PORT0_MTL_TCQ2_TXQ2_DEBUG)

/** \brief 1210, MTL TC2 ETS Control */
#define GETH0_PORT0_MTL_TCQ2_TC2_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL*)0xF9011210u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_TC2_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC2_ETS_CONTROL (GETH0_PORT0_MTL_TCQ2_TC2_ETS_CONTROL)

/** \brief 1218, MTL TC2 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ2_TC2_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT*)0xF9011218u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_TC2_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC2_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ2_TC2_QUANTUM_WEIGHT)

/** \brief 1240, MTL RxQ2 Operation Mode */
#define GETH0_PORT0_MTL_TCQ2_RXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE*)0xF9011240u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_RXQ2_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ2_OPERATION_MODE (GETH0_PORT0_MTL_TCQ2_RXQ2_OPERATION_MODE)

/** \brief 1244, MTL RxQ2 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT*)0xF9011244u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ2_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT)

/** \brief 1248, MTL RxQ2 Debug */
#define GETH0_PORT0_MTL_TCQ2_RXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG*)0xF9011248u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_RXQ2_DEBUG */
#define GETH0_PORT0_MTL_RXQ2_DEBUG (GETH0_PORT0_MTL_TCQ2_RXQ2_DEBUG)

/** \brief 124C, MTL RxQ2 Control */
#define GETH0_PORT0_MTL_TCQ2_RXQ2_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL*)0xF901124Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_RXQ2_CONTROL */
#define GETH0_PORT0_MTL_RXQ2_CONTROL (GETH0_PORT0_MTL_TCQ2_RXQ2_CONTROL)

/** \brief 1250, MTL RxQ2 Flow Control */
#define GETH0_PORT0_MTL_TCQ2_RXQ2_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL*)0xF9011250u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_RXQ2_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ2_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ2_RXQ2_FLOW_CONTROL)

/** \brief 1270, MTL Q2 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ2_Q2_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE*)0xF9011270u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_Q2_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q2_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ2_Q2_INTERRUPT_ENABLE)

/** \brief 1274, MTL Q2 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ2_Q2_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS*)0xF9011274u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ2_Q2_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q2_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ2_Q2_INTERRUPT_STATUS)

/** \brief 1280, MTL TxQ3 Operation Mode */
#define GETH0_PORT0_MTL_TCQ3_TXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE*)0xF9011280u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_TXQ3_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ3_OPERATION_MODE (GETH0_PORT0_MTL_TCQ3_TXQ3_OPERATION_MODE)

/** \brief 1284, MTL TxQ3 Underflow */
#define GETH0_PORT0_MTL_TCQ3_TXQ3_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW*)0xF9011284u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_TXQ3_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ3_UNDERFLOW (GETH0_PORT0_MTL_TCQ3_TXQ3_UNDERFLOW)

/** \brief 1288, MTL TxQ3 Debug */
#define GETH0_PORT0_MTL_TCQ3_TXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG*)0xF9011288u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_TXQ3_DEBUG */
#define GETH0_PORT0_MTL_TXQ3_DEBUG (GETH0_PORT0_MTL_TCQ3_TXQ3_DEBUG)

/** \brief 1290, MTL TC3 ETS Control */
#define GETH0_PORT0_MTL_TCQ3_TC3_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL*)0xF9011290u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_TC3_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC3_ETS_CONTROL (GETH0_PORT0_MTL_TCQ3_TC3_ETS_CONTROL)

/** \brief 1298, MTL TC3 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ3_TC3_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT*)0xF9011298u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_TC3_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC3_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ3_TC3_QUANTUM_WEIGHT)

/** \brief 12C0, MTL RxQ3 Operation Mode */
#define GETH0_PORT0_MTL_TCQ3_RXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE*)0xF90112C0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_RXQ3_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ3_OPERATION_MODE (GETH0_PORT0_MTL_TCQ3_RXQ3_OPERATION_MODE)

/** \brief 12C4, MTL RxQ3 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT*)0xF90112C4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ3_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT)

/** \brief 12C8, MTL RxQ3 Debug */
#define GETH0_PORT0_MTL_TCQ3_RXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG*)0xF90112C8u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_RXQ3_DEBUG */
#define GETH0_PORT0_MTL_RXQ3_DEBUG (GETH0_PORT0_MTL_TCQ3_RXQ3_DEBUG)

/** \brief 12CC, MTL RxQ3 Control */
#define GETH0_PORT0_MTL_TCQ3_RXQ3_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL*)0xF90112CCu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_RXQ3_CONTROL */
#define GETH0_PORT0_MTL_RXQ3_CONTROL (GETH0_PORT0_MTL_TCQ3_RXQ3_CONTROL)

/** \brief 12D0, MTL RxQ3 Flow Control */
#define GETH0_PORT0_MTL_TCQ3_RXQ3_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL*)0xF90112D0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_RXQ3_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ3_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ3_RXQ3_FLOW_CONTROL)

/** \brief 12F0, MTL Q3 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ3_Q3_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE*)0xF90112F0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_Q3_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q3_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ3_Q3_INTERRUPT_ENABLE)

/** \brief 12F4, MTL Q3 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ3_Q3_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS*)0xF90112F4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ3_Q3_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q3_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ3_Q3_INTERRUPT_STATUS)

/** \brief 1300, MTL TxQ4 Operation Mode */
#define GETH0_PORT0_MTL_TCQ4_TXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE*)0xF9011300u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_TXQ4_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ4_OPERATION_MODE (GETH0_PORT0_MTL_TCQ4_TXQ4_OPERATION_MODE)

/** \brief 1304, MTL TxQ4 Underflow */
#define GETH0_PORT0_MTL_TCQ4_TXQ4_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW*)0xF9011304u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_TXQ4_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ4_UNDERFLOW (GETH0_PORT0_MTL_TCQ4_TXQ4_UNDERFLOW)

/** \brief 1308, MTL TxQ4 Debug */
#define GETH0_PORT0_MTL_TCQ4_TXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG*)0xF9011308u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_TXQ4_DEBUG */
#define GETH0_PORT0_MTL_TXQ4_DEBUG (GETH0_PORT0_MTL_TCQ4_TXQ4_DEBUG)

/** \brief 1310, MTL TC4 ETS Control */
#define GETH0_PORT0_MTL_TCQ4_TC4_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL*)0xF9011310u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_TC4_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC4_ETS_CONTROL (GETH0_PORT0_MTL_TCQ4_TC4_ETS_CONTROL)

/** \brief 1318, MTL TC4 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ4_TC4_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT*)0xF9011318u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_TC4_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC4_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ4_TC4_QUANTUM_WEIGHT)

/** \brief 1340, MTL RxQ4 Operation Mode */
#define GETH0_PORT0_MTL_TCQ4_RXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE*)0xF9011340u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_RXQ4_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ4_OPERATION_MODE (GETH0_PORT0_MTL_TCQ4_RXQ4_OPERATION_MODE)

/** \brief 1344, MTL RxQ4 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT*)0xF9011344u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ4_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT)

/** \brief 1348, MTL RxQ4 Debug */
#define GETH0_PORT0_MTL_TCQ4_RXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG*)0xF9011348u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_RXQ4_DEBUG */
#define GETH0_PORT0_MTL_RXQ4_DEBUG (GETH0_PORT0_MTL_TCQ4_RXQ4_DEBUG)

/** \brief 134C, MTL RxQ4 Control */
#define GETH0_PORT0_MTL_TCQ4_RXQ4_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL*)0xF901134Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_RXQ4_CONTROL */
#define GETH0_PORT0_MTL_RXQ4_CONTROL (GETH0_PORT0_MTL_TCQ4_RXQ4_CONTROL)

/** \brief 1350, MTL RxQ4 Flow Control */
#define GETH0_PORT0_MTL_TCQ4_RXQ4_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL*)0xF9011350u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_RXQ4_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ4_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ4_RXQ4_FLOW_CONTROL)

/** \brief 1370, MTL Q4 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ4_Q4_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE*)0xF9011370u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_Q4_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q4_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ4_Q4_INTERRUPT_ENABLE)

/** \brief 1374, MTL Q4 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ4_Q4_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS*)0xF9011374u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ4_Q4_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q4_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ4_Q4_INTERRUPT_STATUS)

/** \brief 1380, MTL TxQ5 Operation Mode */
#define GETH0_PORT0_MTL_TCQ5_TXQ5_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE*)0xF9011380u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TXQ5_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ5_OPERATION_MODE (GETH0_PORT0_MTL_TCQ5_TXQ5_OPERATION_MODE)

/** \brief 1384, MTL TxQ5 Underflow */
#define GETH0_PORT0_MTL_TCQ5_TXQ5_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW*)0xF9011384u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TXQ5_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ5_UNDERFLOW (GETH0_PORT0_MTL_TCQ5_TXQ5_UNDERFLOW)

/** \brief 1388, MTL TxQ5 Debug */
#define GETH0_PORT0_MTL_TCQ5_TXQ5_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG*)0xF9011388u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TXQ5_DEBUG */
#define GETH0_PORT0_MTL_TXQ5_DEBUG (GETH0_PORT0_MTL_TCQ5_TXQ5_DEBUG)

/** \brief 1390, MTL TC5 ETS Control */
#define GETH0_PORT0_MTL_TCQ5_TC5_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL*)0xF9011390u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TC5_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC5_ETS_CONTROL (GETH0_PORT0_MTL_TCQ5_TC5_ETS_CONTROL)

/** \brief 1398, MTL TC5 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ5_TC5_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT*)0xF9011398u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TC5_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC5_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ5_TC5_QUANTUM_WEIGHT)

/** \brief 139C, MTL TC5 SendSlopeCredit */
#define GETH0_PORT0_MTL_TCQ5_TC5_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT*)0xF901139Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TC5_SENDSLOPECREDIT */
#define GETH0_PORT0_MTL_TC5_SENDSLOPECREDIT (GETH0_PORT0_MTL_TCQ5_TC5_SENDSLOPECREDIT)

/** \brief 13A0, MTL TC5 HiCredit */
#define GETH0_PORT0_MTL_TCQ5_TC5_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_HICREDIT*)0xF90113A0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TC5_HICREDIT */
#define GETH0_PORT0_MTL_TC5_HICREDIT (GETH0_PORT0_MTL_TCQ5_TC5_HICREDIT)

/** \brief 13A4, MTL TC5 LoCredit */
#define GETH0_PORT0_MTL_TCQ5_TC5_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT*)0xF90113A4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_TC5_LOCREDIT */
#define GETH0_PORT0_MTL_TC5_LOCREDIT (GETH0_PORT0_MTL_TCQ5_TC5_LOCREDIT)

/** \brief 13C0, MTL RxQ5 Operation Mode */
#define GETH0_PORT0_MTL_TCQ5_RXQ5_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE*)0xF90113C0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_RXQ5_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ5_OPERATION_MODE (GETH0_PORT0_MTL_TCQ5_RXQ5_OPERATION_MODE)

/** \brief 13C4, MTL RxQ5 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT*)0xF90113C4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ5_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT)

/** \brief 13C8, MTL RxQ5 Debug */
#define GETH0_PORT0_MTL_TCQ5_RXQ5_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG*)0xF90113C8u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_RXQ5_DEBUG */
#define GETH0_PORT0_MTL_RXQ5_DEBUG (GETH0_PORT0_MTL_TCQ5_RXQ5_DEBUG)

/** \brief 13CC, MTL RxQ5 Control */
#define GETH0_PORT0_MTL_TCQ5_RXQ5_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL*)0xF90113CCu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_RXQ5_CONTROL */
#define GETH0_PORT0_MTL_RXQ5_CONTROL (GETH0_PORT0_MTL_TCQ5_RXQ5_CONTROL)

/** \brief 13D0, MTL RxQ5 Flow Control */
#define GETH0_PORT0_MTL_TCQ5_RXQ5_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL*)0xF90113D0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_RXQ5_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ5_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ5_RXQ5_FLOW_CONTROL)

/** \brief 13F0, MTL Q5 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ5_Q5_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE*)0xF90113F0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_Q5_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q5_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ5_Q5_INTERRUPT_ENABLE)

/** \brief 13F4, MTL Q5 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ5_Q5_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS*)0xF90113F4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ5_Q5_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q5_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ5_Q5_INTERRUPT_STATUS)

/** \brief 1400, MTL TxQ6 Operation Mode */
#define GETH0_PORT0_MTL_TCQ6_TXQ6_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE*)0xF9011400u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TXQ6_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ6_OPERATION_MODE (GETH0_PORT0_MTL_TCQ6_TXQ6_OPERATION_MODE)

/** \brief 1404, MTL TxQ6 Underflow */
#define GETH0_PORT0_MTL_TCQ6_TXQ6_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW*)0xF9011404u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TXQ6_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ6_UNDERFLOW (GETH0_PORT0_MTL_TCQ6_TXQ6_UNDERFLOW)

/** \brief 1408, MTL TxQ6 Debug */
#define GETH0_PORT0_MTL_TCQ6_TXQ6_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG*)0xF9011408u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TXQ6_DEBUG */
#define GETH0_PORT0_MTL_TXQ6_DEBUG (GETH0_PORT0_MTL_TCQ6_TXQ6_DEBUG)

/** \brief 1410, MTL TC6 ETS Control */
#define GETH0_PORT0_MTL_TCQ6_TC6_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL*)0xF9011410u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TC6_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC6_ETS_CONTROL (GETH0_PORT0_MTL_TCQ6_TC6_ETS_CONTROL)

/** \brief 1418, MTL TC6 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ6_TC6_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT*)0xF9011418u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TC6_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC6_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ6_TC6_QUANTUM_WEIGHT)

/** \brief 141C, MTL TC6 SendSlopeCredit */
#define GETH0_PORT0_MTL_TCQ6_TC6_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT*)0xF901141Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TC6_SENDSLOPECREDIT */
#define GETH0_PORT0_MTL_TC6_SENDSLOPECREDIT (GETH0_PORT0_MTL_TCQ6_TC6_SENDSLOPECREDIT)

/** \brief 1420, MTL TC6 HiCredit */
#define GETH0_PORT0_MTL_TCQ6_TC6_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_HICREDIT*)0xF9011420u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TC6_HICREDIT */
#define GETH0_PORT0_MTL_TC6_HICREDIT (GETH0_PORT0_MTL_TCQ6_TC6_HICREDIT)

/** \brief 1424, MTL TC6 LoCredit */
#define GETH0_PORT0_MTL_TCQ6_TC6_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT*)0xF9011424u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_TC6_LOCREDIT */
#define GETH0_PORT0_MTL_TC6_LOCREDIT (GETH0_PORT0_MTL_TCQ6_TC6_LOCREDIT)

/** \brief 1440, MTL RxQ6 Operation Mode */
#define GETH0_PORT0_MTL_TCQ6_RXQ6_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE*)0xF9011440u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_RXQ6_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ6_OPERATION_MODE (GETH0_PORT0_MTL_TCQ6_RXQ6_OPERATION_MODE)

/** \brief 1444, MTL RxQ6 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT*)0xF9011444u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ6_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT)

/** \brief 1448, MTL RxQ6 Debug */
#define GETH0_PORT0_MTL_TCQ6_RXQ6_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG*)0xF9011448u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_RXQ6_DEBUG */
#define GETH0_PORT0_MTL_RXQ6_DEBUG (GETH0_PORT0_MTL_TCQ6_RXQ6_DEBUG)

/** \brief 144C, MTL RxQ6 Control */
#define GETH0_PORT0_MTL_TCQ6_RXQ6_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL*)0xF901144Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_RXQ6_CONTROL */
#define GETH0_PORT0_MTL_RXQ6_CONTROL (GETH0_PORT0_MTL_TCQ6_RXQ6_CONTROL)

/** \brief 1450, MTL RxQ6 Flow Control */
#define GETH0_PORT0_MTL_TCQ6_RXQ6_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL*)0xF9011450u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_RXQ6_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ6_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ6_RXQ6_FLOW_CONTROL)

/** \brief 1470, MTL Q6 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ6_Q6_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE*)0xF9011470u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_Q6_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q6_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ6_Q6_INTERRUPT_ENABLE)

/** \brief 1474, MTL Q6 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ6_Q6_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS*)0xF9011474u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ6_Q6_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q6_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ6_Q6_INTERRUPT_STATUS)

/** \brief 1480, MTL TxQ7 Operation Mode */
#define GETH0_PORT0_MTL_TCQ7_TXQ7_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE*)0xF9011480u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TXQ7_OPERATION_MODE */
#define GETH0_PORT0_MTL_TXQ7_OPERATION_MODE (GETH0_PORT0_MTL_TCQ7_TXQ7_OPERATION_MODE)

/** \brief 1484, MTL TxQ7 Underflow */
#define GETH0_PORT0_MTL_TCQ7_TXQ7_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW*)0xF9011484u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TXQ7_UNDERFLOW */
#define GETH0_PORT0_MTL_TXQ7_UNDERFLOW (GETH0_PORT0_MTL_TCQ7_TXQ7_UNDERFLOW)

/** \brief 1488, MTL TxQ7 Debug */
#define GETH0_PORT0_MTL_TCQ7_TXQ7_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG*)0xF9011488u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TXQ7_DEBUG */
#define GETH0_PORT0_MTL_TXQ7_DEBUG (GETH0_PORT0_MTL_TCQ7_TXQ7_DEBUG)

/** \brief 1490, MTL TC7 ETS Control */
#define GETH0_PORT0_MTL_TCQ7_TC7_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL*)0xF9011490u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TC7_ETS_CONTROL */
#define GETH0_PORT0_MTL_TC7_ETS_CONTROL (GETH0_PORT0_MTL_TCQ7_TC7_ETS_CONTROL)

/** \brief 1498, MTL TC7 Quantum Weight */
#define GETH0_PORT0_MTL_TCQ7_TC7_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT*)0xF9011498u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TC7_QUANTUM_WEIGHT */
#define GETH0_PORT0_MTL_TC7_QUANTUM_WEIGHT (GETH0_PORT0_MTL_TCQ7_TC7_QUANTUM_WEIGHT)

/** \brief 149C, MTL TC7 SendSlopeCredit */
#define GETH0_PORT0_MTL_TCQ7_TC7_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT*)0xF901149Cu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TC7_SENDSLOPECREDIT */
#define GETH0_PORT0_MTL_TC7_SENDSLOPECREDIT (GETH0_PORT0_MTL_TCQ7_TC7_SENDSLOPECREDIT)

/** \brief 14A0, MTL TC7 HiCredit */
#define GETH0_PORT0_MTL_TCQ7_TC7_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_HICREDIT*)0xF90114A0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TC7_HICREDIT */
#define GETH0_PORT0_MTL_TC7_HICREDIT (GETH0_PORT0_MTL_TCQ7_TC7_HICREDIT)

/** \brief 14A4, MTL TC7 LoCredit */
#define GETH0_PORT0_MTL_TCQ7_TC7_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT*)0xF90114A4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_TC7_LOCREDIT */
#define GETH0_PORT0_MTL_TC7_LOCREDIT (GETH0_PORT0_MTL_TCQ7_TC7_LOCREDIT)

/** \brief 14C0, MTL RxQ7 Operation Mode */
#define GETH0_PORT0_MTL_TCQ7_RXQ7_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE*)0xF90114C0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_RXQ7_OPERATION_MODE */
#define GETH0_PORT0_MTL_RXQ7_OPERATION_MODE (GETH0_PORT0_MTL_TCQ7_RXQ7_OPERATION_MODE)

/** \brief 14C4, MTL RxQ7 Missed Pkt Overflow Cnt */
#define GETH0_PORT0_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT*)0xF90114C4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT0_MTL_RXQ7_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT0_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT)

/** \brief 14C8, MTL RxQ7 Debug */
#define GETH0_PORT0_MTL_TCQ7_RXQ7_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG*)0xF90114C8u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_RXQ7_DEBUG */
#define GETH0_PORT0_MTL_RXQ7_DEBUG (GETH0_PORT0_MTL_TCQ7_RXQ7_DEBUG)

/** \brief 14CC, MTL RxQ7 Control */
#define GETH0_PORT0_MTL_TCQ7_RXQ7_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL*)0xF90114CCu)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_RXQ7_CONTROL */
#define GETH0_PORT0_MTL_RXQ7_CONTROL (GETH0_PORT0_MTL_TCQ7_RXQ7_CONTROL)

/** \brief 14D0, MTL RxQ7 Flow Control */
#define GETH0_PORT0_MTL_TCQ7_RXQ7_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL*)0xF90114D0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_RXQ7_FLOW_CONTROL */
#define GETH0_PORT0_MTL_RXQ7_FLOW_CONTROL (GETH0_PORT0_MTL_TCQ7_RXQ7_FLOW_CONTROL)

/** \brief 14F0, MTL Q7 Interrupt Enable */
#define GETH0_PORT0_MTL_TCQ7_Q7_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE*)0xF90114F0u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_Q7_INTERRUPT_ENABLE */
#define GETH0_PORT0_MTL_Q7_INTERRUPT_ENABLE (GETH0_PORT0_MTL_TCQ7_Q7_INTERRUPT_ENABLE)

/** \brief 14F4, MTL Q7 Interrupt Status */
#define GETH0_PORT0_MTL_TCQ7_Q7_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS*)0xF90114F4u)
/** Alias (User Manual Name) for GETH0_PORT0_MTL_TCQ7_Q7_INTERRUPT_STATUS */
#define GETH0_PORT0_MTL_Q7_INTERRUPT_STATUS (GETH0_PORT0_MTL_TCQ7_Q7_INTERRUPT_STATUS)

/** \brief 2000, MAC Tx Configuration */
#define GETH0_PORT1_CORE_MAC_TX_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_CONFIGURATION*)0xF9012000u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TX_CONFIGURATION */
#define GETH0_PORT1_MAC_TX_CONFIGURATION (GETH0_PORT1_CORE_MAC_TX_CONFIGURATION)

/** \brief 2004, MAC Rx Configuration */
#define GETH0_PORT1_CORE_MAC_RX_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_CONFIGURATION*)0xF9012004u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RX_CONFIGURATION */
#define GETH0_PORT1_MAC_RX_CONFIGURATION (GETH0_PORT1_CORE_MAC_RX_CONFIGURATION)

/** \brief 2008, MAC Packet Filter */
#define GETH0_PORT1_CORE_MAC_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PACKET_FILTER*)0xF9012008u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PACKET_FILTER */
#define GETH0_PORT1_MAC_PACKET_FILTER (GETH0_PORT1_CORE_MAC_PACKET_FILTER)

/** \brief 200C, MAC WD JB Timeout */
#define GETH0_PORT1_CORE_MAC_WD_JB_TIMEOUT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_WD_JB_TIMEOUT*)0xF901200Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_WD_JB_TIMEOUT */
#define GETH0_PORT1_MAC_WD_JB_TIMEOUT (GETH0_PORT1_CORE_MAC_WD_JB_TIMEOUT)

/** \brief 2050, MAC VLAN Tag Ctrl */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_CTRL*)0xF9012050u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_CTRL */
#define GETH0_PORT1_MAC_VLAN_TAG_CTRL (GETH0_PORT1_CORE_MAC_VLAN_TAG_CTRL)

/** \brief 2054, MAC VLAN Tag Data */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_DATA*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_DATA */
#define GETH0_PORT1_MAC_VLAN_TAG_DATA (GETH0_PORT1_CORE_MAC_VLAN_TAG_DATA)

/** \brief 2054, MAC VLAN Tag Filter0 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER0*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER0 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER0 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER0)

/** \brief 2054, MAC VLAN Tag Filter1 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER1*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER1 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER1 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER1)

/** \brief 2054, MAC VLAN Tag Filter2 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER2*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER2 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER2 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER2)

/** \brief 2054, MAC VLAN Tag Filter3 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER3*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER3 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER3 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER3)

/** \brief 2054, MAC VLAN Tag Filter4 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER4*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER4 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER4 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER4)

/** \brief 2054, MAC VLAN Tag Filter5 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER5*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER5 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER5 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER5)

/** \brief 2054, MAC VLAN Tag Filter6 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER6*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER6 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER6 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER6)

/** \brief 2054, MAC VLAN Tag Filter7 */
#define GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_TAG_FILTER7*)0xF9012054u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER7 */
#define GETH0_PORT1_MAC_VLAN_TAG_FILTER7 (GETH0_PORT1_CORE_MAC_VLAN_TAG_FILTER7)

/** \brief 2058, MAC VLAN Hash Table */
#define GETH0_PORT1_CORE_MAC_VLAN_HASH_TABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_HASH_TABLE*)0xF9012058u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_HASH_TABLE */
#define GETH0_PORT1_MAC_VLAN_HASH_TABLE (GETH0_PORT1_CORE_MAC_VLAN_HASH_TABLE)

/** \brief 2060, MAC VLAN Incl */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL */
#define GETH0_PORT1_MAC_VLAN_INCL (GETH0_PORT1_CORE_MAC_VLAN_INCL)

/** \brief 2060, MAC VLAN Incl0 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL0*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL0 */
#define GETH0_PORT1_MAC_VLAN_INCL0 (GETH0_PORT1_CORE_MAC_VLAN_INCL0)

/** \brief 2060, MAC VLAN Incl1 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL1*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL1 */
#define GETH0_PORT1_MAC_VLAN_INCL1 (GETH0_PORT1_CORE_MAC_VLAN_INCL1)

/** \brief 2060, MAC VLAN Incl2 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL2*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL2 */
#define GETH0_PORT1_MAC_VLAN_INCL2 (GETH0_PORT1_CORE_MAC_VLAN_INCL2)

/** \brief 2060, MAC VLAN Incl3 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL3*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL3 */
#define GETH0_PORT1_MAC_VLAN_INCL3 (GETH0_PORT1_CORE_MAC_VLAN_INCL3)

/** \brief 2060, MAC VLAN Incl4 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL4*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL4 */
#define GETH0_PORT1_MAC_VLAN_INCL4 (GETH0_PORT1_CORE_MAC_VLAN_INCL4)

/** \brief 2060, MAC VLAN Incl5 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL5*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL5 */
#define GETH0_PORT1_MAC_VLAN_INCL5 (GETH0_PORT1_CORE_MAC_VLAN_INCL5)

/** \brief 2060, MAC VLAN Incl6 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL6*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL6 */
#define GETH0_PORT1_MAC_VLAN_INCL6 (GETH0_PORT1_CORE_MAC_VLAN_INCL6)

/** \brief 2060, MAC VLAN Incl7 */
#define GETH0_PORT1_CORE_MAC_VLAN_INCL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VLAN_INCL7*)0xF9012060u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VLAN_INCL7 */
#define GETH0_PORT1_MAC_VLAN_INCL7 (GETH0_PORT1_CORE_MAC_VLAN_INCL7)

/** \brief 2064, MAC Inner VLAN Incl */
#define GETH0_PORT1_CORE_MAC_INNER_VLAN_INCL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INNER_VLAN_INCL*)0xF9012064u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_INNER_VLAN_INCL */
#define GETH0_PORT1_MAC_INNER_VLAN_INCL (GETH0_PORT1_CORE_MAC_INNER_VLAN_INCL)

/** \brief 206C, MAC Rx Eth Type Match */
#define GETH0_PORT1_CORE_MAC_RX_ETH_TYPE_MATCH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_ETH_TYPE_MATCH*)0xF901206Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RX_ETH_TYPE_MATCH */
#define GETH0_PORT1_MAC_RX_ETH_TYPE_MATCH (GETH0_PORT1_CORE_MAC_RX_ETH_TYPE_MATCH)

/** \brief 2070, MAC Q0 Tx Flow Ctrl */
#define GETH0_PORT1_CORE_MAC_Q0_TX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL*)0xF9012070u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_Q0_TX_FLOW_CTRL */
#define GETH0_PORT1_MAC_Q0_TX_FLOW_CTRL (GETH0_PORT1_CORE_MAC_Q0_TX_FLOW_CTRL)

/** \brief 2090, MAC Rx Flow Ctrl */
#define GETH0_PORT1_CORE_MAC_RX_FLOW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_FLOW_CTRL*)0xF9012090u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RX_FLOW_CTRL */
#define GETH0_PORT1_MAC_RX_FLOW_CTRL (GETH0_PORT1_CORE_MAC_RX_FLOW_CTRL)

/** \brief 2094, MAC RxQ Ctrl4 */
#define GETH0_PORT1_CORE_MAC_RXQ_CTRL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL4*)0xF9012094u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RXQ_CTRL4 */
#define GETH0_PORT1_MAC_RXQ_CTRL4 (GETH0_PORT1_CORE_MAC_RXQ_CTRL4)

/** \brief 2098, MAC RxQ Ctrl5 */
#define GETH0_PORT1_CORE_MAC_RXQ_CTRL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL5*)0xF9012098u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RXQ_CTRL5 */
#define GETH0_PORT1_MAC_RXQ_CTRL5 (GETH0_PORT1_CORE_MAC_RXQ_CTRL5)

/** \brief 20A0, MAC RxQ Ctrl0 */
#define GETH0_PORT1_CORE_MAC_RXQ_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL0*)0xF90120A0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RXQ_CTRL0 */
#define GETH0_PORT1_MAC_RXQ_CTRL0 (GETH0_PORT1_CORE_MAC_RXQ_CTRL0)

/** \brief 20A4, MAC RxQ Ctrl1 */
#define GETH0_PORT1_CORE_MAC_RXQ_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL1*)0xF90120A4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RXQ_CTRL1 */
#define GETH0_PORT1_MAC_RXQ_CTRL1 (GETH0_PORT1_CORE_MAC_RXQ_CTRL1)

/** \brief 20A8, MAC RxQ Ctrl2 */
#define GETH0_PORT1_CORE_MAC_RXQ_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL2*)0xF90120A8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RXQ_CTRL2 */
#define GETH0_PORT1_MAC_RXQ_CTRL2 (GETH0_PORT1_CORE_MAC_RXQ_CTRL2)

/** \brief 20AC, MAC RxQ Ctrl3 */
#define GETH0_PORT1_CORE_MAC_RXQ_CTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RXQ_CTRL3*)0xF90120ACu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RXQ_CTRL3 */
#define GETH0_PORT1_MAC_RXQ_CTRL3 (GETH0_PORT1_CORE_MAC_RXQ_CTRL3)

/** \brief 20B0, MAC Interrupt Status */
#define GETH0_PORT1_CORE_MAC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INTERRUPT_STATUS*)0xF90120B0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_INTERRUPT_STATUS */
#define GETH0_PORT1_MAC_INTERRUPT_STATUS (GETH0_PORT1_CORE_MAC_INTERRUPT_STATUS)

/** \brief 20B4, MAC Interrupt Enable */
#define GETH0_PORT1_CORE_MAC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INTERRUPT_ENABLE*)0xF90120B4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_INTERRUPT_ENABLE */
#define GETH0_PORT1_MAC_INTERRUPT_ENABLE (GETH0_PORT1_CORE_MAC_INTERRUPT_ENABLE)

/** \brief 20B8, MAC Rx Tx Status */
#define GETH0_PORT1_CORE_MAC_RX_TX_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_TX_STATUS*)0xF90120B8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RX_TX_STATUS */
#define GETH0_PORT1_MAC_RX_TX_STATUS (GETH0_PORT1_CORE_MAC_RX_TX_STATUS)

/** \brief 20C0, MAC PMT Control Status */
#define GETH0_PORT1_CORE_MAC_PMT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PMT_CONTROL_STATUS*)0xF90120C0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PMT_CONTROL_STATUS */
#define GETH0_PORT1_MAC_PMT_CONTROL_STATUS (GETH0_PORT1_CORE_MAC_PMT_CONTROL_STATUS)

/** \brief 20C4, MAC RWK Packet Filter */
#define GETH0_PORT1_CORE_MAC_RWK_PACKET_FILTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RWK_PACKET_FILTER*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RWK_PACKET_FILTER */
#define GETH0_PORT1_MAC_RWK_PACKET_FILTER (GETH0_PORT1_CORE_MAC_RWK_PACKET_FILTER)

/** \brief 20C4, RWK Filter0 1 CRC */
#define GETH0_PORT1_CORE_RWK_FILTER0_1_CRC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_1_CRC*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER0_1_CRC */
#define GETH0_PORT1_RWK_FILTER0_1_CRC (GETH0_PORT1_CORE_RWK_FILTER0_1_CRC)

/** \brief 20C4, RWK Filter0 3 Command */
#define GETH0_PORT1_CORE_RWK_FILTER0_3_COMMAND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_3_COMMAND*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER0_3_COMMAND */
#define GETH0_PORT1_RWK_FILTER0_3_COMMAND (GETH0_PORT1_CORE_RWK_FILTER0_3_COMMAND)

/** \brief 20C4, RWK Filter0 3 Offset */
#define GETH0_PORT1_CORE_RWK_FILTER0_3_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_3_OFFSET*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER0_3_OFFSET */
#define GETH0_PORT1_RWK_FILTER0_3_OFFSET (GETH0_PORT1_CORE_RWK_FILTER0_3_OFFSET)

/** \brief 20C4, RWK Filter0 Byte Mask */
#define GETH0_PORT1_CORE_RWK_FILTER0_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER0_BYTE_MASK*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER0_BYTE_MASK */
#define GETH0_PORT1_RWK_FILTER0_BYTE_MASK (GETH0_PORT1_CORE_RWK_FILTER0_BYTE_MASK)

/** \brief 20C4, RWK Filter1 Byte Mask */
#define GETH0_PORT1_CORE_RWK_FILTER1_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER1_BYTE_MASK*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER1_BYTE_MASK */
#define GETH0_PORT1_RWK_FILTER1_BYTE_MASK (GETH0_PORT1_CORE_RWK_FILTER1_BYTE_MASK)

/** \brief 20C4, RWK Filter2 3 CRC */
#define GETH0_PORT1_CORE_RWK_FILTER2_3_CRC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER2_3_CRC*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER2_3_CRC */
#define GETH0_PORT1_RWK_FILTER2_3_CRC (GETH0_PORT1_CORE_RWK_FILTER2_3_CRC)

/** \brief 20C4, RWK Filter2 Byte Mask */
#define GETH0_PORT1_CORE_RWK_FILTER2_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER2_BYTE_MASK*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER2_BYTE_MASK */
#define GETH0_PORT1_RWK_FILTER2_BYTE_MASK (GETH0_PORT1_CORE_RWK_FILTER2_BYTE_MASK)

/** \brief 20C4, RWK Filter3 Byte Mask */
#define GETH0_PORT1_CORE_RWK_FILTER3_BYTE_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RWK_FILTER3_BYTE_MASK*)0xF90120C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RWK_FILTER3_BYTE_MASK */
#define GETH0_PORT1_RWK_FILTER3_BYTE_MASK (GETH0_PORT1_CORE_RWK_FILTER3_BYTE_MASK)

/** \brief 20D0, MAC LPI Control Status */
#define GETH0_PORT1_CORE_MAC_LPI_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPI_CONTROL_STATUS*)0xF90120D0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPI_CONTROL_STATUS */
#define GETH0_PORT1_MAC_LPI_CONTROL_STATUS (GETH0_PORT1_CORE_MAC_LPI_CONTROL_STATUS)

/** \brief 20D4, MAC LPI Timers Control */
#define GETH0_PORT1_CORE_MAC_LPI_TIMERS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPI_TIMERS_CONTROL*)0xF90120D4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPI_TIMERS_CONTROL */
#define GETH0_PORT1_MAC_LPI_TIMERS_CONTROL (GETH0_PORT1_CORE_MAC_LPI_TIMERS_CONTROL)

/** \brief 20D8, MAC LPI Auto Entry Timer */
#define GETH0_PORT1_CORE_MAC_LPI_AUTO_ENTRY_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPI_AUTO_ENTRY_TIMER*)0xF90120D8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPI_AUTO_ENTRY_TIMER */
#define GETH0_PORT1_MAC_LPI_AUTO_ENTRY_TIMER (GETH0_PORT1_CORE_MAC_LPI_AUTO_ENTRY_TIMER)

/** \brief 20DC, MAC 1US Tic Counter */
#define GETH0_PORT1_CORE_MAC_1US_TIC_COUNTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_1US_TIC_COUNTER*)0xF90120DCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_1US_TIC_COUNTER */
#define GETH0_PORT1_MAC_1US_TIC_COUNTER (GETH0_PORT1_CORE_MAC_1US_TIC_COUNTER)

/** \brief 2110, MAC Version */
#define GETH0_PORT1_CORE_MAC_VERSION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VERSION*)0xF9012110u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VERSION */
#define GETH0_PORT1_MAC_VERSION (GETH0_PORT1_CORE_MAC_VERSION)

/** \brief 2114, MAC Debug */
#define GETH0_PORT1_CORE_MAC_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DEBUG*)0xF9012114u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DEBUG */
#define GETH0_PORT1_MAC_DEBUG (GETH0_PORT1_CORE_MAC_DEBUG)

/** \brief 211C, MAC HW Feature0 */
#define GETH0_PORT1_CORE_MAC_HW_FEATURE0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE0*)0xF901211Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_HW_FEATURE0 */
#define GETH0_PORT1_MAC_HW_FEATURE0 (GETH0_PORT1_CORE_MAC_HW_FEATURE0)

/** \brief 2120, MAC HW Feature1 */
#define GETH0_PORT1_CORE_MAC_HW_FEATURE1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE1*)0xF9012120u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_HW_FEATURE1 */
#define GETH0_PORT1_MAC_HW_FEATURE1 (GETH0_PORT1_CORE_MAC_HW_FEATURE1)

/** \brief 2124, MAC HW Feature2 */
#define GETH0_PORT1_CORE_MAC_HW_FEATURE2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE2*)0xF9012124u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_HW_FEATURE2 */
#define GETH0_PORT1_MAC_HW_FEATURE2 (GETH0_PORT1_CORE_MAC_HW_FEATURE2)

/** \brief 2128, MAC HW Feature3 */
#define GETH0_PORT1_CORE_MAC_HW_FEATURE3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE3*)0xF9012128u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_HW_FEATURE3 */
#define GETH0_PORT1_MAC_HW_FEATURE3 (GETH0_PORT1_CORE_MAC_HW_FEATURE3)

/** \brief 212C, MAC HW Feature4 */
#define GETH0_PORT1_CORE_MAC_HW_FEATURE4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_HW_FEATURE4*)0xF901212Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_HW_FEATURE4 */
#define GETH0_PORT1_MAC_HW_FEATURE4 (GETH0_PORT1_CORE_MAC_HW_FEATURE4)

/** \brief 2140, MAC Extended Configuration */
#define GETH0_PORT1_CORE_MAC_EXTENDED_CONFIGURATION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_EXTENDED_CONFIGURATION*)0xF9012140u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_EXTENDED_CONFIGURATION */
#define GETH0_PORT1_MAC_EXTENDED_CONFIGURATION (GETH0_PORT1_CORE_MAC_EXTENDED_CONFIGURATION)

/** \brief 2144, MAC Ext Cfg1 */
#define GETH0_PORT1_CORE_MAC_EXT_CFG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_EXT_CFG1*)0xF9012144u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_EXT_CFG1 */
#define GETH0_PORT1_MAC_EXT_CFG1 (GETH0_PORT1_CORE_MAC_EXT_CFG1)

/** \brief 2150, MAC DPP FSM Interrupt Status */
#define GETH0_PORT1_CORE_MAC_DPP_FSM_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPP_FSM_INTERRUPT_STATUS*)0xF9012150u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPP_FSM_INTERRUPT_STATUS */
#define GETH0_PORT1_MAC_DPP_FSM_INTERRUPT_STATUS (GETH0_PORT1_CORE_MAC_DPP_FSM_INTERRUPT_STATUS)

/** \brief 2154, MAC AXI SLV DPE Addr Status */
#define GETH0_PORT1_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS*)0xF9012154u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS */
#define GETH0_PORT1_MAC_AXI_SLV_DPE_ADDR_STATUS (GETH0_PORT1_CORE_MAC_AXI_SLV_DPE_ADDR_STATUS)

/** \brief 2158, MAC FSM Control */
#define GETH0_PORT1_CORE_MAC_FSM_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FSM_CONTROL*)0xF9012158u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FSM_CONTROL */
#define GETH0_PORT1_MAC_FSM_CONTROL (GETH0_PORT1_CORE_MAC_FSM_CONTROL)

/** \brief 215C, MAC FSM ACT Timer */
#define GETH0_PORT1_CORE_MAC_FSM_ACT_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FSM_ACT_TIMER*)0xF901215Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FSM_ACT_TIMER */
#define GETH0_PORT1_MAC_FSM_ACT_TIMER (GETH0_PORT1_CORE_MAC_FSM_ACT_TIMER)

/** \brief 2160, SNPS SCS REG1 */
#define GETH0_PORT1_CORE_SNPS_SCS_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_SNPS_SCS_REG1*)0xF9012160u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_SNPS_SCS_REG1 */
#define GETH0_PORT1_SNPS_SCS_REG1 (GETH0_PORT1_CORE_SNPS_SCS_REG1)

/** \brief 2164, MAC SCSR Control */
#define GETH0_PORT1_CORE_MAC_SCSR_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SCSR_CONTROL*)0xF9012164u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SCSR_CONTROL */
#define GETH0_PORT1_MAC_SCSR_CONTROL (GETH0_PORT1_CORE_MAC_SCSR_CONTROL)

/** \brief 2168, MAC SCSR Parity Status */
#define GETH0_PORT1_CORE_MAC_SCSR_PARITY_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_STATUS*)0xF9012168u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SCSR_PARITY_STATUS */
#define GETH0_PORT1_MAC_SCSR_PARITY_STATUS (GETH0_PORT1_CORE_MAC_SCSR_PARITY_STATUS)

/** \brief 216C, MAC SCSR Parity Err Count */
#define GETH0_PORT1_CORE_MAC_SCSR_PARITY_ERR_COUNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SCSR_PARITY_ERR_COUNT*)0xF901216Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SCSR_PARITY_ERR_COUNT */
#define GETH0_PORT1_MAC_SCSR_PARITY_ERR_COUNT (GETH0_PORT1_CORE_MAC_SCSR_PARITY_ERR_COUNT)

/** \brief 2194, MAC Flex Hdr Cfg */
#define GETH0_PORT1_CORE_MAC_FLEX_HDR_CFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_CFG*)0xF9012194u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FLEX_HDR_CFG */
#define GETH0_PORT1_MAC_FLEX_HDR_CFG (GETH0_PORT1_CORE_MAC_FLEX_HDR_CFG)

/** \brief 2198, MAC Flex Hdr Low */
#define GETH0_PORT1_CORE_MAC_FLEX_HDR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_LOW*)0xF9012198u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FLEX_HDR_LOW */
#define GETH0_PORT1_MAC_FLEX_HDR_LOW (GETH0_PORT1_CORE_MAC_FLEX_HDR_LOW)

/** \brief 219C, MAC Flex Hdr High */
#define GETH0_PORT1_CORE_MAC_FLEX_HDR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FLEX_HDR_HIGH*)0xF901219Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FLEX_HDR_HIGH */
#define GETH0_PORT1_MAC_FLEX_HDR_HIGH (GETH0_PORT1_CORE_MAC_FLEX_HDR_HIGH)

/** \brief 2200, MDIO Single Command Address */
#define GETH0_PORT1_CORE_MDIO_SINGLE_COMMAND_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_ADDRESS*)0xF9012200u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_SINGLE_COMMAND_ADDRESS */
#define GETH0_PORT1_MDIO_SINGLE_COMMAND_ADDRESS (GETH0_PORT1_CORE_MDIO_SINGLE_COMMAND_ADDRESS)

/** \brief 2204, MDIO Single Command Control Data */
#define GETH0_PORT1_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA*)0xF9012204u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA */
#define GETH0_PORT1_MDIO_SINGLE_COMMAND_CONTROL_DATA (GETH0_PORT1_CORE_MDIO_SINGLE_COMMAND_CONTROL_DATA)

/** \brief 2208, MDIO Continuous Write Address */
#define GETH0_PORT1_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS*)0xF9012208u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS */
#define GETH0_PORT1_MDIO_CONTINUOUS_WRITE_ADDRESS (GETH0_PORT1_CORE_MDIO_CONTINUOUS_WRITE_ADDRESS)

/** \brief 220C, MDIO Continuous Write Data */
#define GETH0_PORT1_CORE_MDIO_CONTINUOUS_WRITE_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_WRITE_DATA*)0xF901220Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_CONTINUOUS_WRITE_DATA */
#define GETH0_PORT1_MDIO_CONTINUOUS_WRITE_DATA (GETH0_PORT1_CORE_MDIO_CONTINUOUS_WRITE_DATA)

/** \brief 2210, MDIO Continuous Scan Port Enable */
#define GETH0_PORT1_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE*)0xF9012210u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE */
#define GETH0_PORT1_MDIO_CONTINUOUS_SCAN_PORT_ENABLE (GETH0_PORT1_CORE_MDIO_CONTINUOUS_SCAN_PORT_ENABLE)

/** \brief 2214, MDIO Interrupt Status */
#define GETH0_PORT1_CORE_MDIO_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_STATUS*)0xF9012214u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_INTERRUPT_STATUS */
#define GETH0_PORT1_MDIO_INTERRUPT_STATUS (GETH0_PORT1_CORE_MDIO_INTERRUPT_STATUS)

/** \brief 2218, MDIO Interrupt Enable */
#define GETH0_PORT1_CORE_MDIO_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_INTERRUPT_ENABLE*)0xF9012218u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_INTERRUPT_ENABLE */
#define GETH0_PORT1_MDIO_INTERRUPT_ENABLE (GETH0_PORT1_CORE_MDIO_INTERRUPT_ENABLE)

/** \brief 221C, MDIO Port Connect Disconnect Status */
#define GETH0_PORT1_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS*)0xF901221Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS */
#define GETH0_PORT1_MDIO_PORT_CONNECT_DISCONNECT_STATUS (GETH0_PORT1_CORE_MDIO_PORT_CONNECT_DISCONNECT_STATUS)

/** \brief 2220, MDIO Clause 22 Port */
#define GETH0_PORT1_CORE_MDIO_CLAUSE_22_PORT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_CLAUSE_22_PORT*)0xF9012220u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_CLAUSE_22_PORT */
#define GETH0_PORT1_MDIO_CLAUSE_22_PORT (GETH0_PORT1_CORE_MDIO_CLAUSE_22_PORT)

/** \brief 2224, MDIO Port Nx4 Indirect Control */
#define GETH0_PORT1_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL*)0xF9012224u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL */
#define GETH0_PORT1_MDIO_PORT_NX4_INDIRECT_CONTROL (GETH0_PORT1_CORE_MDIO_PORT_NX4_INDIRECT_CONTROL)

/** \brief 2230, MDIO PortNx4P0 Device In Use */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE*)0xF9012230u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE */
#define GETH0_PORT1_MDIO_PORTNX4P0_DEVICE_IN_USE (GETH0_PORT1_CORE_MDIO_PORTNX4P0_DEVICE_IN_USE)

/** \brief 2234, MDIO PortNx4P0 Link Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P0_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_LINK_STATUS*)0xF9012234u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P0_LINK_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P0_LINK_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P0_LINK_STATUS)

/** \brief 2238, MDIO PortNx4P0 Alive Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P0_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P0_ALIVE_STATUS*)0xF9012238u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P0_ALIVE_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P0_ALIVE_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P0_ALIVE_STATUS)

/** \brief 2240, MDIO PortNx4P1 Device In Use */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE*)0xF9012240u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE */
#define GETH0_PORT1_MDIO_PORTNX4P1_DEVICE_IN_USE (GETH0_PORT1_CORE_MDIO_PORTNX4P1_DEVICE_IN_USE)

/** \brief 2244, MDIO PortNx4P1 Link Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P1_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_LINK_STATUS*)0xF9012244u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P1_LINK_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P1_LINK_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P1_LINK_STATUS)

/** \brief 2248, MDIO PortNx4P1 Alive Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P1_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P1_ALIVE_STATUS*)0xF9012248u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P1_ALIVE_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P1_ALIVE_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P1_ALIVE_STATUS)

/** \brief 2250, MDIO PortNx4P2 Device In Use */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE*)0xF9012250u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE */
#define GETH0_PORT1_MDIO_PORTNX4P2_DEVICE_IN_USE (GETH0_PORT1_CORE_MDIO_PORTNX4P2_DEVICE_IN_USE)

/** \brief 2254, MDIO PortNx4P2 Link Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P2_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_LINK_STATUS*)0xF9012254u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P2_LINK_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P2_LINK_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P2_LINK_STATUS)

/** \brief 2258, MDIO PortNx4P2 Alive Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P2_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P2_ALIVE_STATUS*)0xF9012258u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P2_ALIVE_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P2_ALIVE_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P2_ALIVE_STATUS)

/** \brief 2260, MDIO PortNx4P3 Device In Use */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE*)0xF9012260u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE */
#define GETH0_PORT1_MDIO_PORTNX4P3_DEVICE_IN_USE (GETH0_PORT1_CORE_MDIO_PORTNX4P3_DEVICE_IN_USE)

/** \brief 2264, MDIO PortNx4P3 Link Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P3_LINK_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_LINK_STATUS*)0xF9012264u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P3_LINK_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P3_LINK_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P3_LINK_STATUS)

/** \brief 2268, MDIO PortNx4P3 Alive Status */
#define GETH0_PORT1_CORE_MDIO_PORTNX4P3_ALIVE_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MDIO_PORTNX4P3_ALIVE_STATUS*)0xF9012268u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MDIO_PORTNX4P3_ALIVE_STATUS */
#define GETH0_PORT1_MDIO_PORTNX4P3_ALIVE_STATUS (GETH0_PORT1_CORE_MDIO_PORTNX4P3_ALIVE_STATUS)

/** \brief 2280, MAC FPE CTRL STS */
#define GETH0_PORT1_CORE_MAC_FPE_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FPE_CTRL_STS*)0xF9012280u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FPE_CTRL_STS */
#define GETH0_PORT1_MAC_FPE_CTRL_STS (GETH0_PORT1_CORE_MAC_FPE_CTRL_STS)

/** \brief 2290, MAC CSR SW Ctrl */
#define GETH0_PORT1_CORE_MAC_CSR_SW_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_CSR_SW_CTRL*)0xF9012290u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_CSR_SW_CTRL */
#define GETH0_PORT1_MAC_CSR_SW_CTRL (GETH0_PORT1_CORE_MAC_CSR_SW_CTRL)

/** \brief 2300, MAC Address0 High */
#define GETH0_PORT1_CORE_MACADDRESS0_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS0_HIGH*)0xF9012300u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS0_HIGH */
#define GETH0_PORT1_MAC_ADDRESS0_HIGH (GETH0_PORT1_CORE_MACADDRESS0_HIGH)

/** \brief 2304, MAC Address0 Low */
#define GETH0_PORT1_CORE_MACADDRESS0_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS0_LOW*)0xF9012304u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS0_LOW */
#define GETH0_PORT1_MAC_ADDRESS0_LOW (GETH0_PORT1_CORE_MACADDRESS0_LOW)

/** \brief 2308, MAC Address1 High */
#define GETH0_PORT1_CORE_MACADDRESS1_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS1_HIGH*)0xF9012308u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS1_HIGH */
#define GETH0_PORT1_MAC_ADDRESS1_HIGH (GETH0_PORT1_CORE_MACADDRESS1_HIGH)

/** \brief 230C, MAC Address1 Low */
#define GETH0_PORT1_CORE_MACADDRESS1_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS1_LOW*)0xF901230Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS1_LOW */
#define GETH0_PORT1_MAC_ADDRESS1_LOW (GETH0_PORT1_CORE_MACADDRESS1_LOW)

/** \brief 2310, MAC Address2 High */
#define GETH0_PORT1_CORE_MACADDRESS2_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS2_HIGH*)0xF9012310u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS2_HIGH */
#define GETH0_PORT1_MAC_ADDRESS2_HIGH (GETH0_PORT1_CORE_MACADDRESS2_HIGH)

/** \brief 2314, MAC Address2 Low */
#define GETH0_PORT1_CORE_MACADDRESS2_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS2_LOW*)0xF9012314u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS2_LOW */
#define GETH0_PORT1_MAC_ADDRESS2_LOW (GETH0_PORT1_CORE_MACADDRESS2_LOW)

/** \brief 2318, MAC Address3 High */
#define GETH0_PORT1_CORE_MACADDRESS3_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS3_HIGH*)0xF9012318u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS3_HIGH */
#define GETH0_PORT1_MAC_ADDRESS3_HIGH (GETH0_PORT1_CORE_MACADDRESS3_HIGH)

/** \brief 231C, MAC Address3 Low */
#define GETH0_PORT1_CORE_MACADDRESS3_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS3_LOW*)0xF901231Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS3_LOW */
#define GETH0_PORT1_MAC_ADDRESS3_LOW (GETH0_PORT1_CORE_MACADDRESS3_LOW)

/** \brief 2320, MAC Address4 High */
#define GETH0_PORT1_CORE_MACADDRESS4_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS4_HIGH*)0xF9012320u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS4_HIGH */
#define GETH0_PORT1_MAC_ADDRESS4_HIGH (GETH0_PORT1_CORE_MACADDRESS4_HIGH)

/** \brief 2324, MAC Address4 Low */
#define GETH0_PORT1_CORE_MACADDRESS4_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS4_LOW*)0xF9012324u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS4_LOW */
#define GETH0_PORT1_MAC_ADDRESS4_LOW (GETH0_PORT1_CORE_MACADDRESS4_LOW)

/** \brief 2328, MAC Address5 High */
#define GETH0_PORT1_CORE_MACADDRESS5_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS5_HIGH*)0xF9012328u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS5_HIGH */
#define GETH0_PORT1_MAC_ADDRESS5_HIGH (GETH0_PORT1_CORE_MACADDRESS5_HIGH)

/** \brief 232C, MAC Address5 Low */
#define GETH0_PORT1_CORE_MACADDRESS5_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS5_LOW*)0xF901232Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS5_LOW */
#define GETH0_PORT1_MAC_ADDRESS5_LOW (GETH0_PORT1_CORE_MACADDRESS5_LOW)

/** \brief 2330, MAC Address6 High */
#define GETH0_PORT1_CORE_MACADDRESS6_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS6_HIGH*)0xF9012330u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS6_HIGH */
#define GETH0_PORT1_MAC_ADDRESS6_HIGH (GETH0_PORT1_CORE_MACADDRESS6_HIGH)

/** \brief 2334, MAC Address6 Low */
#define GETH0_PORT1_CORE_MACADDRESS6_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS6_LOW*)0xF9012334u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS6_LOW */
#define GETH0_PORT1_MAC_ADDRESS6_LOW (GETH0_PORT1_CORE_MACADDRESS6_LOW)

/** \brief 2338, MAC Address7 High */
#define GETH0_PORT1_CORE_MACADDRESS7_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS7_HIGH*)0xF9012338u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS7_HIGH */
#define GETH0_PORT1_MAC_ADDRESS7_HIGH (GETH0_PORT1_CORE_MACADDRESS7_HIGH)

/** \brief 233C, MAC Address7 Low */
#define GETH0_PORT1_CORE_MACADDRESS7_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS7_LOW*)0xF901233Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS7_LOW */
#define GETH0_PORT1_MAC_ADDRESS7_LOW (GETH0_PORT1_CORE_MACADDRESS7_LOW)

/** \brief 2340, MAC Address8 High */
#define GETH0_PORT1_CORE_MACADDRESS8_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS8_HIGH*)0xF9012340u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS8_HIGH */
#define GETH0_PORT1_MAC_ADDRESS8_HIGH (GETH0_PORT1_CORE_MACADDRESS8_HIGH)

/** \brief 2344, MAC Address8 Low */
#define GETH0_PORT1_CORE_MACADDRESS8_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS8_LOW*)0xF9012344u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS8_LOW */
#define GETH0_PORT1_MAC_ADDRESS8_LOW (GETH0_PORT1_CORE_MACADDRESS8_LOW)

/** \brief 2348, MAC Address9 High */
#define GETH0_PORT1_CORE_MACADDRESS9_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS9_HIGH*)0xF9012348u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS9_HIGH */
#define GETH0_PORT1_MAC_ADDRESS9_HIGH (GETH0_PORT1_CORE_MACADDRESS9_HIGH)

/** \brief 234C, MAC Address9 Low */
#define GETH0_PORT1_CORE_MACADDRESS9_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS9_LOW*)0xF901234Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS9_LOW */
#define GETH0_PORT1_MAC_ADDRESS9_LOW (GETH0_PORT1_CORE_MACADDRESS9_LOW)

/** \brief 2350, MAC Address10 High */
#define GETH0_PORT1_CORE_MACADDRESS10_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS10_HIGH*)0xF9012350u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS10_HIGH */
#define GETH0_PORT1_MAC_ADDRESS10_HIGH (GETH0_PORT1_CORE_MACADDRESS10_HIGH)

/** \brief 2354, MAC Address10 Low */
#define GETH0_PORT1_CORE_MACADDRESS10_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS10_LOW*)0xF9012354u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS10_LOW */
#define GETH0_PORT1_MAC_ADDRESS10_LOW (GETH0_PORT1_CORE_MACADDRESS10_LOW)

/** \brief 2358, MAC Address11 High */
#define GETH0_PORT1_CORE_MACADDRESS11_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS11_HIGH*)0xF9012358u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS11_HIGH */
#define GETH0_PORT1_MAC_ADDRESS11_HIGH (GETH0_PORT1_CORE_MACADDRESS11_HIGH)

/** \brief 235C, MAC Address11 Low */
#define GETH0_PORT1_CORE_MACADDRESS11_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS11_LOW*)0xF901235Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS11_LOW */
#define GETH0_PORT1_MAC_ADDRESS11_LOW (GETH0_PORT1_CORE_MACADDRESS11_LOW)

/** \brief 2360, MAC Address12 High */
#define GETH0_PORT1_CORE_MACADDRESS12_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS12_HIGH*)0xF9012360u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS12_HIGH */
#define GETH0_PORT1_MAC_ADDRESS12_HIGH (GETH0_PORT1_CORE_MACADDRESS12_HIGH)

/** \brief 2364, MAC Address12 Low */
#define GETH0_PORT1_CORE_MACADDRESS12_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS12_LOW*)0xF9012364u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS12_LOW */
#define GETH0_PORT1_MAC_ADDRESS12_LOW (GETH0_PORT1_CORE_MACADDRESS12_LOW)

/** \brief 2368, MAC Address13 High */
#define GETH0_PORT1_CORE_MACADDRESS13_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS13_HIGH*)0xF9012368u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS13_HIGH */
#define GETH0_PORT1_MAC_ADDRESS13_HIGH (GETH0_PORT1_CORE_MACADDRESS13_HIGH)

/** \brief 236C, MAC Address13 Low */
#define GETH0_PORT1_CORE_MACADDRESS13_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS13_LOW*)0xF901236Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS13_LOW */
#define GETH0_PORT1_MAC_ADDRESS13_LOW (GETH0_PORT1_CORE_MACADDRESS13_LOW)

/** \brief 2370, MAC Address14 High */
#define GETH0_PORT1_CORE_MACADDRESS14_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS14_HIGH*)0xF9012370u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS14_HIGH */
#define GETH0_PORT1_MAC_ADDRESS14_HIGH (GETH0_PORT1_CORE_MACADDRESS14_HIGH)

/** \brief 2374, MAC Address14 Low */
#define GETH0_PORT1_CORE_MACADDRESS14_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS14_LOW*)0xF9012374u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS14_LOW */
#define GETH0_PORT1_MAC_ADDRESS14_LOW (GETH0_PORT1_CORE_MACADDRESS14_LOW)

/** \brief 2378, MAC Address15 High */
#define GETH0_PORT1_CORE_MACADDRESS15_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS15_HIGH*)0xF9012378u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS15_HIGH */
#define GETH0_PORT1_MAC_ADDRESS15_HIGH (GETH0_PORT1_CORE_MACADDRESS15_HIGH)

/** \brief 237C, MAC Address15 Low */
#define GETH0_PORT1_CORE_MACADDRESS15_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS15_LOW*)0xF901237Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS15_LOW */
#define GETH0_PORT1_MAC_ADDRESS15_LOW (GETH0_PORT1_CORE_MACADDRESS15_LOW)

/** \brief 2380, MAC Address16 High */
#define GETH0_PORT1_CORE_MACADDRESS16_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS16_HIGH*)0xF9012380u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS16_HIGH */
#define GETH0_PORT1_MAC_ADDRESS16_HIGH (GETH0_PORT1_CORE_MACADDRESS16_HIGH)

/** \brief 2384, MAC Address16 Low */
#define GETH0_PORT1_CORE_MACADDRESS16_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS16_LOW*)0xF9012384u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS16_LOW */
#define GETH0_PORT1_MAC_ADDRESS16_LOW (GETH0_PORT1_CORE_MACADDRESS16_LOW)

/** \brief 2388, MAC Address17 High */
#define GETH0_PORT1_CORE_MACADDRESS17_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS17_HIGH*)0xF9012388u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS17_HIGH */
#define GETH0_PORT1_MAC_ADDRESS17_HIGH (GETH0_PORT1_CORE_MACADDRESS17_HIGH)

/** \brief 238C, MAC Address17 Low */
#define GETH0_PORT1_CORE_MACADDRESS17_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS17_LOW*)0xF901238Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS17_LOW */
#define GETH0_PORT1_MAC_ADDRESS17_LOW (GETH0_PORT1_CORE_MACADDRESS17_LOW)

/** \brief 2390, MAC Address18 High */
#define GETH0_PORT1_CORE_MACADDRESS18_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS18_HIGH*)0xF9012390u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS18_HIGH */
#define GETH0_PORT1_MAC_ADDRESS18_HIGH (GETH0_PORT1_CORE_MACADDRESS18_HIGH)

/** \brief 2394, MAC Address18 Low */
#define GETH0_PORT1_CORE_MACADDRESS18_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS18_LOW*)0xF9012394u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS18_LOW */
#define GETH0_PORT1_MAC_ADDRESS18_LOW (GETH0_PORT1_CORE_MACADDRESS18_LOW)

/** \brief 2398, MAC Address19 High */
#define GETH0_PORT1_CORE_MACADDRESS19_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS19_HIGH*)0xF9012398u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS19_HIGH */
#define GETH0_PORT1_MAC_ADDRESS19_HIGH (GETH0_PORT1_CORE_MACADDRESS19_HIGH)

/** \brief 239C, MAC Address19 Low */
#define GETH0_PORT1_CORE_MACADDRESS19_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS19_LOW*)0xF901239Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS19_LOW */
#define GETH0_PORT1_MAC_ADDRESS19_LOW (GETH0_PORT1_CORE_MACADDRESS19_LOW)

/** \brief 23A0, MAC Address20 High */
#define GETH0_PORT1_CORE_MACADDRESS20_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS20_HIGH*)0xF90123A0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS20_HIGH */
#define GETH0_PORT1_MAC_ADDRESS20_HIGH (GETH0_PORT1_CORE_MACADDRESS20_HIGH)

/** \brief 23A4, MAC Address20 Low */
#define GETH0_PORT1_CORE_MACADDRESS20_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS20_LOW*)0xF90123A4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS20_LOW */
#define GETH0_PORT1_MAC_ADDRESS20_LOW (GETH0_PORT1_CORE_MACADDRESS20_LOW)

/** \brief 23A8, MAC Address21 High */
#define GETH0_PORT1_CORE_MACADDRESS21_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS21_HIGH*)0xF90123A8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS21_HIGH */
#define GETH0_PORT1_MAC_ADDRESS21_HIGH (GETH0_PORT1_CORE_MACADDRESS21_HIGH)

/** \brief 23AC, MAC Address21 Low */
#define GETH0_PORT1_CORE_MACADDRESS21_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS21_LOW*)0xF90123ACu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS21_LOW */
#define GETH0_PORT1_MAC_ADDRESS21_LOW (GETH0_PORT1_CORE_MACADDRESS21_LOW)

/** \brief 23B0, MAC Address22 High */
#define GETH0_PORT1_CORE_MACADDRESS22_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS22_HIGH*)0xF90123B0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS22_HIGH */
#define GETH0_PORT1_MAC_ADDRESS22_HIGH (GETH0_PORT1_CORE_MACADDRESS22_HIGH)

/** \brief 23B4, MAC Address22 Low */
#define GETH0_PORT1_CORE_MACADDRESS22_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS22_LOW*)0xF90123B4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS22_LOW */
#define GETH0_PORT1_MAC_ADDRESS22_LOW (GETH0_PORT1_CORE_MACADDRESS22_LOW)

/** \brief 23B8, MAC Address23 High */
#define GETH0_PORT1_CORE_MACADDRESS23_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS23_HIGH*)0xF90123B8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS23_HIGH */
#define GETH0_PORT1_MAC_ADDRESS23_HIGH (GETH0_PORT1_CORE_MACADDRESS23_HIGH)

/** \brief 23BC, MAC Address23 Low */
#define GETH0_PORT1_CORE_MACADDRESS23_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS23_LOW*)0xF90123BCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS23_LOW */
#define GETH0_PORT1_MAC_ADDRESS23_LOW (GETH0_PORT1_CORE_MACADDRESS23_LOW)

/** \brief 23C0, MAC Address24 High */
#define GETH0_PORT1_CORE_MACADDRESS24_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS24_HIGH*)0xF90123C0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS24_HIGH */
#define GETH0_PORT1_MAC_ADDRESS24_HIGH (GETH0_PORT1_CORE_MACADDRESS24_HIGH)

/** \brief 23C4, MAC Address24 Low */
#define GETH0_PORT1_CORE_MACADDRESS24_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS24_LOW*)0xF90123C4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS24_LOW */
#define GETH0_PORT1_MAC_ADDRESS24_LOW (GETH0_PORT1_CORE_MACADDRESS24_LOW)

/** \brief 23C8, MAC Address25 High */
#define GETH0_PORT1_CORE_MACADDRESS25_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS25_HIGH*)0xF90123C8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS25_HIGH */
#define GETH0_PORT1_MAC_ADDRESS25_HIGH (GETH0_PORT1_CORE_MACADDRESS25_HIGH)

/** \brief 23CC, MAC Address25 Low */
#define GETH0_PORT1_CORE_MACADDRESS25_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS25_LOW*)0xF90123CCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS25_LOW */
#define GETH0_PORT1_MAC_ADDRESS25_LOW (GETH0_PORT1_CORE_MACADDRESS25_LOW)

/** \brief 23D0, MAC Address26 High */
#define GETH0_PORT1_CORE_MACADDRESS26_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS26_HIGH*)0xF90123D0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS26_HIGH */
#define GETH0_PORT1_MAC_ADDRESS26_HIGH (GETH0_PORT1_CORE_MACADDRESS26_HIGH)

/** \brief 23D4, MAC Address26 Low */
#define GETH0_PORT1_CORE_MACADDRESS26_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS26_LOW*)0xF90123D4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS26_LOW */
#define GETH0_PORT1_MAC_ADDRESS26_LOW (GETH0_PORT1_CORE_MACADDRESS26_LOW)

/** \brief 23D8, MAC Address27 High */
#define GETH0_PORT1_CORE_MACADDRESS27_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS27_HIGH*)0xF90123D8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS27_HIGH */
#define GETH0_PORT1_MAC_ADDRESS27_HIGH (GETH0_PORT1_CORE_MACADDRESS27_HIGH)

/** \brief 23DC, MAC Address27 Low */
#define GETH0_PORT1_CORE_MACADDRESS27_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS27_LOW*)0xF90123DCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS27_LOW */
#define GETH0_PORT1_MAC_ADDRESS27_LOW (GETH0_PORT1_CORE_MACADDRESS27_LOW)

/** \brief 23E0, MAC Address28 High */
#define GETH0_PORT1_CORE_MACADDRESS28_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS28_HIGH*)0xF90123E0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS28_HIGH */
#define GETH0_PORT1_MAC_ADDRESS28_HIGH (GETH0_PORT1_CORE_MACADDRESS28_HIGH)

/** \brief 23E4, MAC Address28 Low */
#define GETH0_PORT1_CORE_MACADDRESS28_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS28_LOW*)0xF90123E4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS28_LOW */
#define GETH0_PORT1_MAC_ADDRESS28_LOW (GETH0_PORT1_CORE_MACADDRESS28_LOW)

/** \brief 23E8, MAC Address29 High */
#define GETH0_PORT1_CORE_MACADDRESS29_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS29_HIGH*)0xF90123E8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS29_HIGH */
#define GETH0_PORT1_MAC_ADDRESS29_HIGH (GETH0_PORT1_CORE_MACADDRESS29_HIGH)

/** \brief 23EC, MAC Address29 Low */
#define GETH0_PORT1_CORE_MACADDRESS29_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS29_LOW*)0xF90123ECu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS29_LOW */
#define GETH0_PORT1_MAC_ADDRESS29_LOW (GETH0_PORT1_CORE_MACADDRESS29_LOW)

/** \brief 23F0, MAC Address30 High */
#define GETH0_PORT1_CORE_MACADDRESS30_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS30_HIGH*)0xF90123F0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS30_HIGH */
#define GETH0_PORT1_MAC_ADDRESS30_HIGH (GETH0_PORT1_CORE_MACADDRESS30_HIGH)

/** \brief 23F4, MAC Address30 Low */
#define GETH0_PORT1_CORE_MACADDRESS30_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS30_LOW*)0xF90123F4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS30_LOW */
#define GETH0_PORT1_MAC_ADDRESS30_LOW (GETH0_PORT1_CORE_MACADDRESS30_LOW)

/** \brief 23F8, MAC Address31 High */
#define GETH0_PORT1_CORE_MACADDRESS31_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS31_HIGH*)0xF90123F8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS31_HIGH */
#define GETH0_PORT1_MAC_ADDRESS31_HIGH (GETH0_PORT1_CORE_MACADDRESS31_HIGH)

/** \brief 23FC, MAC Address31 Low */
#define GETH0_PORT1_CORE_MACADDRESS31_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MACADDRESS31_LOW*)0xF90123FCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MACADDRESS31_LOW */
#define GETH0_PORT1_MAC_ADDRESS31_LOW (GETH0_PORT1_CORE_MACADDRESS31_LOW)

/** \brief 2700, MAC Indir Access Ctrl */
#define GETH0_PORT1_CORE_MAC_INDIR_ACCESS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL*)0xF9012700u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_INDIR_ACCESS_CTRL */
#define GETH0_PORT1_MAC_INDIR_ACCESS_CTRL (GETH0_PORT1_CORE_MAC_INDIR_ACCESS_CTRL)

/** \brief 2704, MAC Indir Access Data */
#define GETH0_PORT1_CORE_MAC_INDIR_ACCESS_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_INDIR_ACCESS_DATA*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_INDIR_ACCESS_DATA */
#define GETH0_PORT1_MAC_INDIR_ACCESS_DATA (GETH0_PORT1_CORE_MAC_INDIR_ACCESS_DATA)

/** \brief 2704, MAC DChSel IndReg0 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG0 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG0 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG0)

/** \brief 2704, MAC DChSel IndReg1 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG1*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG1 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG1 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG1)

/** \brief 2704, MAC DChSel IndReg10 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG10*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG10 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG10 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG10)

/** \brief 2704, MAC DChSel IndReg11 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG11*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG11 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG11 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG11)

/** \brief 2704, MAC DChSel IndReg12 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG12*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG12 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG12 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG12)

/** \brief 2704, MAC DChSel IndReg13 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG13*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG13 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG13 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG13)

/** \brief 2704, MAC DChSel IndReg14 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG14*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG14 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG14 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG14)

/** \brief 2704, MAC DChSel IndReg15 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG15*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG15 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG15 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG15)

/** \brief 2704, MAC DChSel IndReg16 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG16 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG16*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG16 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG16 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG16)

/** \brief 2704, MAC DChSel IndReg17 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG17 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG17*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG17 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG17 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG17)

/** \brief 2704, MAC DChSel IndReg18 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG18 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG18*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG18 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG18 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG18)

/** \brief 2704, MAC DChSel IndReg19 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG19 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG19*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG19 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG19 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG19)

/** \brief 2704, MAC DChSel IndReg2 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG2*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG2 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG2 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG2)

/** \brief 2704, MAC DChSel IndReg20 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG20 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG20*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG20 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG20 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG20)

/** \brief 2704, MAC DChSel IndReg21 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG21 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG21*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG21 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG21 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG21)

/** \brief 2704, MAC DChSel IndReg22 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG22 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG22*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG22 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG22 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG22)

/** \brief 2704, MAC DChSel IndReg23 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG23 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG23*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG23 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG23 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG23)

/** \brief 2704, MAC DChSel IndReg24 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG24 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG24*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG24 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG24 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG24)

/** \brief 2704, MAC DChSel IndReg25 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG25 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG25*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG25 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG25 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG25)

/** \brief 2704, MAC DChSel IndReg26 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG26 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG26*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG26 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG26 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG26)

/** \brief 2704, MAC DChSel IndReg27 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG27 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG27*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG27 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG27 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG27)

/** \brief 2704, MAC DChSel IndReg28 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG28 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG28*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG28 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG28 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG28)

/** \brief 2704, MAC DChSel IndReg29 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG29 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG29*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG29 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG29 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG29)

/** \brief 2704, MAC DChSel IndReg3 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG3*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG3 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG3 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG3)

/** \brief 2704, MAC DChSel IndReg30 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG30 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG30*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG30 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG30 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG30)

/** \brief 2704, MAC DChSel IndReg31 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG31 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG31*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG31 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG31 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG31)

/** \brief 2704, MAC DChSel IndReg4 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG4*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG4 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG4 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG4)

/** \brief 2704, MAC DChSel IndReg5 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG5*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG5 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG5 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG5)

/** \brief 2704, MAC DChSel IndReg6 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG6*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG6 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG6 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG6)

/** \brief 2704, MAC DChSel IndReg7 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG7*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG7 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG7 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG7)

/** \brief 2704, MAC DChSel IndReg8 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG8*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG8 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG8 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG8)

/** \brief 2704, MAC DChSel IndReg9 */
#define GETH0_PORT1_CORE_MAC_DCHSEL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DCHSEL_INDREG9*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DCHSEL_INDREG9 */
#define GETH0_PORT1_MAC_DCHSEL_INDREG9 (GETH0_PORT1_CORE_MAC_DCHSEL_INDREG9)

/** \brief 2704, MAC DPCSel IndReg0 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG0 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG0 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG0)

/** \brief 2704, MAC DPCSel IndReg1 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG1*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG1 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG1 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG1)

/** \brief 2704, MAC DPCSel IndReg10 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG10*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG10 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG10 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG10)

/** \brief 2704, MAC DPCSel IndReg11 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG11*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG11 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG11 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG11)

/** \brief 2704, MAC DPCSel IndReg12 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG12*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG12 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG12 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG12)

/** \brief 2704, MAC DPCSel IndReg13 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG13*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG13 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG13 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG13)

/** \brief 2704, MAC DPCSel IndReg14 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG14*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG14 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG14 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG14)

/** \brief 2704, MAC DPCSel IndReg15 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG15*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG15 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG15 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG15)

/** \brief 2704, MAC DPCSel IndReg16 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG16 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG16*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG16 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG16 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG16)

/** \brief 2704, MAC DPCSel IndReg17 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG17 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG17*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG17 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG17 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG17)

/** \brief 2704, MAC DPCSel IndReg18 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG18 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG18*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG18 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG18 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG18)

/** \brief 2704, MAC DPCSel IndReg19 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG19 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG19*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG19 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG19 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG19)

/** \brief 2704, MAC DPCSel IndReg2 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG2*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG2 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG2 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG2)

/** \brief 2704, MAC DPCSel IndReg20 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG20 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG20*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG20 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG20 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG20)

/** \brief 2704, MAC DPCSel IndReg21 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG21 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG21*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG21 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG21 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG21)

/** \brief 2704, MAC DPCSel IndReg22 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG22 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG22*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG22 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG22 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG22)

/** \brief 2704, MAC DPCSel IndReg23 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG23 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG23*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG23 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG23 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG23)

/** \brief 2704, MAC DPCSel IndReg24 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG24 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG24*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG24 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG24 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG24)

/** \brief 2704, MAC DPCSel IndReg25 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG25 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG25*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG25 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG25 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG25)

/** \brief 2704, MAC DPCSel IndReg26 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG26 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG26*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG26 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG26 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG26)

/** \brief 2704, MAC DPCSel IndReg27 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG27 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG27*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG27 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG27 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG27)

/** \brief 2704, MAC DPCSel IndReg28 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG28 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG28*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG28 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG28 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG28)

/** \brief 2704, MAC DPCSel IndReg29 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG29 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG29*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG29 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG29 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG29)

/** \brief 2704, MAC DPCSel IndReg3 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG3*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG3 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG3 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG3)

/** \brief 2704, MAC DPCSel IndReg30 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG30 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG30*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG30 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG30 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG30)

/** \brief 2704, MAC DPCSel IndReg31 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG31 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG31*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG31 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG31 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG31)

/** \brief 2704, MAC DPCSel IndReg4 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG4*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG4 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG4 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG4)

/** \brief 2704, MAC DPCSel IndReg5 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG5*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG5 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG5 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG5)

/** \brief 2704, MAC DPCSel IndReg6 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG6*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG6 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG6 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG6)

/** \brief 2704, MAC DPCSel IndReg7 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG7*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG7 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG7 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG7)

/** \brief 2704, MAC DPCSel IndReg8 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG8*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG8 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG8 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG8)

/** \brief 2704, MAC DPCSel IndReg9 */
#define GETH0_PORT1_CORE_MAC_DPCSEL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_DPCSEL_INDREG9*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_DPCSEL_INDREG9 */
#define GETH0_PORT1_MAC_DPCSEL_INDREG9 (GETH0_PORT1_CORE_MAC_DPCSEL_INDREG9)

/** \brief 2704, MAC FPCSel IndReg0 */
#define GETH0_PORT1_CORE_MAC_FPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_FPCSEL_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_FPCSEL_INDREG0 */
#define GETH0_PORT1_MAC_FPCSEL_INDREG0 (GETH0_PORT1_CORE_MAC_FPCSEL_INDREG0)

/** \brief 2704, MAC LPCSel IndReg0 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG0 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG0 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG0)

/** \brief 2704, MAC LPCSel IndReg1 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG1*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG1 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG1 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG1)

/** \brief 2704, MAC LPCSel IndReg2 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG2*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG2 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG2 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG2)

/** \brief 2704, MAC LPCSel IndReg3 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG3*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG3 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG3 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG3)

/** \brief 2704, MAC LPCSel IndReg4 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG4*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG4 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG4 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG4)

/** \brief 2704, MAC LPCSel IndReg5 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG5*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG5 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG5 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG5)

/** \brief 2704, MAC LPCSel IndReg6 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG6*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG6 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG6 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG6)

/** \brief 2704, MAC LPCSel IndReg7 */
#define GETH0_PORT1_CORE_MAC_LPCSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LPCSEL_INDREG7*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LPCSEL_INDREG7 */
#define GETH0_PORT1_MAC_LPCSEL_INDREG7 (GETH0_PORT1_CORE_MAC_LPCSEL_INDREG7)

/** \brief 2704, MAC PCCtrl IndReg0 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG0 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG0 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG0)

/** \brief 2704, MAC PCCtrl IndReg1 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG1*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG1 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG1 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG1)

/** \brief 2704, MAC PCCtrl IndReg10 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG10*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG10 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG10 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG10)

/** \brief 2704, MAC PCCtrl IndReg11 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG11*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG11 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG11 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG11)

/** \brief 2704, MAC PCCtrl IndReg12 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG12*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG12 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG12 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG12)

/** \brief 2704, MAC PCCtrl IndReg13 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG13*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG13 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG13 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG13)

/** \brief 2704, MAC PCCtrl IndReg14 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG14*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG14 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG14 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG14)

/** \brief 2704, MAC PCCtrl IndReg15 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG15*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG15 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG15 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG15)

/** \brief 2704, MAC PCCtrl IndReg2 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG2*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG2 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG2 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG2)

/** \brief 2704, MAC PCCtrl IndReg3 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG3*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG3 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG3 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG3)

/** \brief 2704, MAC PCCtrl IndReg4 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG4*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG4 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG4 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG4)

/** \brief 2704, MAC PCCtrl IndReg5 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG5*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG5 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG5 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG5)

/** \brief 2704, MAC PCCtrl IndReg6 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG6*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG6 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG6 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG6)

/** \brief 2704, MAC PCCtrl IndReg7 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG7*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG7 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG7 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG7)

/** \brief 2704, MAC PCCtrl IndReg8 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG8*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG8 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG8 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG8)

/** \brief 2704, MAC PCCtrl IndReg9 */
#define GETH0_PORT1_CORE_MAC_PCCTRL_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCCTRL_INDREG9*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCCTRL_INDREG9 */
#define GETH0_PORT1_MAC_PCCTRL_INDREG9 (GETH0_PORT1_CORE_MAC_PCCTRL_INDREG9)

/** \brief 2704, MAC PCStatus DA IndReg */
#define GETH0_PORT1_CORE_MAC_PCSTATUS_DA_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCSTATUS_DA_INDREG */
#define GETH0_PORT1_MAC_PCSTATUS_DA_INDREG (GETH0_PORT1_CORE_MAC_PCSTATUS_DA_INDREG)

/** \brief 2704, MAC PCStatus Filter Event IndReg */
#define GETH0_PORT1_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG */
#define GETH0_PORT1_MAC_PCSTATUS_FILTER_EVENT_INDREG (GETH0_PORT1_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG)

/** \brief 2704, MAC PCStatus L3L4 IndReg */
#define GETH0_PORT1_CORE_MAC_PCSTATUS_L3L4_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_L3L4_INDREG*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCSTATUS_L3L4_INDREG */
#define GETH0_PORT1_MAC_PCSTATUS_L3L4_INDREG (GETH0_PORT1_CORE_MAC_PCSTATUS_L3L4_INDREG)

/** \brief 2704, MAC PCStatus VLAN IndReg */
#define GETH0_PORT1_CORE_MAC_PCSTATUS_VLAN_INDREG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCSTATUS_VLAN_INDREG */
#define GETH0_PORT1_MAC_PCSTATUS_VLAN_INDREG (GETH0_PORT1_CORE_MAC_PCSTATUS_VLAN_INDREG)

/** \brief 2704, MAC PCntr IndReg0 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG0 */
#define GETH0_PORT1_MAC_PCNTR_INDREG0 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG0)

/** \brief 2704, MAC PCntr IndReg1 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG1*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG1 */
#define GETH0_PORT1_MAC_PCNTR_INDREG1 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG1)

/** \brief 2704, MAC PCntr IndReg10 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG10 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG10*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG10 */
#define GETH0_PORT1_MAC_PCNTR_INDREG10 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG10)

/** \brief 2704, MAC PCntr IndReg11 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG11 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG11*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG11 */
#define GETH0_PORT1_MAC_PCNTR_INDREG11 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG11)

/** \brief 2704, MAC PCntr IndReg12 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG12 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG12*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG12 */
#define GETH0_PORT1_MAC_PCNTR_INDREG12 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG12)

/** \brief 2704, MAC PCntr IndReg13 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG13 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG13*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG13 */
#define GETH0_PORT1_MAC_PCNTR_INDREG13 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG13)

/** \brief 2704, MAC PCntr IndReg14 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG14 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG14*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG14 */
#define GETH0_PORT1_MAC_PCNTR_INDREG14 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG14)

/** \brief 2704, MAC PCntr IndReg15 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG15 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG15*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG15 */
#define GETH0_PORT1_MAC_PCNTR_INDREG15 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG15)

/** \brief 2704, MAC PCntr IndReg2 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG2*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG2 */
#define GETH0_PORT1_MAC_PCNTR_INDREG2 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG2)

/** \brief 2704, MAC PCntr IndReg3 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG3*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG3 */
#define GETH0_PORT1_MAC_PCNTR_INDREG3 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG3)

/** \brief 2704, MAC PCntr IndReg4 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG4*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG4 */
#define GETH0_PORT1_MAC_PCNTR_INDREG4 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG4)

/** \brief 2704, MAC PCntr IndReg5 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG5*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG5 */
#define GETH0_PORT1_MAC_PCNTR_INDREG5 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG5)

/** \brief 2704, MAC PCntr IndReg6 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG6*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG6 */
#define GETH0_PORT1_MAC_PCNTR_INDREG6 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG6)

/** \brief 2704, MAC PCntr IndReg7 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG7*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG7 */
#define GETH0_PORT1_MAC_PCNTR_INDREG7 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG7)

/** \brief 2704, MAC PCntr IndReg8 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG8 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG8*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG8 */
#define GETH0_PORT1_MAC_PCNTR_INDREG8 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG8)

/** \brief 2704, MAC PCntr IndReg9 */
#define GETH0_PORT1_CORE_MAC_PCNTR_INDREG9 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCNTR_INDREG9*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCNTR_INDREG9 */
#define GETH0_PORT1_MAC_PCNTR_INDREG9 (GETH0_PORT1_CORE_MAC_PCNTR_INDREG9)

/** \brief 2704, MAC VPCSel IndReg0 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG0*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG0 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG0 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG0)

/** \brief 2704, MAC VPCSel IndReg1 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG1*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG1 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG1 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG1)

/** \brief 2704, MAC VPCSel IndReg2 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG2*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG2 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG2 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG2)

/** \brief 2704, MAC VPCSel IndReg3 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG3*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG3 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG3 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG3)

/** \brief 2704, MAC VPCSel IndReg4 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG4*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG4 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG4 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG4)

/** \brief 2704, MAC VPCSel IndReg5 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG5*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG5 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG5 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG5)

/** \brief 2704, MAC VPCSel IndReg6 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG6*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG6 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG6 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG6)

/** \brief 2704, MAC VPCSel IndReg7 */
#define GETH0_PORT1_CORE_MAC_VPCSEL_INDREG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_VPCSEL_INDREG7*)0xF9012704u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_VPCSEL_INDREG7 */
#define GETH0_PORT1_MAC_VPCSEL_INDREG7 (GETH0_PORT1_CORE_MAC_VPCSEL_INDREG7)

/** \brief 2708, MAC PCTH Intr Enable */
#define GETH0_PORT1_CORE_MAC_PCTH_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_ENABLE*)0xF9012708u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCTH_INTR_ENABLE */
#define GETH0_PORT1_MAC_PCTH_INTR_ENABLE (GETH0_PORT1_CORE_MAC_PCTH_INTR_ENABLE)

/** \brief 270C, MAC PCTH Intr Status */
#define GETH0_PORT1_CORE_MAC_PCTH_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTH_INTR_STATUS*)0xF901270Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCTH_INTR_STATUS */
#define GETH0_PORT1_MAC_PCTH_INTR_STATUS (GETH0_PORT1_CORE_MAC_PCTH_INTR_STATUS)

/** \brief 2730, MAC PCTW Intr Enable */
#define GETH0_PORT1_CORE_MAC_PCTW_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_ENABLE*)0xF9012730u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCTW_INTR_ENABLE */
#define GETH0_PORT1_MAC_PCTW_INTR_ENABLE (GETH0_PORT1_CORE_MAC_PCTW_INTR_ENABLE)

/** \brief 2734, MAC PCTW Intr Status */
#define GETH0_PORT1_CORE_MAC_PCTW_INTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PCTW_INTR_STATUS*)0xF9012734u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PCTW_INTR_STATUS */
#define GETH0_PORT1_MAC_PCTW_INTR_STATUS (GETH0_PORT1_CORE_MAC_PCTW_INTR_STATUS)

/** \brief 2800, MMC Control */
#define GETH0_PORT1_CORE_MMC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_CONTROL*)0xF9012800u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_CONTROL */
#define GETH0_PORT1_MMC_CONTROL (GETH0_PORT1_CORE_MMC_CONTROL)

/** \brief 2804, MMC Rx Interrupt */
#define GETH0_PORT1_CORE_MMC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_INTERRUPT*)0xF9012804u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_RX_INTERRUPT */
#define GETH0_PORT1_MMC_RX_INTERRUPT (GETH0_PORT1_CORE_MMC_RX_INTERRUPT)

/** \brief 2808, MMC Tx Interrupt */
#define GETH0_PORT1_CORE_MMC_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_INTERRUPT*)0xF9012808u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_TX_INTERRUPT */
#define GETH0_PORT1_MMC_TX_INTERRUPT (GETH0_PORT1_CORE_MMC_TX_INTERRUPT)

/** \brief 280C, MMC Receive Interrupt Enable */
#define GETH0_PORT1_CORE_MMC_RECEIVE_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RECEIVE_INTERRUPT_ENABLE*)0xF901280Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_RECEIVE_INTERRUPT_ENABLE */
#define GETH0_PORT1_MMC_RECEIVE_INTERRUPT_ENABLE (GETH0_PORT1_CORE_MMC_RECEIVE_INTERRUPT_ENABLE)

/** \brief 2810, MMC Transmit Interrupt Enable */
#define GETH0_PORT1_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE*)0xF9012810u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE */
#define GETH0_PORT1_MMC_TRANSMIT_INTERRUPT_ENABLE (GETH0_PORT1_CORE_MMC_TRANSMIT_INTERRUPT_ENABLE)

/** \brief 2814, Tx Octet Count Good Bad Low */
#define GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW*)0xF9012814u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_OCTET_COUNT_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD_LOW)

/** \brief 2818, Tx Octet Count Good Bad High */
#define GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH*)0xF9012818u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH */
#define GETH0_PORT1_TX_OCTET_COUNT_GOOD_BAD_HIGH (GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_BAD_HIGH)

/** \brief 281C, Tx Packet Count Good Bad Low */
#define GETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW*)0xF901281Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_PACKET_COUNT_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_BAD_LOW)

/** \brief 2824, Tx Broadcast Packets Good Low */
#define GETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_LOW*)0xF9012824u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_LOW */
#define GETH0_PORT1_TX_BROADCAST_PACKETS_GOOD_LOW (GETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_LOW)

/** \brief 282C, Tx Multicast Packets Good Low */
#define GETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_LOW*)0xF901282Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_LOW */
#define GETH0_PORT1_TX_MULTICAST_PACKETS_GOOD_LOW (GETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_LOW)

/** \brief 2834, Tx 64Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012834u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_64OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 283C, Tx 65To127Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW*)0xF901283Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2844, Tx 128To255Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012844u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 284C, Tx 256To511Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW*)0xF901284Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2854, Tx 512To1023Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012854u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 285C, Tx 1024ToMaxOctets Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW*)0xF901285Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2864, Tx Unicast Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW*)0xF9012864u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_UNICAST_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_UNICAST_PACKETS_GOOD_BAD_LOW)

/** \brief 286C, Tx Multicast Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW*)0xF901286Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_MULTICAST_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_LOW)

/** \brief 2874, Tx Broadcast Packets Good Bad Low */
#define GETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW*)0xF9012874u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_TX_BROADCAST_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_LOW)

/** \brief 287C, Tx Underflow Error Packets Low */
#define GETH0_PORT1_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW*)0xF901287Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW */
#define GETH0_PORT1_TX_UNDERFLOW_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_TX_UNDERFLOW_ERROR_PACKETS_LOW)

/** \brief 2884, Tx Octet Count Good Low */
#define GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_LOW*)0xF9012884u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_LOW */
#define GETH0_PORT1_TX_OCTET_COUNT_GOOD_LOW (GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_LOW)

/** \brief 2888, Tx Octet Count Good High */
#define GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_OCTET_COUNT_GOOD_HIGH*)0xF9012888u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_HIGH */
#define GETH0_PORT1_TX_OCTET_COUNT_GOOD_HIGH (GETH0_PORT1_CORE_TX_OCTET_COUNT_GOOD_HIGH)

/** \brief 288C, Tx Packet Count Good Low */
#define GETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_PACKET_COUNT_GOOD_LOW*)0xF901288Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_LOW */
#define GETH0_PORT1_TX_PACKET_COUNT_GOOD_LOW (GETH0_PORT1_CORE_TX_PACKET_COUNT_GOOD_LOW)

/** \brief 2894, Tx Pause Packets Low */
#define GETH0_PORT1_CORE_TX_PAUSE_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_PAUSE_PACKETS_LOW*)0xF9012894u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_PAUSE_PACKETS_LOW */
#define GETH0_PORT1_TX_PAUSE_PACKETS_LOW (GETH0_PORT1_CORE_TX_PAUSE_PACKETS_LOW)

/** \brief 289C, Tx VLAN Packets Good Low */
#define GETH0_PORT1_CORE_TX_VLAN_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_LOW*)0xF901289Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_VLAN_PACKETS_GOOD_LOW */
#define GETH0_PORT1_TX_VLAN_PACKETS_GOOD_LOW (GETH0_PORT1_CORE_TX_VLAN_PACKETS_GOOD_LOW)

/** \brief 28A4, Tx LPI USEC Cntr */
#define GETH0_PORT1_CORE_TX_LPI_USEC_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_LPI_USEC_CNTR*)0xF90128A4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_LPI_USEC_CNTR */
#define GETH0_PORT1_TX_LPI_USEC_CNTR (GETH0_PORT1_CORE_TX_LPI_USEC_CNTR)

/** \brief 28A8, Tx LPI Tran Cntr */
#define GETH0_PORT1_CORE_TX_LPI_TRAN_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_LPI_TRAN_CNTR*)0xF90128A8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_LPI_TRAN_CNTR */
#define GETH0_PORT1_TX_LPI_TRAN_CNTR (GETH0_PORT1_CORE_TX_LPI_TRAN_CNTR)

/** \brief 2900, Rx Packet Count Good Bad Low */
#define GETH0_PORT1_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW*)0xF9012900u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_PACKET_COUNT_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_PACKET_COUNT_GOOD_BAD_LOW)

/** \brief 2908, Rx Octet Count Good Bad Low */
#define GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW*)0xF9012908u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_OCTET_COUNT_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD_LOW)

/** \brief 290C, Rx Octet Count Good Bad High */
#define GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH*)0xF901290Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH */
#define GETH0_PORT1_RX_OCTET_COUNT_GOOD_BAD_HIGH (GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_BAD_HIGH)

/** \brief 2910, Rx Octet Count Good Low */
#define GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_LOW*)0xF9012910u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_LOW */
#define GETH0_PORT1_RX_OCTET_COUNT_GOOD_LOW (GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_LOW)

/** \brief 2914, Rx Octet Count Good High */
#define GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OCTET_COUNT_GOOD_HIGH*)0xF9012914u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_HIGH */
#define GETH0_PORT1_RX_OCTET_COUNT_GOOD_HIGH (GETH0_PORT1_CORE_RX_OCTET_COUNT_GOOD_HIGH)

/** \brief 2918, Rx Broadcast Packets Good Low */
#define GETH0_PORT1_CORE_RX_BROADCAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_LOW*)0xF9012918u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_BROADCAST_PACKETS_GOOD_LOW */
#define GETH0_PORT1_RX_BROADCAST_PACKETS_GOOD_LOW (GETH0_PORT1_CORE_RX_BROADCAST_PACKETS_GOOD_LOW)

/** \brief 2920, Rx Multicast Packets Good Low */
#define GETH0_PORT1_CORE_RX_MULTICAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_LOW*)0xF9012920u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_MULTICAST_PACKETS_GOOD_LOW */
#define GETH0_PORT1_RX_MULTICAST_PACKETS_GOOD_LOW (GETH0_PORT1_CORE_RX_MULTICAST_PACKETS_GOOD_LOW)

/** \brief 2928, Rx CRC Error Packets Low */
#define GETH0_PORT1_CORE_RX_CRC_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_CRC_ERROR_PACKETS_LOW*)0xF9012928u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_CRC_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RX_CRC_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RX_CRC_ERROR_PACKETS_LOW)

/** \brief 2930, Rx Runt Error Packets */
#define GETH0_PORT1_CORE_RX_RUNT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_RUNT_ERROR_PACKETS*)0xF9012930u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_RUNT_ERROR_PACKETS */
#define GETH0_PORT1_RX_RUNT_ERROR_PACKETS (GETH0_PORT1_CORE_RX_RUNT_ERROR_PACKETS)

/** \brief 2934, Rx Jabber Error Packets */
#define GETH0_PORT1_CORE_RX_JABBER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_JABBER_ERROR_PACKETS*)0xF9012934u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_JABBER_ERROR_PACKETS */
#define GETH0_PORT1_RX_JABBER_ERROR_PACKETS (GETH0_PORT1_CORE_RX_JABBER_ERROR_PACKETS)

/** \brief 2938, Rx Undersize Packets Good */
#define GETH0_PORT1_CORE_RX_UNDERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD*)0xF9012938u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_UNDERSIZE_PACKETS_GOOD */
#define GETH0_PORT1_RX_UNDERSIZE_PACKETS_GOOD (GETH0_PORT1_CORE_RX_UNDERSIZE_PACKETS_GOOD)

/** \brief 293C, Rx Oversize Packets Good */
#define GETH0_PORT1_CORE_RX_OVERSIZE_PACKETS_GOOD /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD*)0xF901293Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_OVERSIZE_PACKETS_GOOD */
#define GETH0_PORT1_RX_OVERSIZE_PACKETS_GOOD (GETH0_PORT1_CORE_RX_OVERSIZE_PACKETS_GOOD)

/** \brief 2940, Rx 64Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012940u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_64OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2948, Rx 65To127Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012948u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2950, Rx 128To255Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012950u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2958, Rx 256To511Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012958u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2960, Rx 512To1023Octets Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012960u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2968, Rx 1024ToMaxOctets Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW*)0xF9012968u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_LOW)

/** \brief 2970, Rx Unicast Packets Good Low */
#define GETH0_PORT1_CORE_RX_UNICAST_PACKETS_GOOD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_LOW*)0xF9012970u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_UNICAST_PACKETS_GOOD_LOW */
#define GETH0_PORT1_RX_UNICAST_PACKETS_GOOD_LOW (GETH0_PORT1_CORE_RX_UNICAST_PACKETS_GOOD_LOW)

/** \brief 2978, Rx Length Error Packets Low */
#define GETH0_PORT1_CORE_RX_LENGTH_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_LOW*)0xF9012978u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_LENGTH_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RX_LENGTH_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RX_LENGTH_ERROR_PACKETS_LOW)

/** \brief 2980, Rx OutofRange Packets Low */
#define GETH0_PORT1_CORE_RX_OUTOFRANGE_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_OUTOFRANGE_PACKETS_LOW*)0xF9012980u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_OUTOFRANGE_PACKETS_LOW */
#define GETH0_PORT1_RX_OUTOFRANGE_PACKETS_LOW (GETH0_PORT1_CORE_RX_OUTOFRANGE_PACKETS_LOW)

/** \brief 2988, Rx Pause Packets Low */
#define GETH0_PORT1_CORE_RX_PAUSE_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_PAUSE_PACKETS_LOW*)0xF9012988u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_PAUSE_PACKETS_LOW */
#define GETH0_PORT1_RX_PAUSE_PACKETS_LOW (GETH0_PORT1_CORE_RX_PAUSE_PACKETS_LOW)

/** \brief 2990, Rx FIFOOverflow Packets Low */
#define GETH0_PORT1_CORE_RX_FIFOOVERFLOW_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_FIFOOVERFLOW_PACKETS_LOW*)0xF9012990u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_FIFOOVERFLOW_PACKETS_LOW */
#define GETH0_PORT1_RX_FIFOOVERFLOW_PACKETS_LOW (GETH0_PORT1_CORE_RX_FIFOOVERFLOW_PACKETS_LOW)

/** \brief 2998, Rx VLAN Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW*)0xF9012998u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_VLAN_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_VLAN_PACKETS_GOOD_BAD_LOW)

/** \brief 29A0, Rx Watchdog Error Packets */
#define GETH0_PORT1_CORE_RX_WATCHDOG_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS*)0xF90129A0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_WATCHDOG_ERROR_PACKETS */
#define GETH0_PORT1_RX_WATCHDOG_ERROR_PACKETS (GETH0_PORT1_CORE_RX_WATCHDOG_ERROR_PACKETS)

/** \brief 29A4, Rx LPI USEC Cntr */
#define GETH0_PORT1_CORE_RX_LPI_USEC_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_LPI_USEC_CNTR*)0xF90129A4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_LPI_USEC_CNTR */
#define GETH0_PORT1_RX_LPI_USEC_CNTR (GETH0_PORT1_CORE_RX_LPI_USEC_CNTR)

/** \brief 29A8, Rx LPI Tran Cntr */
#define GETH0_PORT1_CORE_RX_LPI_TRAN_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_LPI_TRAN_CNTR*)0xF90129A8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_LPI_TRAN_CNTR */
#define GETH0_PORT1_RX_LPI_TRAN_CNTR (GETH0_PORT1_CORE_RX_LPI_TRAN_CNTR)

/** \brief 29AC, Rx Discard Packets Good Bad Low */
#define GETH0_PORT1_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW*)0xF90129ACu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_DISCARD_PACKETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_DISCARD_PACKETS_GOOD_BAD_LOW)

/** \brief 29B4, Rx Discard Octets Good Bad Low */
#define GETH0_PORT1_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW*)0xF90129B4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW */
#define GETH0_PORT1_RX_DISCARD_OCTETS_GOOD_BAD_LOW (GETH0_PORT1_CORE_RX_DISCARD_OCTETS_GOOD_BAD_LOW)

/** \brief 29B8, Rx Discard Octets Good Bad High */
#define GETH0_PORT1_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH*)0xF90129B8u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH */
#define GETH0_PORT1_RX_DISCARD_OCTETS_GOOD_BAD_HIGH (GETH0_PORT1_CORE_RX_DISCARD_OCTETS_GOOD_BAD_HIGH)

/** \brief 29BC, Rx Alignment Error Packets */
#define GETH0_PORT1_CORE_RX_ALIGNMENT_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS*)0xF90129BCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RX_ALIGNMENT_ERROR_PACKETS */
#define GETH0_PORT1_RX_ALIGNMENT_ERROR_PACKETS (GETH0_PORT1_CORE_RX_ALIGNMENT_ERROR_PACKETS)

/** \brief 29F0, SGF Pass PktCnt */
#define GETH0_PORT1_CORE_SGF_PASS_PKTCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_SGF_PASS_PKTCNT*)0xF90129F0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_SGF_PASS_PKTCNT */
#define GETH0_PORT1_SGF_PASS_PKTCNT (GETH0_PORT1_CORE_SGF_PASS_PKTCNT)

/** \brief 29F4, SGF Fail PktCnt */
#define GETH0_PORT1_CORE_SGF_FAIL_PKTCNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_SGF_FAIL_PKTCNT*)0xF90129F4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_SGF_FAIL_PKTCNT */
#define GETH0_PORT1_SGF_FAIL_PKTCNT (GETH0_PORT1_CORE_SGF_FAIL_PKTCNT)

/** \brief 2A00, MMC FPE Tx Interrupt */
#define GETH0_PORT1_CORE_MMC_FPE_TX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT*)0xF9012A00u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_FPE_TX_INTERRUPT */
#define GETH0_PORT1_MMC_FPE_TX_INTERRUPT (GETH0_PORT1_CORE_MMC_FPE_TX_INTERRUPT)

/** \brief 2A04, MMC FPE Tx Interrupt Mask */
#define GETH0_PORT1_CORE_MMC_FPE_TX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_TX_INTERRUPT_MASK*)0xF9012A04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_FPE_TX_INTERRUPT_MASK */
#define GETH0_PORT1_MMC_FPE_TX_INTERRUPT_MASK (GETH0_PORT1_CORE_MMC_FPE_TX_INTERRUPT_MASK)

/** \brief 2A08, MMC Tx FPE Fragment Cntr */
#define GETH0_PORT1_CORE_MMC_TX_FPE_FRAGMENT_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_FPE_FRAGMENT_CNTR*)0xF9012A08u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_TX_FPE_FRAGMENT_CNTR */
#define GETH0_PORT1_MMC_TX_FPE_FRAGMENT_CNTR (GETH0_PORT1_CORE_MMC_TX_FPE_FRAGMENT_CNTR)

/** \brief 2A0C, MMC Tx Hold Req Cntr */
#define GETH0_PORT1_CORE_MMC_TX_HOLD_REQ_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_HOLD_REQ_CNTR*)0xF9012A0Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_TX_HOLD_REQ_CNTR */
#define GETH0_PORT1_MMC_TX_HOLD_REQ_CNTR (GETH0_PORT1_CORE_MMC_TX_HOLD_REQ_CNTR)

/** \brief 2A10, MMC Tx Gate Orun Cntr Low */
#define GETH0_PORT1_CORE_MMC_TX_GATE_ORUN_CNTR_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_LOW*)0xF9012A10u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_TX_GATE_ORUN_CNTR_LOW */
#define GETH0_PORT1_MMC_TX_GATE_ORUN_CNTR_LOW (GETH0_PORT1_CORE_MMC_TX_GATE_ORUN_CNTR_LOW)

/** \brief 2A14, MMC Tx Gate Orun Cntr High */
#define GETH0_PORT1_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH*)0xF9012A14u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH */
#define GETH0_PORT1_MMC_TX_GATE_ORUN_CNTR_HIGH (GETH0_PORT1_CORE_MMC_TX_GATE_ORUN_CNTR_HIGH)

/** \brief 2A20, MMC FPE Rx Interrupt */
#define GETH0_PORT1_CORE_MMC_FPE_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT*)0xF9012A20u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_FPE_RX_INTERRUPT */
#define GETH0_PORT1_MMC_FPE_RX_INTERRUPT (GETH0_PORT1_CORE_MMC_FPE_RX_INTERRUPT)

/** \brief 2A24, MMC FPE Rx Interrupt Mask */
#define GETH0_PORT1_CORE_MMC_FPE_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_FPE_RX_INTERRUPT_MASK*)0xF9012A24u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_FPE_RX_INTERRUPT_MASK */
#define GETH0_PORT1_MMC_FPE_RX_INTERRUPT_MASK (GETH0_PORT1_CORE_MMC_FPE_RX_INTERRUPT_MASK)

/** \brief 2A28, MMC Rx Packet Assembly Err Cntr */
#define GETH0_PORT1_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR*)0xF9012A28u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR */
#define GETH0_PORT1_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR (GETH0_PORT1_CORE_MMC_RX_PACKET_ASSEMBLY_ERR_CNTR)

/** \brief 2A2C, MMC Rx Packet SMD Err Cntr */
#define GETH0_PORT1_CORE_MMC_RX_PACKET_SMD_ERR_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_PACKET_SMD_ERR_CNTR*)0xF9012A2Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_RX_PACKET_SMD_ERR_CNTR */
#define GETH0_PORT1_MMC_RX_PACKET_SMD_ERR_CNTR (GETH0_PORT1_CORE_MMC_RX_PACKET_SMD_ERR_CNTR)

/** \brief 2A30, MMC Rx Packet Assembly OK Cntr */
#define GETH0_PORT1_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR*)0xF9012A30u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR */
#define GETH0_PORT1_MMC_RX_PACKET_ASSEMBLY_OK_CNTR (GETH0_PORT1_CORE_MMC_RX_PACKET_ASSEMBLY_OK_CNTR)

/** \brief 2A34, MMC Rx FPE Fragment Cntr */
#define GETH0_PORT1_CORE_MMC_RX_FPE_FRAGMENT_CNTR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_RX_FPE_FRAGMENT_CNTR*)0xF9012A34u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_RX_FPE_FRAGMENT_CNTR */
#define GETH0_PORT1_MMC_RX_FPE_FRAGMENT_CNTR (GETH0_PORT1_CORE_MMC_RX_FPE_FRAGMENT_CNTR)

/** \brief 2A40, Tx Single Collision Good Packets */
#define GETH0_PORT1_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS*)0xF9012A40u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS */
#define GETH0_PORT1_TX_SINGLE_COLLISION_GOOD_PACKETS (GETH0_PORT1_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS)

/** \brief 2A44, Tx Multiple Collision Good Packets */
#define GETH0_PORT1_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS*)0xF9012A44u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS */
#define GETH0_PORT1_TX_MULTIPLE_COLLISION_GOOD_PACKETS (GETH0_PORT1_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS)

/** \brief 2A48, Tx Deferred Packets */
#define GETH0_PORT1_CORE_TX_DEFERRED_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_DEFERRED_PACKETS*)0xF9012A48u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_DEFERRED_PACKETS */
#define GETH0_PORT1_TX_DEFERRED_PACKETS (GETH0_PORT1_CORE_TX_DEFERRED_PACKETS)

/** \brief 2A4C, Tx Late Collision Packets */
#define GETH0_PORT1_CORE_TX_LATE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_LATE_COLLISION_PACKETS*)0xF9012A4Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_LATE_COLLISION_PACKETS */
#define GETH0_PORT1_TX_LATE_COLLISION_PACKETS (GETH0_PORT1_CORE_TX_LATE_COLLISION_PACKETS)

/** \brief 2A50, Tx Excessive Collision Packets */
#define GETH0_PORT1_CORE_TX_EXCESSIVE_COLLISION_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS*)0xF9012A50u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_EXCESSIVE_COLLISION_PACKETS */
#define GETH0_PORT1_TX_EXCESSIVE_COLLISION_PACKETS (GETH0_PORT1_CORE_TX_EXCESSIVE_COLLISION_PACKETS)

/** \brief 2A54, Tx Carrier Error Packets */
#define GETH0_PORT1_CORE_TX_CARRIER_ERROR_PACKETS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS*)0xF9012A54u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_CARRIER_ERROR_PACKETS */
#define GETH0_PORT1_TX_CARRIER_ERROR_PACKETS (GETH0_PORT1_CORE_TX_CARRIER_ERROR_PACKETS)

/** \brief 2A58, Tx Excessive Deferral Error */
#define GETH0_PORT1_CORE_TX_EXCESSIVE_DEFERRAL_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR*)0xF9012A58u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_TX_EXCESSIVE_DEFERRAL_ERROR */
#define GETH0_PORT1_TX_EXCESSIVE_DEFERRAL_ERROR (GETH0_PORT1_CORE_TX_EXCESSIVE_DEFERRAL_ERROR)

/** \brief 2A5C, MMC IPC Rx Interrupt Mask */
#define GETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT_MASK /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK*)0xF9012A5Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT_MASK */
#define GETH0_PORT1_MMC_IPC_RX_INTERRUPT_MASK (GETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT_MASK)

/** \brief 2A60, MMC IPC Rx Interrupt */
#define GETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MMC_IPC_RX_INTERRUPT*)0xF9012A60u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT */
#define GETH0_PORT1_MMC_IPC_RX_INTERRUPT (GETH0_PORT1_CORE_MMC_IPC_RX_INTERRUPT)

/** \brief 2A64, RxIPv4 Good Packets Low */
#define GETH0_PORT1_CORE_RXIPV4_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_GOOD_PACKETS_LOW*)0xF9012A64u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_GOOD_PACKETS_LOW */
#define GETH0_PORT1_RXIPV4_GOOD_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV4_GOOD_PACKETS_LOW)

/** \brief 2A6C, RxIPv4 Header Error Packets Low */
#define GETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW*)0xF9012A6Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RXIPV4_HEADER_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_PACKETS_LOW)

/** \brief 2A74, RxIPv4 No Payload Packets Low */
#define GETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW*)0xF9012A74u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW */
#define GETH0_PORT1_RXIPV4_NO_PAYLOAD_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_PACKETS_LOW)

/** \brief 2A7C, RxIPv4 Fragmented Packets Low */
#define GETH0_PORT1_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW*)0xF9012A7Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW */
#define GETH0_PORT1_RXIPV4_FRAGMENTED_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV4_FRAGMENTED_PACKETS_LOW)

/** \brief 2A84, RxIPv4 UDP Checksum Disabled Packets Low */
#define GETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW*)0xF9012A84u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW */
#define GETH0_PORT1_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_LOW)

/** \brief 2A8C, RxIPv6 Good Packets Low */
#define GETH0_PORT1_CORE_RXIPV6_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_GOOD_PACKETS_LOW*)0xF9012A8Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV6_GOOD_PACKETS_LOW */
#define GETH0_PORT1_RXIPV6_GOOD_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV6_GOOD_PACKETS_LOW)

/** \brief 2A94, RxIPv6 Header Error Packets Low */
#define GETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW*)0xF9012A94u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RXIPV6_HEADER_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_PACKETS_LOW)

/** \brief 2A9C, RxIPv6 No Payload Packets Low */
#define GETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW*)0xF9012A9Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW */
#define GETH0_PORT1_RXIPV6_NO_PAYLOAD_PACKETS_LOW (GETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_PACKETS_LOW)

/** \brief 2AA4, RxUDP Good Packets Low */
#define GETH0_PORT1_CORE_RXUDP_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_GOOD_PACKETS_LOW*)0xF9012AA4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXUDP_GOOD_PACKETS_LOW */
#define GETH0_PORT1_RXUDP_GOOD_PACKETS_LOW (GETH0_PORT1_CORE_RXUDP_GOOD_PACKETS_LOW)

/** \brief 2AAC, RxUDP Error Packets Low */
#define GETH0_PORT1_CORE_RXUDP_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_ERROR_PACKETS_LOW*)0xF9012AACu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXUDP_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RXUDP_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RXUDP_ERROR_PACKETS_LOW)

/** \brief 2AB4, RxTCP Good Packets Low */
#define GETH0_PORT1_CORE_RXTCP_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_GOOD_PACKETS_LOW*)0xF9012AB4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXTCP_GOOD_PACKETS_LOW */
#define GETH0_PORT1_RXTCP_GOOD_PACKETS_LOW (GETH0_PORT1_CORE_RXTCP_GOOD_PACKETS_LOW)

/** \brief 2ABC, RxTCP Error Packets Low */
#define GETH0_PORT1_CORE_RXTCP_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_ERROR_PACKETS_LOW*)0xF9012ABCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXTCP_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RXTCP_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RXTCP_ERROR_PACKETS_LOW)

/** \brief 2AC4, RxICMP Good Packets Low */
#define GETH0_PORT1_CORE_RXICMP_GOOD_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_GOOD_PACKETS_LOW*)0xF9012AC4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXICMP_GOOD_PACKETS_LOW */
#define GETH0_PORT1_RXICMP_GOOD_PACKETS_LOW (GETH0_PORT1_CORE_RXICMP_GOOD_PACKETS_LOW)

/** \brief 2ACC, RxICMP Error Packets Low */
#define GETH0_PORT1_CORE_RXICMP_ERROR_PACKETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_ERROR_PACKETS_LOW*)0xF9012ACCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXICMP_ERROR_PACKETS_LOW */
#define GETH0_PORT1_RXICMP_ERROR_PACKETS_LOW (GETH0_PORT1_CORE_RXICMP_ERROR_PACKETS_LOW)

/** \brief 2AD4, RxIPv4 Good Octets Low */
#define GETH0_PORT1_CORE_RXIPV4_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_GOOD_OCTETS_LOW*)0xF9012AD4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_GOOD_OCTETS_LOW */
#define GETH0_PORT1_RXIPV4_GOOD_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV4_GOOD_OCTETS_LOW)

/** \brief 2ADC, RxIPv4 Header Error Octets Low */
#define GETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW*)0xF9012ADCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW */
#define GETH0_PORT1_RXIPV4_HEADER_ERROR_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV4_HEADER_ERROR_OCTETS_LOW)

/** \brief 2AE4, RxIPv4 No Payload Octets Low */
#define GETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW*)0xF9012AE4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW */
#define GETH0_PORT1_RXIPV4_NO_PAYLOAD_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV4_NO_PAYLOAD_OCTETS_LOW)

/** \brief 2AEC, RxIPv4 Fragmented Octets Low */
#define GETH0_PORT1_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW*)0xF9012AECu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW */
#define GETH0_PORT1_RXIPV4_FRAGMENTED_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV4_FRAGMENTED_OCTETS_LOW)

/** \brief 2AF4, RxIPv4 UDP Checksum Disable Octets Low */
#define GETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW*)0xF9012AF4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW */
#define GETH0_PORT1_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_LOW)

/** \brief 2AFC, RxIPv6 Good Octets Low */
#define GETH0_PORT1_CORE_RXIPV6_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_GOOD_OCTETS_LOW*)0xF9012AFCu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV6_GOOD_OCTETS_LOW */
#define GETH0_PORT1_RXIPV6_GOOD_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV6_GOOD_OCTETS_LOW)

/** \brief 2B04, RxIPv6 Header Error Octets Low */
#define GETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW*)0xF9012B04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW */
#define GETH0_PORT1_RXIPV6_HEADER_ERROR_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV6_HEADER_ERROR_OCTETS_LOW)

/** \brief 2B0C, RxIPv6 No Payload Octets Low */
#define GETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW*)0xF9012B0Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW */
#define GETH0_PORT1_RXIPV6_NO_PAYLOAD_OCTETS_LOW (GETH0_PORT1_CORE_RXIPV6_NO_PAYLOAD_OCTETS_LOW)

/** \brief 2B14, RxUDP Good Octets Low */
#define GETH0_PORT1_CORE_RXUDP_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_GOOD_OCTETS_LOW*)0xF9012B14u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXUDP_GOOD_OCTETS_LOW */
#define GETH0_PORT1_RXUDP_GOOD_OCTETS_LOW (GETH0_PORT1_CORE_RXUDP_GOOD_OCTETS_LOW)

/** \brief 2B1C, RxUDP Error Octets Low */
#define GETH0_PORT1_CORE_RXUDP_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXUDP_ERROR_OCTETS_LOW*)0xF9012B1Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXUDP_ERROR_OCTETS_LOW */
#define GETH0_PORT1_RXUDP_ERROR_OCTETS_LOW (GETH0_PORT1_CORE_RXUDP_ERROR_OCTETS_LOW)

/** \brief 2B24, RxTCP Good Octets Low */
#define GETH0_PORT1_CORE_RXTCP_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_GOOD_OCTETS_LOW*)0xF9012B24u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXTCP_GOOD_OCTETS_LOW */
#define GETH0_PORT1_RXTCP_GOOD_OCTETS_LOW (GETH0_PORT1_CORE_RXTCP_GOOD_OCTETS_LOW)

/** \brief 2B2C, RxTCP Error Octets Low */
#define GETH0_PORT1_CORE_RXTCP_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXTCP_ERROR_OCTETS_LOW*)0xF9012B2Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXTCP_ERROR_OCTETS_LOW */
#define GETH0_PORT1_RXTCP_ERROR_OCTETS_LOW (GETH0_PORT1_CORE_RXTCP_ERROR_OCTETS_LOW)

/** \brief 2B34, RxICMP Good Octets Low */
#define GETH0_PORT1_CORE_RXICMP_GOOD_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_GOOD_OCTETS_LOW*)0xF9012B34u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXICMP_GOOD_OCTETS_LOW */
#define GETH0_PORT1_RXICMP_GOOD_OCTETS_LOW (GETH0_PORT1_CORE_RXICMP_GOOD_OCTETS_LOW)

/** \brief 2B3C, RxICMP Error Octets Low */
#define GETH0_PORT1_CORE_RXICMP_ERROR_OCTETS_LOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_RXICMP_ERROR_OCTETS_LOW*)0xF9012B3Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_RXICMP_ERROR_OCTETS_LOW */
#define GETH0_PORT1_RXICMP_ERROR_OCTETS_LOW (GETH0_PORT1_CORE_RXICMP_ERROR_OCTETS_LOW)

/** \brief 2C00, MAC L3 L4 Address Control */
#define GETH0_PORT1_CORE_MAC_L3_L4_ADDRESS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_ADDRESS_CONTROL*)0xF9012C00u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_ADDRESS_CONTROL */
#define GETH0_PORT1_MAC_L3_L4_ADDRESS_CONTROL (GETH0_PORT1_CORE_MAC_L3_L4_ADDRESS_CONTROL)

/** \brief 2C04, MAC L3 L4 Data */
#define GETH0_PORT1_CORE_MAC_L3_L4_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_DATA*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_DATA */
#define GETH0_PORT1_MAC_L3_L4_DATA (GETH0_PORT1_CORE_MAC_L3_L4_DATA)

/** \brief 2C04, MAC L3 L4 Control0 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL0*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL0 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL0 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL0)

/** \brief 2C04, MAC L3 L4 Control1 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL1*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL1 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL1 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL1)

/** \brief 2C04, MAC L3 L4 Control2 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL2*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL2 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL2 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL2)

/** \brief 2C04, MAC L3 L4 Control3 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL3*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL3 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL3 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL3)

/** \brief 2C04, MAC L3 L4 Control4 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL4*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL4 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL4 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL4)

/** \brief 2C04, MAC L3 L4 Control5 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL5*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL5 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL5 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL5)

/** \brief 2C04, MAC L3 L4 Control6 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL6*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL6 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL6 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL6)

/** \brief 2C04, MAC L3 L4 Control7 */
#define GETH0_PORT1_CORE_MAC_L3_L4_CONTROL7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_L3_L4_CONTROL7*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_L3_L4_CONTROL7 */
#define GETH0_PORT1_MAC_L3_L4_CONTROL7 (GETH0_PORT1_CORE_MAC_L3_L4_CONTROL7)

/** \brief 2C04, MAC Layer3 Addr0 Reg0 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG0*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG0 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG0 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG0)

/** \brief 2C04, MAC Layer3 Addr0 Reg1 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG1*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG1 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG1 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG1)

/** \brief 2C04, MAC Layer3 Addr0 Reg2 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG2*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG2 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG2 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG2)

/** \brief 2C04, MAC Layer3 Addr0 Reg3 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG3*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG3 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG3 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG3)

/** \brief 2C04, MAC Layer3 Addr0 Reg4 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG4*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG4 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG4 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG4)

/** \brief 2C04, MAC Layer3 Addr0 Reg5 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG5*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG5 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG5 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG5)

/** \brief 2C04, MAC Layer3 Addr0 Reg6 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG6*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG6 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG6 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG6)

/** \brief 2C04, MAC Layer3 Addr0 Reg7 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR0_REG7*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG7 */
#define GETH0_PORT1_MAC_LAYER3_ADDR0_REG7 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR0_REG7)

/** \brief 2C04, MAC Layer3 Addr1 Reg0 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG0*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG0 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG0 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG0)

/** \brief 2C04, MAC Layer3 Addr1 Reg1 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG1*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG1 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG1 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG1)

/** \brief 2C04, MAC Layer3 Addr1 Reg2 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG2*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG2 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG2 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG2)

/** \brief 2C04, MAC Layer3 Addr1 Reg3 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG3*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG3 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG3 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG3)

/** \brief 2C04, MAC Layer3 Addr1 Reg4 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG4*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG4 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG4 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG4)

/** \brief 2C04, MAC Layer3 Addr1 Reg5 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG5*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG5 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG5 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG5)

/** \brief 2C04, MAC Layer3 Addr1 Reg6 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG6*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG6 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG6 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG6)

/** \brief 2C04, MAC Layer3 Addr1 Reg7 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR1_REG7*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG7 */
#define GETH0_PORT1_MAC_LAYER3_ADDR1_REG7 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR1_REG7)

/** \brief 2C04, MAC Layer3 Addr2 Reg0 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG0*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG0 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG0 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG0)

/** \brief 2C04, MAC Layer3 Addr2 Reg1 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG1*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG1 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG1 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG1)

/** \brief 2C04, MAC Layer3 Addr2 Reg2 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG2*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG2 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG2 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG2)

/** \brief 2C04, MAC Layer3 Addr2 Reg3 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG3*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG3 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG3 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG3)

/** \brief 2C04, MAC Layer3 Addr2 Reg4 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG4*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG4 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG4 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG4)

/** \brief 2C04, MAC Layer3 Addr2 Reg5 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG5*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG5 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG5 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG5)

/** \brief 2C04, MAC Layer3 Addr2 Reg6 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG6*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG6 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG6 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG6)

/** \brief 2C04, MAC Layer3 Addr2 Reg7 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR2_REG7*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG7 */
#define GETH0_PORT1_MAC_LAYER3_ADDR2_REG7 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR2_REG7)

/** \brief 2C04, MAC Layer3 Addr3 Reg0 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG0*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG0 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG0 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG0)

/** \brief 2C04, MAC Layer3 Addr3 Reg1 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG1*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG1 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG1 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG1)

/** \brief 2C04, MAC Layer3 Addr3 Reg2 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG2*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG2 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG2 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG2)

/** \brief 2C04, MAC Layer3 Addr3 Reg3 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG3*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG3 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG3 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG3)

/** \brief 2C04, MAC Layer3 Addr3 Reg4 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG4*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG4 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG4 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG4)

/** \brief 2C04, MAC Layer3 Addr3 Reg5 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG5*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG5 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG5 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG5)

/** \brief 2C04, MAC Layer3 Addr3 Reg6 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG6*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG6 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG6 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG6)

/** \brief 2C04, MAC Layer3 Addr3 Reg7 */
#define GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER3_ADDR3_REG7*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG7 */
#define GETH0_PORT1_MAC_LAYER3_ADDR3_REG7 (GETH0_PORT1_CORE_MAC_LAYER3_ADDR3_REG7)

/** \brief 2C04, MAC Layer4 Address0 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS0*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS0 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS0 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS0)

/** \brief 2C04, MAC Layer4 Address1 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS1*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS1 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS1 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS1)

/** \brief 2C04, MAC Layer4 Address2 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS2*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS2 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS2 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS2)

/** \brief 2C04, MAC Layer4 Address3 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS3*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS3 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS3 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS3)

/** \brief 2C04, MAC Layer4 Address4 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS4*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS4 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS4 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS4)

/** \brief 2C04, MAC Layer4 Address5 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS5*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS5 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS5 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS5)

/** \brief 2C04, MAC Layer4 Address6 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS6*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS6 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS6 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS6)

/** \brief 2C04, MAC Layer4 Address7 */
#define GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_LAYER4_ADDRESS7*)0xF9012C04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS7 */
#define GETH0_PORT1_MAC_LAYER4_ADDRESS7 (GETH0_PORT1_CORE_MAC_LAYER4_ADDRESS7)

/** \brief 2D00, MAC Timestamp Control */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_CONTROL*)0xF9012D00u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_CONTROL */
#define GETH0_PORT1_MAC_TIMESTAMP_CONTROL (GETH0_PORT1_CORE_MAC_TIMESTAMP_CONTROL)

/** \brief 2D04, MAC Sub Second Increment */
#define GETH0_PORT1_CORE_MAC_SUB_SECOND_INCREMENT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT*)0xF9012D04u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SUB_SECOND_INCREMENT */
#define GETH0_PORT1_MAC_SUB_SECOND_INCREMENT (GETH0_PORT1_CORE_MAC_SUB_SECOND_INCREMENT)

/** \brief 2D08, MAC System Time Seconds */
#define GETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS*)0xF9012D08u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS */
#define GETH0_PORT1_MAC_SYSTEM_TIME_SECONDS (GETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS)

/** \brief 2D0C, MAC System Time Nanoseconds */
#define GETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS*)0xF9012D0Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS */
#define GETH0_PORT1_MAC_SYSTEM_TIME_NANOSECONDS (GETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS)

/** \brief 2D10, MAC System Time Seconds Update */
#define GETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE*)0xF9012D10u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE */
#define GETH0_PORT1_MAC_SYSTEM_TIME_SECONDS_UPDATE (GETH0_PORT1_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE)

/** \brief 2D14, MAC System Time Nanoseconds Update */
#define GETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE*)0xF9012D14u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE */
#define GETH0_PORT1_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE (GETH0_PORT1_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE)

/** \brief 2D18, MAC Timestamp Addend */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_ADDEND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_ADDEND*)0xF9012D18u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_ADDEND */
#define GETH0_PORT1_MAC_TIMESTAMP_ADDEND (GETH0_PORT1_CORE_MAC_TIMESTAMP_ADDEND)

/** \brief 2D1C, MAC System Time Higher Word Seconds */
#define GETH0_PORT1_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS*)0xF9012D1Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS */
#define GETH0_PORT1_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS (GETH0_PORT1_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS)

/** \brief 2D20, MAC Timestamp Status */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_STATUS*)0xF9012D20u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_STATUS */
#define GETH0_PORT1_MAC_TIMESTAMP_STATUS (GETH0_PORT1_CORE_MAC_TIMESTAMP_STATUS)

/** \brief 2D24, MAC Rx Domain Time Incr */
#define GETH0_PORT1_CORE_MAC_RX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR*)0xF9012D24u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_RX_DOMAIN_TIME_INCR */
#define GETH0_PORT1_MAC_RX_DOMAIN_TIME_INCR (GETH0_PORT1_CORE_MAC_RX_DOMAIN_TIME_INCR)

/** \brief 2D28, MAC Tx Domain Time Incr */
#define GETH0_PORT1_CORE_MAC_TX_DOMAIN_TIME_INCR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR*)0xF9012D28u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TX_DOMAIN_TIME_INCR */
#define GETH0_PORT1_MAC_TX_DOMAIN_TIME_INCR (GETH0_PORT1_CORE_MAC_TX_DOMAIN_TIME_INCR)

/** \brief 2D30, MAC Tx Timestamp Status Nanoseconds */
#define GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS*)0xF9012D30u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS */
#define GETH0_PORT1_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS (GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS)

/** \brief 2D34, MAC Tx Timestamp Status Seconds */
#define GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS*)0xF9012D34u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS */
#define GETH0_PORT1_MAC_TX_TIMESTAMP_STATUS_SECONDS (GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS)

/** \brief 2D38, MAC Tx Timestamp Status PktID */
#define GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID*)0xF9012D38u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID */
#define GETH0_PORT1_MAC_TX_TIMESTAMP_STATUS_PKTID (GETH0_PORT1_CORE_MAC_TX_TIMESTAMP_STATUS_PKTID)

/** \brief 2D50, MAC Timestamp Ingress Asym Corr */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR*)0xF9012D50u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR */
#define GETH0_PORT1_MAC_TIMESTAMP_INGRESS_ASYM_CORR (GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR)

/** \brief 2D54, MAC Timestamp Egress Asym Corr */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR*)0xF9012D54u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR */
#define GETH0_PORT1_MAC_TIMESTAMP_EGRESS_ASYM_CORR (GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR)

/** \brief 2D58, MAC Timestamp Ingress Corr Nanosecond */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND*)0xF9012D58u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND */
#define GETH0_PORT1_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND (GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND)

/** \brief 2D5C, MAC Timestamp Ingress Corr Subnanosecond */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND*)0xF9012D5Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND */
#define GETH0_PORT1_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND (GETH0_PORT1_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSECOND)

/** \brief 2D60, MAC Timestamp Egress Corr Nanosecond */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND*)0xF9012D60u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND */
#define GETH0_PORT1_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND (GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND)

/** \brief 2D64, MAC Timestamp Egress Corr Subnanosecond */
#define GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND*)0xF9012D64u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND */
#define GETH0_PORT1_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND (GETH0_PORT1_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSECOND)

/** \brief 2D70, MAC PPS Control */
#define GETH0_PORT1_CORE_MAC_PPS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS_CONTROL*)0xF9012D70u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS_CONTROL */
#define GETH0_PORT1_MAC_PPS_CONTROL (GETH0_PORT1_CORE_MAC_PPS_CONTROL)

/** \brief 2D74, MAC PPS Extnd Ctrl */
#define GETH0_PORT1_CORE_MAC_PPS_EXTND_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS_EXTND_CTRL*)0xF9012D74u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS_EXTND_CTRL */
#define GETH0_PORT1_MAC_PPS_EXTND_CTRL (GETH0_PORT1_CORE_MAC_PPS_EXTND_CTRL)

/** \brief 2D80, MAC PPS0 Target Time Seconds */
#define GETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS*)0xF9012D80u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_SECONDS */
#define GETH0_PORT1_MAC_PPS0_TARGET_TIME_SECONDS (GETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_SECONDS)

/** \brief 2D84, MAC PPS0 Target Time Nanoseconds */
#define GETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS*)0xF9012D84u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS */
#define GETH0_PORT1_MAC_PPS0_TARGET_TIME_NANOSECONDS (GETH0_PORT1_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS)

/** \brief 2D88, MAC PPS0 Interval */
#define GETH0_PORT1_CORE_MAC_PPS0_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_INTERVAL*)0xF9012D88u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS0_INTERVAL */
#define GETH0_PORT1_MAC_PPS0_INTERVAL (GETH0_PORT1_CORE_MAC_PPS0_INTERVAL)

/** \brief 2D8C, MAC PPS0 Width */
#define GETH0_PORT1_CORE_MAC_PPS0_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS0_WIDTH*)0xF9012D8Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS0_WIDTH */
#define GETH0_PORT1_MAC_PPS0_WIDTH (GETH0_PORT1_CORE_MAC_PPS0_WIDTH)

/** \brief 2D90, MAC PPS1 Target Time Seconds */
#define GETH0_PORT1_CORE_MAC_PPS1_TARGET_TIME_SECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_SECONDS*)0xF9012D90u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS1_TARGET_TIME_SECONDS */
#define GETH0_PORT1_MAC_PPS1_TARGET_TIME_SECONDS (GETH0_PORT1_CORE_MAC_PPS1_TARGET_TIME_SECONDS)

/** \brief 2D94, MAC PPS1 Target Time Nanoseconds */
#define GETH0_PORT1_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS*)0xF9012D94u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS */
#define GETH0_PORT1_MAC_PPS1_TARGET_TIME_NANOSECONDS (GETH0_PORT1_CORE_MAC_PPS1_TARGET_TIME_NANOSECONDS)

/** \brief 2D98, MAC PPS1 Interval */
#define GETH0_PORT1_CORE_MAC_PPS1_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_INTERVAL*)0xF9012D98u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS1_INTERVAL */
#define GETH0_PORT1_MAC_PPS1_INTERVAL (GETH0_PORT1_CORE_MAC_PPS1_INTERVAL)

/** \brief 2D9C, MAC PPS1 Width */
#define GETH0_PORT1_CORE_MAC_PPS1_WIDTH /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PPS1_WIDTH*)0xF9012D9Cu)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PPS1_WIDTH */
#define GETH0_PORT1_MAC_PPS1_WIDTH (GETH0_PORT1_CORE_MAC_PPS1_WIDTH)

/** \brief 2DE0, MAC Presn Time ns */
#define GETH0_PORT1_CORE_MAC_PRESN_TIME_NS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_NS*)0xF9012DE0u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PRESN_TIME_NS */
#define GETH0_PORT1_MAC_PRESN_TIME_NS (GETH0_PORT1_CORE_MAC_PRESN_TIME_NS)

/** \brief 2DE4, MAC Presn Time Updt */
#define GETH0_PORT1_CORE_MAC_PRESN_TIME_UPDT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_CORE_MAC_PRESN_TIME_UPDT*)0xF9012DE4u)
/** Alias (User Manual Name) for GETH0_PORT1_CORE_MAC_PRESN_TIME_UPDT */
#define GETH0_PORT1_MAC_PRESN_TIME_UPDT (GETH0_PORT1_CORE_MAC_PRESN_TIME_UPDT)

/** \brief 3000, MTL Operation Mode */
#define GETH0_PORT1_MTL_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_OPERATION_MODE*)0xF9013000u)

/** \brief 3008, MTL Debug Control */
#define GETH0_PORT1_MTL_DEBUG_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DEBUG_CONTROL*)0xF9013008u)

/** \brief 300C, MTL Debug Status */
#define GETH0_PORT1_MTL_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DEBUG_STATUS*)0xF901300Cu)

/** \brief 3010, MTL FIFO Debug Data */
#define GETH0_PORT1_MTL_FIFO_DEBUG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_FIFO_DEBUG_DATA*)0xF9013010u)

/** \brief 3020, MTL Interrupt Status */
#define GETH0_PORT1_MTL_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_INTERRUPT_STATUS*)0xF9013020u)

/** \brief 3030, MTL RxQ DMA Map0 */
#define GETH0_PORT1_MTL_RXQ_DMA_MAP0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXQ_DMA_MAP0*)0xF9013030u)

/** \brief 3034, MTL RxQ DMA Map1 */
#define GETH0_PORT1_MTL_RXQ_DMA_MAP1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXQ_DMA_MAP1*)0xF9013034u)

/** \brief 3048, MTL TBS CTRL */
#define GETH0_PORT1_MTL_TBS_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TBS_CTRL*)0xF9013048u)

/** \brief 304C, MTL TBS STATS */
#define GETH0_PORT1_MTL_TBS_STATS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TBS_STATS*)0xF901304Cu)

/** \brief 3050, MTL EST Control */
#define GETH0_PORT1_MTL_EST_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_CONTROL*)0xF9013050u)

/** \brief 3054, MTL EST Overhead */
#define GETH0_PORT1_MTL_EST_OVERHEAD /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_OVERHEAD*)0xF9013054u)

/** \brief 3058, MTL EST Status */
#define GETH0_PORT1_MTL_EST_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_STATUS*)0xF9013058u)

/** \brief 3060, MTL EST Sch Error */
#define GETH0_PORT1_MTL_EST_SCH_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_SCH_ERROR*)0xF9013060u)

/** \brief 3064, MTL EST Frm Size Error */
#define GETH0_PORT1_MTL_EST_FRM_SIZE_ERROR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_FRM_SIZE_ERROR*)0xF9013064u)

/** \brief 3068, MTL EST Frm Size Capture */
#define GETH0_PORT1_MTL_EST_FRM_SIZE_CAPTURE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_FRM_SIZE_CAPTURE*)0xF9013068u)

/** \brief 3070, MTL EST Intr Enable */
#define GETH0_PORT1_MTL_EST_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_EST_INTR_ENABLE*)0xF9013070u)

/** \brief 3080, MTL GCL Control */
#define GETH0_PORT1_MTL_GCL_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_GCL_CONTROL*)0xF9013080u)

/** \brief 3084, MTL GCL Data */
#define GETH0_PORT1_MTL_GCL_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_GCL_DATA*)0xF9013084u)

/** \brief 3090, MTL FPE CTRL STS */
#define GETH0_PORT1_MTL_FPE_CTRL_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_FPE_CTRL_STS*)0xF9013090u)

/** \brief 3094, MTL FPE Advance */
#define GETH0_PORT1_MTL_FPE_ADVANCE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_FPE_ADVANCE*)0xF9013094u)

/** \brief 30A0, MTL RXP Control Status */
#define GETH0_PORT1_MTL_RXP_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_CONTROL_STATUS*)0xF90130A0u)

/** \brief 30A4, MTL RXP Interrupt Control Status */
#define GETH0_PORT1_MTL_RXP_INTERRUPT_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_INTERRUPT_CONTROL_STATUS*)0xF90130A4u)

/** \brief 30B0, MTL Indirect Acc Control Status */
#define GETH0_PORT1_MTL_INDIRECT_ACC_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_INDIRECT_ACC_CONTROL_STATUS*)0xF90130B0u)

/** \brief 30B4, MTL Indirect Acc Data */
#define GETH0_PORT1_MTL_INDIRECT_ACC_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_INDIRECT_ACC_DATA*)0xF90130B4u)

/** \brief 30B4, MTL FRP ACNTR0 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR0*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR0 */
#define GETH0_PORT1_MTL_FRP_ACNTR0 (GETH0_PORT1_MTL_MTL_FRP_ACNTR0)

/** \brief 30B4, MTL FRP ACNTR1 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR1*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR1 */
#define GETH0_PORT1_MTL_FRP_ACNTR1 (GETH0_PORT1_MTL_MTL_FRP_ACNTR1)

/** \brief 30B4, MTL FRP ACNTR2 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR2*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR2 */
#define GETH0_PORT1_MTL_FRP_ACNTR2 (GETH0_PORT1_MTL_MTL_FRP_ACNTR2)

/** \brief 30B4, MTL FRP ACNTR3 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR3*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR3 */
#define GETH0_PORT1_MTL_FRP_ACNTR3 (GETH0_PORT1_MTL_MTL_FRP_ACNTR3)

/** \brief 30B4, MTL FRP ACNTR4 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR4 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR4*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR4 */
#define GETH0_PORT1_MTL_FRP_ACNTR4 (GETH0_PORT1_MTL_MTL_FRP_ACNTR4)

/** \brief 30B4, MTL FRP ACNTR5 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR5 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR5*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR5 */
#define GETH0_PORT1_MTL_FRP_ACNTR5 (GETH0_PORT1_MTL_MTL_FRP_ACNTR5)

/** \brief 30B4, MTL FRP ACNTR6 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR6 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR6*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR6 */
#define GETH0_PORT1_MTL_FRP_ACNTR6 (GETH0_PORT1_MTL_MTL_FRP_ACNTR6)

/** \brief 30B4, MTL FRP ACNTR7 */
#define GETH0_PORT1_MTL_MTL_FRP_ACNTR7 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_MTL_FRP_ACNTR7*)0xF90130B4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_MTL_FRP_ACNTR7 */
#define GETH0_PORT1_MTL_FRP_ACNTR7 (GETH0_PORT1_MTL_MTL_FRP_ACNTR7)

/** \brief 30B4, MTL RXP Bypass Cnt */
#define GETH0_PORT1_MTL_RXP_BYPASS_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_BYPASS_CNT*)0xF90130B4u)

/** \brief 30B4, MTL RXP Drop Cnt */
#define GETH0_PORT1_MTL_RXP_DROP_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_DROP_CNT*)0xF90130B4u)

/** \brief 30B4, MTL RXP Error Cnt */
#define GETH0_PORT1_MTL_RXP_ERROR_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_RXP_ERROR_CNT*)0xF90130B4u)

/** \brief 30C0, MTL ECC Control */
#define GETH0_PORT1_MTL_ECC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_CONTROL*)0xF90130C0u)

/** \brief 30C4, MTL Safety Interrupt Status */
#define GETH0_PORT1_MTL_SAFETY_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SAFETY_INTERRUPT_STATUS*)0xF90130C4u)

/** \brief 30C8, MTL ECC Interrupt Enable */
#define GETH0_PORT1_MTL_ECC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_INTERRUPT_ENABLE*)0xF90130C8u)

/** \brief 30CC, MTL ECC Interrupt Status */
#define GETH0_PORT1_MTL_ECC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_INTERRUPT_STATUS*)0xF90130CCu)

/** \brief 30D0, MTL ECC Err Sts Rctl */
#define GETH0_PORT1_MTL_ECC_ERR_STS_RCTL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_ERR_STS_RCTL*)0xF90130D0u)

/** \brief 30D4, MTL ECC Err Addr Status */
#define GETH0_PORT1_MTL_ECC_ERR_ADDR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_ERR_ADDR_STATUS*)0xF90130D4u)

/** \brief 30D8, MTL ECC Err Cntr Status */
#define GETH0_PORT1_MTL_ECC_ERR_CNTR_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_ECC_ERR_CNTR_STATUS*)0xF90130D8u)

/** \brief 30E0, MTL DPP Control */
#define GETH0_PORT1_MTL_DPP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DPP_CONTROL*)0xF90130E0u)

/** \brief 30E4, MTL DPP ECC EIC */
#define GETH0_PORT1_MTL_DPP_ECC_EIC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_DPP_ECC_EIC*)0xF90130E4u)

/** \brief 30E8, MTL SGF Control */
#define GETH0_PORT1_MTL_SGF_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_CONTROL*)0xF90130E8u)

/** \brief 30EC, MTL SGF Extended Control */
#define GETH0_PORT1_MTL_SGF_EXTENDED_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_EXTENDED_CONTROL*)0xF90130ECu)

/** \brief 30F0, MTL SGF Status */
#define GETH0_PORT1_MTL_SGF_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_STATUS*)0xF90130F0u)

/** \brief 30F4, MTL SGF Interrupt Enable */
#define GETH0_PORT1_MTL_SGF_INTR_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_SGF_INTR_ENABLE*)0xF90130F4u)

/** \brief 3100, MTL TxQ0 Operation Mode */
#define GETH0_PORT1_MTL_TCQ0_TXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TXQ0_OPERATION_MODE*)0xF9013100u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_TXQ0_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ0_OPERATION_MODE (GETH0_PORT1_MTL_TCQ0_TXQ0_OPERATION_MODE)

/** \brief 3104, MTL TxQ0 Underflow */
#define GETH0_PORT1_MTL_TCQ0_TXQ0_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TXQ0_UNDERFLOW*)0xF9013104u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_TXQ0_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ0_UNDERFLOW (GETH0_PORT1_MTL_TCQ0_TXQ0_UNDERFLOW)

/** \brief 3108, MTL TxQ0 Debug */
#define GETH0_PORT1_MTL_TCQ0_TXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TXQ0_DEBUG*)0xF9013108u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_TXQ0_DEBUG */
#define GETH0_PORT1_MTL_TXQ0_DEBUG (GETH0_PORT1_MTL_TCQ0_TXQ0_DEBUG)

/** \brief 3110, MTL TC0 ETS Control */
#define GETH0_PORT1_MTL_TCQ0_TC0_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TC0_ETS_CONTROL*)0xF9013110u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_TC0_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC0_ETS_CONTROL (GETH0_PORT1_MTL_TCQ0_TC0_ETS_CONTROL)

/** \brief 3118, MTL TC0 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ0_TC0_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_TC0_QUANTUM_WEIGHT*)0xF9013118u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_TC0_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC0_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ0_TC0_QUANTUM_WEIGHT)

/** \brief 3140, MTL RxQ0 Operation Mode */
#define GETH0_PORT1_MTL_TCQ0_RXQ0_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_OPERATION_MODE*)0xF9013140u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_RXQ0_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ0_OPERATION_MODE (GETH0_PORT1_MTL_TCQ0_RXQ0_OPERATION_MODE)

/** \brief 3144, MTL RxQ0 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT*)0xF9013144u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ0_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ0_RXQ0_MISSED_PKT_OVERFLOW_CNT)

/** \brief 3148, MTL RxQ0 Debug */
#define GETH0_PORT1_MTL_TCQ0_RXQ0_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_DEBUG*)0xF9013148u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_RXQ0_DEBUG */
#define GETH0_PORT1_MTL_RXQ0_DEBUG (GETH0_PORT1_MTL_TCQ0_RXQ0_DEBUG)

/** \brief 314C, MTL RxQ0 Control */
#define GETH0_PORT1_MTL_TCQ0_RXQ0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_CONTROL*)0xF901314Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_RXQ0_CONTROL */
#define GETH0_PORT1_MTL_RXQ0_CONTROL (GETH0_PORT1_MTL_TCQ0_RXQ0_CONTROL)

/** \brief 3150, MTL RxQ0 Flow Control */
#define GETH0_PORT1_MTL_TCQ0_RXQ0_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_RXQ0_FLOW_CONTROL*)0xF9013150u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_RXQ0_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ0_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ0_RXQ0_FLOW_CONTROL)

/** \brief 3170, MTL Q0 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ0_Q0_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_ENABLE*)0xF9013170u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_Q0_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q0_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ0_Q0_INTERRUPT_ENABLE)

/** \brief 3174, MTL Q0 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ0_Q0_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ0_Q0_INTERRUPT_STATUS*)0xF9013174u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ0_Q0_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q0_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ0_Q0_INTERRUPT_STATUS)

/** \brief 3180, MTL TxQ1 Operation Mode */
#define GETH0_PORT1_MTL_TCQ1_TXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TXQ1_OPERATION_MODE*)0xF9013180u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_TXQ1_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ1_OPERATION_MODE (GETH0_PORT1_MTL_TCQ1_TXQ1_OPERATION_MODE)

/** \brief 3184, MTL TxQ1 Underflow */
#define GETH0_PORT1_MTL_TCQ1_TXQ1_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TXQ1_UNDERFLOW*)0xF9013184u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_TXQ1_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ1_UNDERFLOW (GETH0_PORT1_MTL_TCQ1_TXQ1_UNDERFLOW)

/** \brief 3188, MTL TxQ1 Debug */
#define GETH0_PORT1_MTL_TCQ1_TXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TXQ1_DEBUG*)0xF9013188u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_TXQ1_DEBUG */
#define GETH0_PORT1_MTL_TXQ1_DEBUG (GETH0_PORT1_MTL_TCQ1_TXQ1_DEBUG)

/** \brief 3190, MTL TC1 ETS Control */
#define GETH0_PORT1_MTL_TCQ1_TC1_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TC1_ETS_CONTROL*)0xF9013190u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_TC1_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC1_ETS_CONTROL (GETH0_PORT1_MTL_TCQ1_TC1_ETS_CONTROL)

/** \brief 3198, MTL TC1 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ1_TC1_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_TC1_QUANTUM_WEIGHT*)0xF9013198u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_TC1_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC1_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ1_TC1_QUANTUM_WEIGHT)

/** \brief 31C0, MTL RxQ1 Operation Mode */
#define GETH0_PORT1_MTL_TCQ1_RXQ1_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_OPERATION_MODE*)0xF90131C0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_RXQ1_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ1_OPERATION_MODE (GETH0_PORT1_MTL_TCQ1_RXQ1_OPERATION_MODE)

/** \brief 31C4, MTL RxQ1 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT*)0xF90131C4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ1_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ1_RXQ1_MISSED_PKT_OVERFLOW_CNT)

/** \brief 31C8, MTL RxQ1 Debug */
#define GETH0_PORT1_MTL_TCQ1_RXQ1_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_DEBUG*)0xF90131C8u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_RXQ1_DEBUG */
#define GETH0_PORT1_MTL_RXQ1_DEBUG (GETH0_PORT1_MTL_TCQ1_RXQ1_DEBUG)

/** \brief 31CC, MTL RxQ1 Control */
#define GETH0_PORT1_MTL_TCQ1_RXQ1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_CONTROL*)0xF90131CCu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_RXQ1_CONTROL */
#define GETH0_PORT1_MTL_RXQ1_CONTROL (GETH0_PORT1_MTL_TCQ1_RXQ1_CONTROL)

/** \brief 31D0, MTL RxQ1 Flow Control */
#define GETH0_PORT1_MTL_TCQ1_RXQ1_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_RXQ1_FLOW_CONTROL*)0xF90131D0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_RXQ1_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ1_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ1_RXQ1_FLOW_CONTROL)

/** \brief 31F0, MTL Q1 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ1_Q1_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_ENABLE*)0xF90131F0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_Q1_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q1_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ1_Q1_INTERRUPT_ENABLE)

/** \brief 31F4, MTL Q1 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ1_Q1_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ1_Q1_INTERRUPT_STATUS*)0xF90131F4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ1_Q1_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q1_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ1_Q1_INTERRUPT_STATUS)

/** \brief 3200, MTL TxQ2 Operation Mode */
#define GETH0_PORT1_MTL_TCQ2_TXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TXQ2_OPERATION_MODE*)0xF9013200u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_TXQ2_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ2_OPERATION_MODE (GETH0_PORT1_MTL_TCQ2_TXQ2_OPERATION_MODE)

/** \brief 3204, MTL TxQ2 Underflow */
#define GETH0_PORT1_MTL_TCQ2_TXQ2_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TXQ2_UNDERFLOW*)0xF9013204u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_TXQ2_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ2_UNDERFLOW (GETH0_PORT1_MTL_TCQ2_TXQ2_UNDERFLOW)

/** \brief 3208, MTL TxQ2 Debug */
#define GETH0_PORT1_MTL_TCQ2_TXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TXQ2_DEBUG*)0xF9013208u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_TXQ2_DEBUG */
#define GETH0_PORT1_MTL_TXQ2_DEBUG (GETH0_PORT1_MTL_TCQ2_TXQ2_DEBUG)

/** \brief 3210, MTL TC2 ETS Control */
#define GETH0_PORT1_MTL_TCQ2_TC2_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TC2_ETS_CONTROL*)0xF9013210u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_TC2_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC2_ETS_CONTROL (GETH0_PORT1_MTL_TCQ2_TC2_ETS_CONTROL)

/** \brief 3218, MTL TC2 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ2_TC2_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_TC2_QUANTUM_WEIGHT*)0xF9013218u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_TC2_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC2_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ2_TC2_QUANTUM_WEIGHT)

/** \brief 3240, MTL RxQ2 Operation Mode */
#define GETH0_PORT1_MTL_TCQ2_RXQ2_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_OPERATION_MODE*)0xF9013240u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_RXQ2_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ2_OPERATION_MODE (GETH0_PORT1_MTL_TCQ2_RXQ2_OPERATION_MODE)

/** \brief 3244, MTL RxQ2 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT*)0xF9013244u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ2_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ2_RXQ2_MISSED_PKT_OVERFLOW_CNT)

/** \brief 3248, MTL RxQ2 Debug */
#define GETH0_PORT1_MTL_TCQ2_RXQ2_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_DEBUG*)0xF9013248u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_RXQ2_DEBUG */
#define GETH0_PORT1_MTL_RXQ2_DEBUG (GETH0_PORT1_MTL_TCQ2_RXQ2_DEBUG)

/** \brief 324C, MTL RxQ2 Control */
#define GETH0_PORT1_MTL_TCQ2_RXQ2_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_CONTROL*)0xF901324Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_RXQ2_CONTROL */
#define GETH0_PORT1_MTL_RXQ2_CONTROL (GETH0_PORT1_MTL_TCQ2_RXQ2_CONTROL)

/** \brief 3250, MTL RxQ2 Flow Control */
#define GETH0_PORT1_MTL_TCQ2_RXQ2_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_RXQ2_FLOW_CONTROL*)0xF9013250u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_RXQ2_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ2_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ2_RXQ2_FLOW_CONTROL)

/** \brief 3270, MTL Q2 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ2_Q2_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_ENABLE*)0xF9013270u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_Q2_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q2_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ2_Q2_INTERRUPT_ENABLE)

/** \brief 3274, MTL Q2 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ2_Q2_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ2_Q2_INTERRUPT_STATUS*)0xF9013274u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ2_Q2_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q2_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ2_Q2_INTERRUPT_STATUS)

/** \brief 3280, MTL TxQ3 Operation Mode */
#define GETH0_PORT1_MTL_TCQ3_TXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TXQ3_OPERATION_MODE*)0xF9013280u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_TXQ3_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ3_OPERATION_MODE (GETH0_PORT1_MTL_TCQ3_TXQ3_OPERATION_MODE)

/** \brief 3284, MTL TxQ3 Underflow */
#define GETH0_PORT1_MTL_TCQ3_TXQ3_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TXQ3_UNDERFLOW*)0xF9013284u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_TXQ3_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ3_UNDERFLOW (GETH0_PORT1_MTL_TCQ3_TXQ3_UNDERFLOW)

/** \brief 3288, MTL TxQ3 Debug */
#define GETH0_PORT1_MTL_TCQ3_TXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TXQ3_DEBUG*)0xF9013288u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_TXQ3_DEBUG */
#define GETH0_PORT1_MTL_TXQ3_DEBUG (GETH0_PORT1_MTL_TCQ3_TXQ3_DEBUG)

/** \brief 3290, MTL TC3 ETS Control */
#define GETH0_PORT1_MTL_TCQ3_TC3_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TC3_ETS_CONTROL*)0xF9013290u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_TC3_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC3_ETS_CONTROL (GETH0_PORT1_MTL_TCQ3_TC3_ETS_CONTROL)

/** \brief 3298, MTL TC3 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ3_TC3_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_TC3_QUANTUM_WEIGHT*)0xF9013298u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_TC3_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC3_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ3_TC3_QUANTUM_WEIGHT)

/** \brief 32C0, MTL RxQ3 Operation Mode */
#define GETH0_PORT1_MTL_TCQ3_RXQ3_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_OPERATION_MODE*)0xF90132C0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_RXQ3_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ3_OPERATION_MODE (GETH0_PORT1_MTL_TCQ3_RXQ3_OPERATION_MODE)

/** \brief 32C4, MTL RxQ3 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT*)0xF90132C4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ3_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ3_RXQ3_MISSED_PKT_OVERFLOW_CNT)

/** \brief 32C8, MTL RxQ3 Debug */
#define GETH0_PORT1_MTL_TCQ3_RXQ3_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_DEBUG*)0xF90132C8u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_RXQ3_DEBUG */
#define GETH0_PORT1_MTL_RXQ3_DEBUG (GETH0_PORT1_MTL_TCQ3_RXQ3_DEBUG)

/** \brief 32CC, MTL RxQ3 Control */
#define GETH0_PORT1_MTL_TCQ3_RXQ3_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_CONTROL*)0xF90132CCu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_RXQ3_CONTROL */
#define GETH0_PORT1_MTL_RXQ3_CONTROL (GETH0_PORT1_MTL_TCQ3_RXQ3_CONTROL)

/** \brief 32D0, MTL RxQ3 Flow Control */
#define GETH0_PORT1_MTL_TCQ3_RXQ3_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_RXQ3_FLOW_CONTROL*)0xF90132D0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_RXQ3_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ3_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ3_RXQ3_FLOW_CONTROL)

/** \brief 32F0, MTL Q3 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ3_Q3_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_ENABLE*)0xF90132F0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_Q3_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q3_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ3_Q3_INTERRUPT_ENABLE)

/** \brief 32F4, MTL Q3 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ3_Q3_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ3_Q3_INTERRUPT_STATUS*)0xF90132F4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ3_Q3_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q3_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ3_Q3_INTERRUPT_STATUS)

/** \brief 3300, MTL TxQ4 Operation Mode */
#define GETH0_PORT1_MTL_TCQ4_TXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TXQ4_OPERATION_MODE*)0xF9013300u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_TXQ4_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ4_OPERATION_MODE (GETH0_PORT1_MTL_TCQ4_TXQ4_OPERATION_MODE)

/** \brief 3304, MTL TxQ4 Underflow */
#define GETH0_PORT1_MTL_TCQ4_TXQ4_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TXQ4_UNDERFLOW*)0xF9013304u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_TXQ4_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ4_UNDERFLOW (GETH0_PORT1_MTL_TCQ4_TXQ4_UNDERFLOW)

/** \brief 3308, MTL TxQ4 Debug */
#define GETH0_PORT1_MTL_TCQ4_TXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TXQ4_DEBUG*)0xF9013308u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_TXQ4_DEBUG */
#define GETH0_PORT1_MTL_TXQ4_DEBUG (GETH0_PORT1_MTL_TCQ4_TXQ4_DEBUG)

/** \brief 3310, MTL TC4 ETS Control */
#define GETH0_PORT1_MTL_TCQ4_TC4_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TC4_ETS_CONTROL*)0xF9013310u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_TC4_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC4_ETS_CONTROL (GETH0_PORT1_MTL_TCQ4_TC4_ETS_CONTROL)

/** \brief 3318, MTL TC4 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ4_TC4_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_TC4_QUANTUM_WEIGHT*)0xF9013318u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_TC4_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC4_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ4_TC4_QUANTUM_WEIGHT)

/** \brief 3340, MTL RxQ4 Operation Mode */
#define GETH0_PORT1_MTL_TCQ4_RXQ4_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_OPERATION_MODE*)0xF9013340u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_RXQ4_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ4_OPERATION_MODE (GETH0_PORT1_MTL_TCQ4_RXQ4_OPERATION_MODE)

/** \brief 3344, MTL RxQ4 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT*)0xF9013344u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ4_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ4_RXQ4_MISSED_PKT_OVERFLOW_CNT)

/** \brief 3348, MTL RxQ4 Debug */
#define GETH0_PORT1_MTL_TCQ4_RXQ4_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_DEBUG*)0xF9013348u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_RXQ4_DEBUG */
#define GETH0_PORT1_MTL_RXQ4_DEBUG (GETH0_PORT1_MTL_TCQ4_RXQ4_DEBUG)

/** \brief 334C, MTL RxQ4 Control */
#define GETH0_PORT1_MTL_TCQ4_RXQ4_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_CONTROL*)0xF901334Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_RXQ4_CONTROL */
#define GETH0_PORT1_MTL_RXQ4_CONTROL (GETH0_PORT1_MTL_TCQ4_RXQ4_CONTROL)

/** \brief 3350, MTL RxQ4 Flow Control */
#define GETH0_PORT1_MTL_TCQ4_RXQ4_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_RXQ4_FLOW_CONTROL*)0xF9013350u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_RXQ4_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ4_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ4_RXQ4_FLOW_CONTROL)

/** \brief 3370, MTL Q4 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ4_Q4_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_ENABLE*)0xF9013370u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_Q4_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q4_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ4_Q4_INTERRUPT_ENABLE)

/** \brief 3374, MTL Q4 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ4_Q4_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ4_Q4_INTERRUPT_STATUS*)0xF9013374u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ4_Q4_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q4_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ4_Q4_INTERRUPT_STATUS)

/** \brief 3380, MTL TxQ5 Operation Mode */
#define GETH0_PORT1_MTL_TCQ5_TXQ5_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TXQ5_OPERATION_MODE*)0xF9013380u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TXQ5_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ5_OPERATION_MODE (GETH0_PORT1_MTL_TCQ5_TXQ5_OPERATION_MODE)

/** \brief 3384, MTL TxQ5 Underflow */
#define GETH0_PORT1_MTL_TCQ5_TXQ5_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TXQ5_UNDERFLOW*)0xF9013384u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TXQ5_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ5_UNDERFLOW (GETH0_PORT1_MTL_TCQ5_TXQ5_UNDERFLOW)

/** \brief 3388, MTL TxQ5 Debug */
#define GETH0_PORT1_MTL_TCQ5_TXQ5_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TXQ5_DEBUG*)0xF9013388u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TXQ5_DEBUG */
#define GETH0_PORT1_MTL_TXQ5_DEBUG (GETH0_PORT1_MTL_TCQ5_TXQ5_DEBUG)

/** \brief 3390, MTL TC5 ETS Control */
#define GETH0_PORT1_MTL_TCQ5_TC5_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_ETS_CONTROL*)0xF9013390u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TC5_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC5_ETS_CONTROL (GETH0_PORT1_MTL_TCQ5_TC5_ETS_CONTROL)

/** \brief 3398, MTL TC5 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ5_TC5_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_QUANTUM_WEIGHT*)0xF9013398u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TC5_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC5_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ5_TC5_QUANTUM_WEIGHT)

/** \brief 339C, MTL TC5 SendSlopeCredit */
#define GETH0_PORT1_MTL_TCQ5_TC5_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_SENDSLOPECREDIT*)0xF901339Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TC5_SENDSLOPECREDIT */
#define GETH0_PORT1_MTL_TC5_SENDSLOPECREDIT (GETH0_PORT1_MTL_TCQ5_TC5_SENDSLOPECREDIT)

/** \brief 33A0, MTL TC5 HiCredit */
#define GETH0_PORT1_MTL_TCQ5_TC5_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_HICREDIT*)0xF90133A0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TC5_HICREDIT */
#define GETH0_PORT1_MTL_TC5_HICREDIT (GETH0_PORT1_MTL_TCQ5_TC5_HICREDIT)

/** \brief 33A4, MTL TC5 LoCredit */
#define GETH0_PORT1_MTL_TCQ5_TC5_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_TC5_LOCREDIT*)0xF90133A4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_TC5_LOCREDIT */
#define GETH0_PORT1_MTL_TC5_LOCREDIT (GETH0_PORT1_MTL_TCQ5_TC5_LOCREDIT)

/** \brief 33C0, MTL RxQ5 Operation Mode */
#define GETH0_PORT1_MTL_TCQ5_RXQ5_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_OPERATION_MODE*)0xF90133C0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_RXQ5_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ5_OPERATION_MODE (GETH0_PORT1_MTL_TCQ5_RXQ5_OPERATION_MODE)

/** \brief 33C4, MTL RxQ5 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT*)0xF90133C4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ5_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ5_RXQ5_MISSED_PKT_OVERFLOW_CNT)

/** \brief 33C8, MTL RxQ5 Debug */
#define GETH0_PORT1_MTL_TCQ5_RXQ5_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_DEBUG*)0xF90133C8u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_RXQ5_DEBUG */
#define GETH0_PORT1_MTL_RXQ5_DEBUG (GETH0_PORT1_MTL_TCQ5_RXQ5_DEBUG)

/** \brief 33CC, MTL RxQ5 Control */
#define GETH0_PORT1_MTL_TCQ5_RXQ5_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_CONTROL*)0xF90133CCu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_RXQ5_CONTROL */
#define GETH0_PORT1_MTL_RXQ5_CONTROL (GETH0_PORT1_MTL_TCQ5_RXQ5_CONTROL)

/** \brief 33D0, MTL RxQ5 Flow Control */
#define GETH0_PORT1_MTL_TCQ5_RXQ5_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_RXQ5_FLOW_CONTROL*)0xF90133D0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_RXQ5_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ5_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ5_RXQ5_FLOW_CONTROL)

/** \brief 33F0, MTL Q5 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ5_Q5_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_ENABLE*)0xF90133F0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_Q5_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q5_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ5_Q5_INTERRUPT_ENABLE)

/** \brief 33F4, MTL Q5 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ5_Q5_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ5_Q5_INTERRUPT_STATUS*)0xF90133F4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ5_Q5_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q5_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ5_Q5_INTERRUPT_STATUS)

/** \brief 3400, MTL TxQ6 Operation Mode */
#define GETH0_PORT1_MTL_TCQ6_TXQ6_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TXQ6_OPERATION_MODE*)0xF9013400u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TXQ6_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ6_OPERATION_MODE (GETH0_PORT1_MTL_TCQ6_TXQ6_OPERATION_MODE)

/** \brief 3404, MTL TxQ6 Underflow */
#define GETH0_PORT1_MTL_TCQ6_TXQ6_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TXQ6_UNDERFLOW*)0xF9013404u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TXQ6_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ6_UNDERFLOW (GETH0_PORT1_MTL_TCQ6_TXQ6_UNDERFLOW)

/** \brief 3408, MTL TxQ6 Debug */
#define GETH0_PORT1_MTL_TCQ6_TXQ6_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TXQ6_DEBUG*)0xF9013408u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TXQ6_DEBUG */
#define GETH0_PORT1_MTL_TXQ6_DEBUG (GETH0_PORT1_MTL_TCQ6_TXQ6_DEBUG)

/** \brief 3410, MTL TC6 ETS Control */
#define GETH0_PORT1_MTL_TCQ6_TC6_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_ETS_CONTROL*)0xF9013410u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TC6_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC6_ETS_CONTROL (GETH0_PORT1_MTL_TCQ6_TC6_ETS_CONTROL)

/** \brief 3418, MTL TC6 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ6_TC6_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_QUANTUM_WEIGHT*)0xF9013418u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TC6_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC6_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ6_TC6_QUANTUM_WEIGHT)

/** \brief 341C, MTL TC6 SendSlopeCredit */
#define GETH0_PORT1_MTL_TCQ6_TC6_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_SENDSLOPECREDIT*)0xF901341Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TC6_SENDSLOPECREDIT */
#define GETH0_PORT1_MTL_TC6_SENDSLOPECREDIT (GETH0_PORT1_MTL_TCQ6_TC6_SENDSLOPECREDIT)

/** \brief 3420, MTL TC6 HiCredit */
#define GETH0_PORT1_MTL_TCQ6_TC6_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_HICREDIT*)0xF9013420u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TC6_HICREDIT */
#define GETH0_PORT1_MTL_TC6_HICREDIT (GETH0_PORT1_MTL_TCQ6_TC6_HICREDIT)

/** \brief 3424, MTL TC6 LoCredit */
#define GETH0_PORT1_MTL_TCQ6_TC6_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_TC6_LOCREDIT*)0xF9013424u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_TC6_LOCREDIT */
#define GETH0_PORT1_MTL_TC6_LOCREDIT (GETH0_PORT1_MTL_TCQ6_TC6_LOCREDIT)

/** \brief 3440, MTL RxQ6 Operation Mode */
#define GETH0_PORT1_MTL_TCQ6_RXQ6_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_OPERATION_MODE*)0xF9013440u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_RXQ6_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ6_OPERATION_MODE (GETH0_PORT1_MTL_TCQ6_RXQ6_OPERATION_MODE)

/** \brief 3444, MTL RxQ6 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT*)0xF9013444u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ6_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ6_RXQ6_MISSED_PKT_OVERFLOW_CNT)

/** \brief 3448, MTL RxQ6 Debug */
#define GETH0_PORT1_MTL_TCQ6_RXQ6_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_DEBUG*)0xF9013448u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_RXQ6_DEBUG */
#define GETH0_PORT1_MTL_RXQ6_DEBUG (GETH0_PORT1_MTL_TCQ6_RXQ6_DEBUG)

/** \brief 344C, MTL RxQ6 Control */
#define GETH0_PORT1_MTL_TCQ6_RXQ6_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_CONTROL*)0xF901344Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_RXQ6_CONTROL */
#define GETH0_PORT1_MTL_RXQ6_CONTROL (GETH0_PORT1_MTL_TCQ6_RXQ6_CONTROL)

/** \brief 3450, MTL RxQ6 Flow Control */
#define GETH0_PORT1_MTL_TCQ6_RXQ6_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_RXQ6_FLOW_CONTROL*)0xF9013450u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_RXQ6_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ6_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ6_RXQ6_FLOW_CONTROL)

/** \brief 3470, MTL Q6 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ6_Q6_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_ENABLE*)0xF9013470u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_Q6_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q6_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ6_Q6_INTERRUPT_ENABLE)

/** \brief 3474, MTL Q6 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ6_Q6_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ6_Q6_INTERRUPT_STATUS*)0xF9013474u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ6_Q6_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q6_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ6_Q6_INTERRUPT_STATUS)

/** \brief 3480, MTL TxQ7 Operation Mode */
#define GETH0_PORT1_MTL_TCQ7_TXQ7_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TXQ7_OPERATION_MODE*)0xF9013480u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TXQ7_OPERATION_MODE */
#define GETH0_PORT1_MTL_TXQ7_OPERATION_MODE (GETH0_PORT1_MTL_TCQ7_TXQ7_OPERATION_MODE)

/** \brief 3484, MTL TxQ7 Underflow */
#define GETH0_PORT1_MTL_TCQ7_TXQ7_UNDERFLOW /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TXQ7_UNDERFLOW*)0xF9013484u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TXQ7_UNDERFLOW */
#define GETH0_PORT1_MTL_TXQ7_UNDERFLOW (GETH0_PORT1_MTL_TCQ7_TXQ7_UNDERFLOW)

/** \brief 3488, MTL TxQ7 Debug */
#define GETH0_PORT1_MTL_TCQ7_TXQ7_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TXQ7_DEBUG*)0xF9013488u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TXQ7_DEBUG */
#define GETH0_PORT1_MTL_TXQ7_DEBUG (GETH0_PORT1_MTL_TCQ7_TXQ7_DEBUG)

/** \brief 3490, MTL TC7 ETS Control */
#define GETH0_PORT1_MTL_TCQ7_TC7_ETS_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_ETS_CONTROL*)0xF9013490u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TC7_ETS_CONTROL */
#define GETH0_PORT1_MTL_TC7_ETS_CONTROL (GETH0_PORT1_MTL_TCQ7_TC7_ETS_CONTROL)

/** \brief 3498, MTL TC7 Quantum Weight */
#define GETH0_PORT1_MTL_TCQ7_TC7_QUANTUM_WEIGHT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_QUANTUM_WEIGHT*)0xF9013498u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TC7_QUANTUM_WEIGHT */
#define GETH0_PORT1_MTL_TC7_QUANTUM_WEIGHT (GETH0_PORT1_MTL_TCQ7_TC7_QUANTUM_WEIGHT)

/** \brief 349C, MTL TC7 SendSlopeCredit */
#define GETH0_PORT1_MTL_TCQ7_TC7_SENDSLOPECREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_SENDSLOPECREDIT*)0xF901349Cu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TC7_SENDSLOPECREDIT */
#define GETH0_PORT1_MTL_TC7_SENDSLOPECREDIT (GETH0_PORT1_MTL_TCQ7_TC7_SENDSLOPECREDIT)

/** \brief 34A0, MTL TC7 HiCredit */
#define GETH0_PORT1_MTL_TCQ7_TC7_HICREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_HICREDIT*)0xF90134A0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TC7_HICREDIT */
#define GETH0_PORT1_MTL_TC7_HICREDIT (GETH0_PORT1_MTL_TCQ7_TC7_HICREDIT)

/** \brief 34A4, MTL TC7 LoCredit */
#define GETH0_PORT1_MTL_TCQ7_TC7_LOCREDIT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_TC7_LOCREDIT*)0xF90134A4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_TC7_LOCREDIT */
#define GETH0_PORT1_MTL_TC7_LOCREDIT (GETH0_PORT1_MTL_TCQ7_TC7_LOCREDIT)

/** \brief 34C0, MTL RxQ7 Operation Mode */
#define GETH0_PORT1_MTL_TCQ7_RXQ7_OPERATION_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_OPERATION_MODE*)0xF90134C0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_RXQ7_OPERATION_MODE */
#define GETH0_PORT1_MTL_RXQ7_OPERATION_MODE (GETH0_PORT1_MTL_TCQ7_RXQ7_OPERATION_MODE)

/** \brief 34C4, MTL RxQ7 Missed Pkt Overflow Cnt */
#define GETH0_PORT1_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT*)0xF90134C4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT */
#define GETH0_PORT1_MTL_RXQ7_MISSED_PKT_OVERFLOW_CNT (GETH0_PORT1_MTL_TCQ7_RXQ7_MISSED_PKT_OVERFLOW_CNT)

/** \brief 34C8, MTL RxQ7 Debug */
#define GETH0_PORT1_MTL_TCQ7_RXQ7_DEBUG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_DEBUG*)0xF90134C8u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_RXQ7_DEBUG */
#define GETH0_PORT1_MTL_RXQ7_DEBUG (GETH0_PORT1_MTL_TCQ7_RXQ7_DEBUG)

/** \brief 34CC, MTL RxQ7 Control */
#define GETH0_PORT1_MTL_TCQ7_RXQ7_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_CONTROL*)0xF90134CCu)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_RXQ7_CONTROL */
#define GETH0_PORT1_MTL_RXQ7_CONTROL (GETH0_PORT1_MTL_TCQ7_RXQ7_CONTROL)

/** \brief 34D0, MTL RxQ7 Flow Control */
#define GETH0_PORT1_MTL_TCQ7_RXQ7_FLOW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_RXQ7_FLOW_CONTROL*)0xF90134D0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_RXQ7_FLOW_CONTROL */
#define GETH0_PORT1_MTL_RXQ7_FLOW_CONTROL (GETH0_PORT1_MTL_TCQ7_RXQ7_FLOW_CONTROL)

/** \brief 34F0, MTL Q7 Interrupt Enable */
#define GETH0_PORT1_MTL_TCQ7_Q7_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_ENABLE*)0xF90134F0u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_Q7_INTERRUPT_ENABLE */
#define GETH0_PORT1_MTL_Q7_INTERRUPT_ENABLE (GETH0_PORT1_MTL_TCQ7_Q7_INTERRUPT_ENABLE)

/** \brief 34F4, MTL Q7 Interrupt Status */
#define GETH0_PORT1_MTL_TCQ7_Q7_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_PORT_MTL_TCQ7_Q7_INTERRUPT_STATUS*)0xF90134F4u)
/** Alias (User Manual Name) for GETH0_PORT1_MTL_TCQ7_Q7_INTERRUPT_STATUS */
#define GETH0_PORT1_MTL_Q7_INTERRUPT_STATUS (GETH0_PORT1_MTL_TCQ7_Q7_INTERRUPT_STATUS)

/** \brief E000, Forward Control */
#define GETH0_BRIDGE_FORWARD_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_FORWARD_CONTROL*)0xF901E000u)
/** Alias (User Manual Name) for GETH0_BRIDGE_FORWARD_CONTROL */
#define GETH0_FORWARD_CONTROL (GETH0_BRIDGE_FORWARD_CONTROL)

/** \brief E004, Port Flush and Loopback Control */
#define GETH0_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL*)0xF901E004u)
/** Alias (User Manual Name) for GETH0_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL */
#define GETH0_PORT_FLUSH_AND_LOOPBACK_CONTROL (GETH0_BRIDGE_PORT_FLUSH_AND_LOOPBACK_CONTROL)

/** \brief E00C, Port 0 Control */
#define GETH0_BRIDGE_PORT_0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_PORT_0_CONTROL*)0xF901E00Cu)
/** Alias (User Manual Name) for GETH0_BRIDGE_PORT_0_CONTROL */
#define GETH0_PORT_0_CONTROL (GETH0_BRIDGE_PORT_0_CONTROL)

/** \brief E010, TXQ Map Port 0 */
#define GETH0_BRIDGE_TXQ_MAP_PORT_0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_TXQ_MAP_PORT_0*)0xF901E010u)
/** Alias (User Manual Name) for GETH0_BRIDGE_TXQ_MAP_PORT_0 */
#define GETH0_TXQ_MAP_PORT_0 (GETH0_BRIDGE_TXQ_MAP_PORT_0)

/** \brief E014, RXC Map Port 0 */
#define GETH0_BRIDGE_RXC_MAP_PORT_0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_RXC_MAP_PORT_0*)0xF901E014u)
/** Alias (User Manual Name) for GETH0_BRIDGE_RXC_MAP_PORT_0 */
#define GETH0_RXC_MAP_PORT_0 (GETH0_BRIDGE_RXC_MAP_PORT_0)

/** \brief E018, Port 1 Control */
#define GETH0_BRIDGE_PORT_1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_PORT_1_CONTROL*)0xF901E018u)
/** Alias (User Manual Name) for GETH0_BRIDGE_PORT_1_CONTROL */
#define GETH0_PORT_1_CONTROL (GETH0_BRIDGE_PORT_1_CONTROL)

/** \brief E01C, TXQ Map Port 1 */
#define GETH0_BRIDGE_TXQ_MAP_PORT_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_TXQ_MAP_PORT_1*)0xF901E01Cu)
/** Alias (User Manual Name) for GETH0_BRIDGE_TXQ_MAP_PORT_1 */
#define GETH0_TXQ_MAP_PORT_1 (GETH0_BRIDGE_TXQ_MAP_PORT_1)

/** \brief E020, RXC Map Port 1 */
#define GETH0_BRIDGE_RXC_MAP_PORT_1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_RXC_MAP_PORT_1*)0xF901E020u)
/** Alias (User Manual Name) for GETH0_BRIDGE_RXC_MAP_PORT_1 */
#define GETH0_RXC_MAP_PORT_1 (GETH0_BRIDGE_RXC_MAP_PORT_1)

/** \brief E100, CSR SW Control */
#define GETH0_BRIDGE_CSR_SW_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_CSR_SW_CONTROL*)0xF901E100u)
/** Alias (User Manual Name) for GETH0_BRIDGE_CSR_SW_CONTROL */
#define GETH0_CSR_SW_CONTROL (GETH0_BRIDGE_CSR_SW_CONTROL)

/** \brief E104, Interrupt Status */
#define GETH0_BRIDGE_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_INTERRUPT_STATUS*)0xF901E104u)
/** Alias (User Manual Name) for GETH0_BRIDGE_INTERRUPT_STATUS */
#define GETH0_INTERRUPT_STATUS (GETH0_BRIDGE_INTERRUPT_STATUS)

/** \brief E108, Safety Interrupt Status */
#define GETH0_BRIDGE_SAFETY_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_SAFETY_INTERRUPT_STATUS*)0xF901E108u)
/** Alias (User Manual Name) for GETH0_BRIDGE_SAFETY_INTERRUPT_STATUS */
#define GETH0_SAFETY_INTERRUPT_STATUS (GETH0_BRIDGE_SAFETY_INTERRUPT_STATUS)

/** \brief E110, DMA Port Selection */
#define GETH0_BRIDGE_DMA_PORT_SELECTION /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_DMA_PORT_SELECTION*)0xF901E110u)
/** Alias (User Manual Name) for GETH0_BRIDGE_DMA_PORT_SELECTION */
#define GETH0_DMA_PORT_SELECTION (GETH0_BRIDGE_DMA_PORT_SELECTION)

/** \brief E114, PMT Control */
#define GETH0_BRIDGE_PMT_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_PMT_CONTROL*)0xF901E114u)
/** Alias (User Manual Name) for GETH0_BRIDGE_PMT_CONTROL */
#define GETH0_PMT_CONTROL (GETH0_BRIDGE_PMT_CONTROL)

/** \brief E150, DPP FSM Interrupt Status */
#define GETH0_BRIDGE_DPP_FSM_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_DPP_FSM_INTERRUPT_STATUS*)0xF901E150u)
/** Alias (User Manual Name) for GETH0_BRIDGE_DPP_FSM_INTERRUPT_STATUS */
#define GETH0_DPP_FSM_INTERRUPT_STATUS (GETH0_BRIDGE_DPP_FSM_INTERRUPT_STATUS)

/** \brief E154, AXI Slave DPP Error Address Status */
#define GETH0_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS*)0xF901E154u)
/** Alias (User Manual Name) for GETH0_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS */
#define GETH0_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS (GETH0_BRIDGE_AXI_SLAVE_DPP_ERROR_ADDRESS_STATUS)

/** \brief E158, FSM Control */
#define GETH0_BRIDGE_FSM_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_FSM_CONTROL*)0xF901E158u)
/** Alias (User Manual Name) for GETH0_BRIDGE_FSM_CONTROL */
#define GETH0_FSM_CONTROL (GETH0_BRIDGE_FSM_CONTROL)

/** \brief E15C, FSM ACT Timer */
#define GETH0_BRIDGE_FSM_ACT_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_FSM_ACT_TIMER*)0xF901E15Cu)
/** Alias (User Manual Name) for GETH0_BRIDGE_FSM_ACT_TIMER */
#define GETH0_FSM_ACT_TIMER (GETH0_BRIDGE_FSM_ACT_TIMER)

/** \brief E164, SCSR Control */
#define GETH0_BRIDGE_SCSR_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_SCSR_CONTROL*)0xF901E164u)
/** Alias (User Manual Name) for GETH0_BRIDGE_SCSR_CONTROL */
#define GETH0_SCSR_CONTROL (GETH0_BRIDGE_SCSR_CONTROL)

/** \brief E168, SCSR Parity Status */
#define GETH0_BRIDGE_SCSR_PARITY_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_SCSR_PARITY_STATUS*)0xF901E168u)
/** Alias (User Manual Name) for GETH0_BRIDGE_SCSR_PARITY_STATUS */
#define GETH0_SCSR_PARITY_STATUS (GETH0_BRIDGE_SCSR_PARITY_STATUS)

/** \brief E16C, SCSR Parity Err Count */
#define GETH0_BRIDGE_SCSR_PARITY_ERR_COUNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_SCSR_PARITY_ERR_COUNT*)0xF901E16Cu)
/** Alias (User Manual Name) for GETH0_BRIDGE_SCSR_PARITY_ERR_COUNT */
#define GETH0_SCSR_PARITY_ERR_COUNT (GETH0_BRIDGE_SCSR_PARITY_ERR_COUNT)

/** \brief E208, Debug Control */
#define GETH0_BRIDGE_DEBUG_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_DEBUG_CONTROL*)0xF901E208u)
/** Alias (User Manual Name) for GETH0_BRIDGE_DEBUG_CONTROL */
#define GETH0_DEBUG_CONTROL (GETH0_BRIDGE_DEBUG_CONTROL)

/** \brief E2C0, ECC Control */
#define GETH0_BRIDGE_ECC_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_ECC_CONTROL*)0xF901E2C0u)
/** Alias (User Manual Name) for GETH0_BRIDGE_ECC_CONTROL */
#define GETH0_ECC_CONTROL (GETH0_BRIDGE_ECC_CONTROL)

/** \brief E2D0, ECC Err Sts RCtl */
#define GETH0_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL*)0xF901E2D0u)
/** Alias (User Manual Name) for GETH0_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL */
#define GETH0_ECC_ERROR_STATUS_CAPTURE_CONTROL (GETH0_BRIDGE_ECC_ERROR_STATUS_CAPTURE_CONTROL)

/** \brief E2D4, ECC Err Addr Status */
#define GETH0_BRIDGE_ECC_ERROR_ADDRESS_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_ECC_ERROR_ADDRESS_STATUS*)0xF901E2D4u)
/** Alias (User Manual Name) for GETH0_BRIDGE_ECC_ERROR_ADDRESS_STATUS */
#define GETH0_ECC_ERROR_ADDRESS_STATUS (GETH0_BRIDGE_ECC_ERROR_ADDRESS_STATUS)

/** \brief E2D8, ECC Err Cntr Status */
#define GETH0_BRIDGE_ECC_ERROR_COUNT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_ECC_ERROR_COUNT_STATUS*)0xF901E2D8u)
/** Alias (User Manual Name) for GETH0_BRIDGE_ECC_ERROR_COUNT_STATUS */
#define GETH0_ECC_ERROR_COUNT_STATUS (GETH0_BRIDGE_ECC_ERROR_COUNT_STATUS)

/** \brief E2E0, DPP Control */
#define GETH0_BRIDGE_DPP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_DPP_CONTROL*)0xF901E2E0u)
/** Alias (User Manual Name) for GETH0_BRIDGE_DPP_CONTROL */
#define GETH0_DPP_CONTROL (GETH0_BRIDGE_DPP_CONTROL)

/** \brief E2E4, DPP ECC EIC */
#define GETH0_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL*)0xF901E2E4u)
/** Alias (User Manual Name) for GETH0_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL */
#define GETH0_DPP_ECC_ERROR_INJECTION_CONTROL (GETH0_BRIDGE_DPP_ECC_ERROR_INJECTION_CONTROL)

/** \brief F000, DMA Mode */
#define GETH0_DMA_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_MODE*)0xF901F000u)

/** \brief F004, DMA SysBus Mode */
#define GETH0_DMA_SYSBUS_MODE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_SYSBUS_MODE*)0xF901F004u)

/** \brief F008, DMA Interrupt Status */
#define GETH0_DMA_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_INTERRUPT_STATUS*)0xF901F008u)

/** \brief F010, AXI Tx AR ACE Control */
#define GETH0_DMA_AXI_TX_AR_ACE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AXI_TX_AR_ACE_CONTROL*)0xF901F010u)
/** Alias (User Manual Name) for GETH0_DMA_AXI_TX_AR_ACE_CONTROL */
#define GETH0_AXI_TX_AR_ACE_CONTROL (GETH0_DMA_AXI_TX_AR_ACE_CONTROL)

/** \brief F018, AXI Rx AW ACE Control */
#define GETH0_DMA_AXI_RX_AW_ACE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AXI_RX_AW_ACE_CONTROL*)0xF901F018u)
/** Alias (User Manual Name) for GETH0_DMA_AXI_RX_AW_ACE_CONTROL */
#define GETH0_AXI_RX_AW_ACE_CONTROL (GETH0_DMA_AXI_RX_AW_ACE_CONTROL)

/** \brief F01C, AXI TxRx AWAR ACE Control */
#define GETH0_DMA_AXI_TXRX_AWAR_ACE_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AXI_TXRX_AWAR_ACE_CONTROL*)0xF901F01Cu)
/** Alias (User Manual Name) for GETH0_DMA_AXI_TXRX_AWAR_ACE_CONTROL */
#define GETH0_AXI_TXRX_AWAR_ACE_CONTROL (GETH0_DMA_AXI_TXRX_AWAR_ACE_CONTROL)

/** \brief F020, DMA Debug Status0 */
#define GETH0_DMA_DEBUG_STATUS0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_DEBUG_STATUS0*)0xF901F020u)

/** \brief F024, DMA Debug Status1 */
#define GETH0_DMA_DEBUG_STATUS1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_DEBUG_STATUS1*)0xF901F024u)

/** \brief F02C, DMA Debug Status3 */
#define GETH0_DMA_DEBUG_STATUS3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_DEBUG_STATUS3*)0xF901F02Cu)

/** \brief F040, DMA Tx EDMA Control */
#define GETH0_DMA_TX_EDMA_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_TX_EDMA_CONTROL*)0xF901F040u)

/** \brief F044, DMA Rx EDMA Control */
#define GETH0_DMA_RX_EDMA_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_RX_EDMA_CONTROL*)0xF901F044u)

/** \brief F050, AXI LPI Entry Interval */
#define GETH0_DMA_AXI_LPI_ENTRY_INTERVAL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AXI_LPI_ENTRY_INTERVAL*)0xF901F050u)
/** Alias (User Manual Name) for GETH0_DMA_AXI_LPI_ENTRY_INTERVAL */
#define GETH0_AXI_LPI_ENTRY_INTERVAL (GETH0_DMA_AXI_LPI_ENTRY_INTERVAL)

/** \brief F054, DMA TBS CTRL0 */
#define GETH0_DMA_TBS_CTRL0 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_TBS_CTRL0*)0xF901F054u)

/** \brief F058, DMA TBS CTRL1 */
#define GETH0_DMA_TBS_CTRL1 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_TBS_CTRL1*)0xF901F058u)

/** \brief F05C, DMA TBS CTRL2 */
#define GETH0_DMA_TBS_CTRL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_TBS_CTRL2*)0xF901F05Cu)

/** \brief F060, DMA TBS CTRL3 */
#define GETH0_DMA_TBS_CTRL3 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_TBS_CTRL3*)0xF901F060u)

/** \brief F064, DMA Safety Interrupt Status */
#define GETH0_DMA_SAFETY_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_SAFETY_INTERRUPT_STATUS*)0xF901F064u)

/** \brief F068, DMA ECC Interrupt enable */
#define GETH0_DMA_ECC_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_ECC_INTERRUPT_ENABLE*)0xF901F068u)

/** \brief F06C, DMA ECC Interrupt Status */
#define GETH0_DMA_ECC_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_ECC_INTERRUPT_STATUS*)0xF901F06Cu)

/** \brief F070, DMA DPP Control */
#define GETH0_DMA_DPP_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_DPP_CONTROL*)0xF901F070u)

/** \brief F074, DMA DPP Interrupt Status */
#define GETH0_DMA_DPP_INTERRUPT_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_DPP_INTERRUPT_STATUS*)0xF901F074u)

/** \brief F080, DMA CH Ind Ctrl */
#define GETH0_DMA_CH_IND_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_IND_CTRL*)0xF901F080u)

/** \brief F084, DMA CH Ind Data */
#define GETH0_DMA_CH_IND_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_IND_DATA*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH0_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH0_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH1_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH1_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH2_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH2_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH3_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH3_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH4_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH4_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH5_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH5_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH6_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH6_TXEXTCFG*)0xF901F084u)

/** \brief F084, DMA Channel TxExtCfg */
#define GETH0_DMA_CH7_TXEXTCFG /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH7_TXEXTCFG*)0xF901F084u)

/** \brief F088, DMA Sfty Ind Ctrl */
#define GETH0_DMA_SFTY_IND_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_SFTY_IND_CTRL*)0xF901F088u)

/** \brief F08C, DMA Sfty Ind Data */
#define GETH0_DMA_SFTY_IND_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_SFTY_IND_DATA*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty Ctrl */
#define GETH0_DMA_AM_SFTY_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty DPP Intr Sts */
#define GETH0_DMA_AM_SFTY_DPP_INTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_DPP_INTR_STS*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty ECC Intr Sts */
#define GETH0_DMA_AM_SFTY_ECC_INTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_ECC_INTR_STS*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty Intr En */
#define GETH0_DMA_AM_SFTY_INTR_EN /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_INTR_EN*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty RDC Dbg Ctrl */
#define GETH0_DMA_AM_SFTY_RDC_DBG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_RDC_DBG_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty RDC Dbg Data */
#define GETH0_DMA_AM_SFTY_RDC_DBG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_RDC_DBG_DATA*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty RDC ECC Err Cntr Sts */
#define GETH0_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_RDC_ECC_ERR_CNTR_STS*)0xF901F08Cu)

/** \brief F08C, DMA AM Sfty WRC Dbg Ctrl */
#define GETH0_DMA_AM_SFTY_WRC_DBG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AM_SFTY_WRC_DBG_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty Ctrl */
#define GETH0_DMA_AS_SFTY_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty DPP Intr Sts */
#define GETH0_DMA_AS_SFTY_DPP_INTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_DPP_INTR_STS*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty ECC Intr Sts */
#define GETH0_DMA_AS_SFTY_ECC_INTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_ECC_INTR_STS*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty Intr En */
#define GETH0_DMA_AS_SFTY_INTR_EN /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_INTR_EN*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty RAC Dbg Addr */
#define GETH0_DMA_AS_SFTY_RAC_DBG_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_RAC_DBG_ADDR*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty RAC Dbg Ctrl */
#define GETH0_DMA_AS_SFTY_RAC_DBG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_RAC_DBG_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty WAC Dbg Addr */
#define GETH0_DMA_AS_SFTY_WAC_DBG_ADDR /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_WAC_DBG_ADDR*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty WAC Dbg Ctrl */
#define GETH0_DMA_AS_SFTY_WAC_DBG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_WAC_DBG_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty WDC Dbg Ctrl */
#define GETH0_DMA_AS_SFTY_WDC_DBG_CTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_WDC_DBG_CTRL*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty WDC Dbg Data */
#define GETH0_DMA_AS_SFTY_WDC_DBG_DATA /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_WDC_DBG_DATA*)0xF901F08Cu)

/** \brief F08C, DMA AS Sfty WDC ECC Err Cntr Sts */
#define GETH0_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_AS_SFTY_WDC_ECC_ERR_CNTR_STS*)0xF901F08Cu)

/** \brief F08C, DMA Sfty Dbg EIC */
#define GETH0_DMA_SFTY_DBG_EIC /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_SFTY_DBG_EIC*)0xF901F08Cu)

/** \brief F100, DMA Channel Control */
#define GETH0_DMA_CH0_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F100u)

/** \brief F104, DMA Channel Tx Control */
#define GETH0_DMA_CH0_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F104u)

/** \brief F108, DMA Channel Rx Control */
#define GETH0_DMA_CH0_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F108u)

/** \brief F10C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F10Cu)

/** \brief F114, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH0_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F114u)

/** \brief F11C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH0_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F11Cu)

/** \brief F124, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH0_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F124u)

/** \brief F12C, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH0_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F12Cu)

/** \brief F130, DMA Channel Tx Control2 */
#define GETH0_DMA_CH0_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F130u)

/** \brief F134, DMA Channel Rx Control2 */
#define GETH0_DMA_CH0_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F134u)

/** \brief F138, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH0_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F138u)

/** \brief F13C, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F13Cu)

/** \brief F144, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH0_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F144u)

/** \brief F14C, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH0_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F14Cu)

/** \brief F154, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH0_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F154u)

/** \brief F15C, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH0_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F15Cu)

/** \brief F160, DMA Channel Status */
#define GETH0_DMA_CH0_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F160u)

/** \brief F164, DMA Channel Debug Status */
#define GETH0_DMA_CH0_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F164u)

/** \brief F168, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH0_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F168u)

/** \brief F16C, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH0_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F16Cu)

/** \brief F170, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH0_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F170u)

/** \brief F174, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH0_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F174u)

/** \brief F178, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH0_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F178u)

/** \brief F17C, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH0_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F17Cu)

/** \brief F180, DMA Channel Control */
#define GETH0_DMA_CH1_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F180u)

/** \brief F184, DMA Channel Tx Control */
#define GETH0_DMA_CH1_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F184u)

/** \brief F188, DMA Channel Rx Control */
#define GETH0_DMA_CH1_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F188u)

/** \brief F18C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F18Cu)

/** \brief F194, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH1_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F194u)

/** \brief F19C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH1_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F19Cu)

/** \brief F1A4, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH1_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F1A4u)

/** \brief F1AC, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH1_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F1ACu)

/** \brief F1B0, DMA Channel Tx Control2 */
#define GETH0_DMA_CH1_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F1B0u)

/** \brief F1B4, DMA Channel Rx Control2 */
#define GETH0_DMA_CH1_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F1B4u)

/** \brief F1B8, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH1_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F1B8u)

/** \brief F1BC, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F1BCu)

/** \brief F1C4, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH1_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F1C4u)

/** \brief F1CC, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH1_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F1CCu)

/** \brief F1D4, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH1_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F1D4u)

/** \brief F1DC, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH1_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F1DCu)

/** \brief F1E0, DMA Channel Status */
#define GETH0_DMA_CH1_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F1E0u)

/** \brief F1E4, DMA Channel Debug Status */
#define GETH0_DMA_CH1_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F1E4u)

/** \brief F1E8, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH1_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F1E8u)

/** \brief F1EC, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH1_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F1ECu)

/** \brief F1F0, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH1_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F1F0u)

/** \brief F1F4, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH1_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F1F4u)

/** \brief F1F8, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH1_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F1F8u)

/** \brief F1FC, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH1_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F1FCu)

/** \brief F200, DMA Channel Control */
#define GETH0_DMA_CH2_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F200u)

/** \brief F204, DMA Channel Tx Control */
#define GETH0_DMA_CH2_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F204u)

/** \brief F208, DMA Channel Rx Control */
#define GETH0_DMA_CH2_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F208u)

/** \brief F20C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F20Cu)

/** \brief F214, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH2_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F214u)

/** \brief F21C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH2_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F21Cu)

/** \brief F224, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH2_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F224u)

/** \brief F22C, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH2_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F22Cu)

/** \brief F230, DMA Channel Tx Control2 */
#define GETH0_DMA_CH2_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F230u)

/** \brief F234, DMA Channel Rx Control2 */
#define GETH0_DMA_CH2_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F234u)

/** \brief F238, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH2_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F238u)

/** \brief F23C, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F23Cu)

/** \brief F244, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH2_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F244u)

/** \brief F24C, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH2_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F24Cu)

/** \brief F254, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH2_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F254u)

/** \brief F25C, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH2_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F25Cu)

/** \brief F260, DMA Channel Status */
#define GETH0_DMA_CH2_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F260u)

/** \brief F264, DMA Channel Debug Status */
#define GETH0_DMA_CH2_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F264u)

/** \brief F268, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH2_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F268u)

/** \brief F26C, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH2_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F26Cu)

/** \brief F270, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH2_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F270u)

/** \brief F274, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH2_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F274u)

/** \brief F278, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH2_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F278u)

/** \brief F27C, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH2_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F27Cu)

/** \brief F280, DMA Channel Control */
#define GETH0_DMA_CH3_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F280u)

/** \brief F284, DMA Channel Tx Control */
#define GETH0_DMA_CH3_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F284u)

/** \brief F288, DMA Channel Rx Control */
#define GETH0_DMA_CH3_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F288u)

/** \brief F28C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F28Cu)

/** \brief F294, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH3_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F294u)

/** \brief F29C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH3_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F29Cu)

/** \brief F2A4, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH3_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F2A4u)

/** \brief F2AC, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH3_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F2ACu)

/** \brief F2B0, DMA Channel Tx Control2 */
#define GETH0_DMA_CH3_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F2B0u)

/** \brief F2B4, DMA Channel Rx Control2 */
#define GETH0_DMA_CH3_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F2B4u)

/** \brief F2B8, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH3_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F2B8u)

/** \brief F2BC, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F2BCu)

/** \brief F2C4, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH3_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F2C4u)

/** \brief F2CC, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH3_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F2CCu)

/** \brief F2D4, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH3_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F2D4u)

/** \brief F2DC, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH3_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F2DCu)

/** \brief F2E0, DMA Channel Status */
#define GETH0_DMA_CH3_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F2E0u)

/** \brief F2E4, DMA Channel Debug Status */
#define GETH0_DMA_CH3_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F2E4u)

/** \brief F2E8, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH3_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F2E8u)

/** \brief F2EC, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH3_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F2ECu)

/** \brief F2F0, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH3_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F2F0u)

/** \brief F2F4, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH3_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F2F4u)

/** \brief F2F8, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH3_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F2F8u)

/** \brief F2FC, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH3_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F2FCu)

/** \brief F300, DMA Channel Control */
#define GETH0_DMA_CH4_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F300u)

/** \brief F304, DMA Channel Tx Control */
#define GETH0_DMA_CH4_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F304u)

/** \brief F308, DMA Channel Rx Control */
#define GETH0_DMA_CH4_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F308u)

/** \brief F30C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F30Cu)

/** \brief F314, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH4_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F314u)

/** \brief F31C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH4_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F31Cu)

/** \brief F324, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH4_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F324u)

/** \brief F32C, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH4_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F32Cu)

/** \brief F330, DMA Channel Tx Control2 */
#define GETH0_DMA_CH4_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F330u)

/** \brief F334, DMA Channel Rx Control2 */
#define GETH0_DMA_CH4_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F334u)

/** \brief F338, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH4_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F338u)

/** \brief F33C, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F33Cu)

/** \brief F344, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH4_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F344u)

/** \brief F34C, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH4_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F34Cu)

/** \brief F354, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH4_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F354u)

/** \brief F35C, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH4_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F35Cu)

/** \brief F360, DMA Channel Status */
#define GETH0_DMA_CH4_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F360u)

/** \brief F364, DMA Channel Debug Status */
#define GETH0_DMA_CH4_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F364u)

/** \brief F368, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH4_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F368u)

/** \brief F36C, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH4_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F36Cu)

/** \brief F370, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH4_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F370u)

/** \brief F374, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH4_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F374u)

/** \brief F378, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH4_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F378u)

/** \brief F37C, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH4_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F37Cu)

/** \brief F380, DMA Channel Control */
#define GETH0_DMA_CH5_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F380u)

/** \brief F384, DMA Channel Tx Control */
#define GETH0_DMA_CH5_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F384u)

/** \brief F388, DMA Channel Rx Control */
#define GETH0_DMA_CH5_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F388u)

/** \brief F38C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F38Cu)

/** \brief F394, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH5_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F394u)

/** \brief F39C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH5_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F39Cu)

/** \brief F3A4, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH5_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F3A4u)

/** \brief F3AC, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH5_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F3ACu)

/** \brief F3B0, DMA Channel Tx Control2 */
#define GETH0_DMA_CH5_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F3B0u)

/** \brief F3B4, DMA Channel Rx Control2 */
#define GETH0_DMA_CH5_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F3B4u)

/** \brief F3B8, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH5_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F3B8u)

/** \brief F3BC, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F3BCu)

/** \brief F3C4, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH5_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F3C4u)

/** \brief F3CC, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH5_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F3CCu)

/** \brief F3D4, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH5_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F3D4u)

/** \brief F3DC, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH5_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F3DCu)

/** \brief F3E0, DMA Channel Status */
#define GETH0_DMA_CH5_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F3E0u)

/** \brief F3E4, DMA Channel Debug Status */
#define GETH0_DMA_CH5_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F3E4u)

/** \brief F3E8, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH5_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F3E8u)

/** \brief F3EC, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH5_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F3ECu)

/** \brief F3F0, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH5_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F3F0u)

/** \brief F3F4, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH5_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F3F4u)

/** \brief F3F8, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH5_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F3F8u)

/** \brief F3FC, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH5_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F3FCu)

/** \brief F400, DMA Channel Control */
#define GETH0_DMA_CH6_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F400u)

/** \brief F404, DMA Channel Tx Control */
#define GETH0_DMA_CH6_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F404u)

/** \brief F408, DMA Channel Rx Control */
#define GETH0_DMA_CH6_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F408u)

/** \brief F40C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F40Cu)

/** \brief F414, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH6_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F414u)

/** \brief F41C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH6_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F41Cu)

/** \brief F424, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH6_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F424u)

/** \brief F42C, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH6_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F42Cu)

/** \brief F430, DMA Channel Tx Control2 */
#define GETH0_DMA_CH6_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F430u)

/** \brief F434, DMA Channel Rx Control2 */
#define GETH0_DMA_CH6_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F434u)

/** \brief F438, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH6_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F438u)

/** \brief F43C, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F43Cu)

/** \brief F444, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH6_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F444u)

/** \brief F44C, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH6_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F44Cu)

/** \brief F454, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH6_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F454u)

/** \brief F45C, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH6_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F45Cu)

/** \brief F460, DMA Channel Status */
#define GETH0_DMA_CH6_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F460u)

/** \brief F464, DMA Channel Debug Status */
#define GETH0_DMA_CH6_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F464u)

/** \brief F468, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH6_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F468u)

/** \brief F46C, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH6_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F46Cu)

/** \brief F470, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH6_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F470u)

/** \brief F474, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH6_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F474u)

/** \brief F478, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH6_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F478u)

/** \brief F47C, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH6_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F47Cu)

/** \brief F480, DMA Channel Control */
#define GETH0_DMA_CH7_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CONTROL*)0xF901F480u)

/** \brief F484, DMA Channel Tx Control */
#define GETH0_DMA_CH7_TX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL*)0xF901F484u)

/** \brief F488, DMA Channel Rx Control */
#define GETH0_DMA_CH7_RX_CONTROL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL*)0xF901F488u)

/** \brief F48C, DMA Channel Slot Function Control Status */
#define GETH0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS*)0xF901F48Cu)

/** \brief F494, DMA Channel TxDesc List LAddress */
#define GETH0_DMA_CH7_TXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_LIST_LADDRESS*)0xF901F494u)

/** \brief F49C, DMA Channel RxDesc List LAddress */
#define GETH0_DMA_CH7_RXDESC_LIST_LADDRESS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_LIST_LADDRESS*)0xF901F49Cu)

/** \brief F4A4, DMA Channel TxDesc Tail LPointer */
#define GETH0_DMA_CH7_TXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TXDESC_TAIL_LPOINTER*)0xF901F4A4u)

/** \brief F4AC, DMA Channel RxDesc Tail LPointer */
#define GETH0_DMA_CH7_RXDESC_TAIL_LPOINTER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RXDESC_TAIL_LPOINTER*)0xF901F4ACu)

/** \brief F4B0, DMA Channel Tx Control2 */
#define GETH0_DMA_CH7_TX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_CONTROL2*)0xF901F4B0u)

/** \brief F4B4, DMA Channel Rx Control2 */
#define GETH0_DMA_CH7_RX_CONTROL2 /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_CONTROL2*)0xF901F4B4u)

/** \brief F4B8, DMA Channel Interrupt Enable */
#define GETH0_DMA_CH7_INTERRUPT_ENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_INTERRUPT_ENABLE*)0xF901F4B8u)

/** \brief F4BC, DMA Channel Rx Interrupt Watchdog Timer */
#define GETH0_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER*)0xF901F4BCu)

/** \brief F4C4, DMA Channel Current App TxDesc L */
#define GETH0_DMA_CH7_CURRENT_APP_TXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_L*)0xF901F4C4u)

/** \brief F4CC, DMA Channel Current App RxDesc L */
#define GETH0_DMA_CH7_CURRENT_APP_RXDESC_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_L*)0xF901F4CCu)

/** \brief F4D4, DMA Channel Current App TxBuffer L */
#define GETH0_DMA_CH7_CURRENT_APP_TXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_L*)0xF901F4D4u)

/** \brief F4DC, DMA Channel Current App RxBuffer L */
#define GETH0_DMA_CH7_CURRENT_APP_RXBUFFER_L /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_L*)0xF901F4DCu)

/** \brief F4E0, DMA Channel Status */
#define GETH0_DMA_CH7_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_STATUS*)0xF901F4E0u)

/** \brief F4E4, DMA Channel Debug Status */
#define GETH0_DMA_CH7_DEBUG_STATUS /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DEBUG_STATUS*)0xF901F4E4u)

/** \brief F4E8, DMA Channel Desc Mem Cache Fill Level */
#define GETH0_DMA_CH7_DESC_MEM_CACHE_FILL_LEVEL /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_DESC_MEM_CACHE_FILL_LEVEL*)0xF901F4E8u)

/** \brief F4EC, DMA Channel Miss Packet Cnt */
#define GETH0_DMA_CH7_MISS_PACKET_CNT /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_MISS_PACKET_CNT*)0xF901F4ECu)

/** \brief F4F0, DMA Channel Tx Data Xfer Ring Offset */
#define GETH0_DMA_CH7_TX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DATA_XFER_RING_OFFSET*)0xF901F4F0u)

/** \brief F4F4, DMA Channel Rx Data Xfer Ring Offset */
#define GETH0_DMA_CH7_RX_DATA_XFER_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DATA_XFER_RING_OFFSET*)0xF901F4F4u)

/** \brief F4F8, DMA Channel Tx Desc Write Ring Offset */
#define GETH0_DMA_CH7_TX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_TX_DESC_WRITE_RING_OFFSET*)0xF901F4F8u)

/** \brief F4FC, DMA Channel Rx Desc Write Ring Offset */
#define GETH0_DMA_CH7_RX_DESC_WRITE_RING_OFFSET /*lint --e(923, 9078)*/ (*(volatile Ifx_GETH_DMA_CH_RX_DESC_WRITE_RING_OFFSET*)0xF901F4FCu)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXGETH_REG_H */
