// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2501[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception2549[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception12560[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<369>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3519>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<432>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r297, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd59, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r306, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r306, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L20
	ld.param.u64 	%rd60, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r298, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 9;
	or.b32  	%r307, %r2, %r3;
	or.b32  	%r308, %r307, %r5;
	mul.wide.u32 	%rd67, %r308, 4;
	add.s64 	%rd6, %rd60, %rd67;
	mov.u32 	%r309, 1;
	st.global.u32 	[%rd6], %r309;
	setp.gt.u32 	%p3, %r298, 1023;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r299, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r299, %r298;
	setp.gt.s32 	%p5, %r299, 2047;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r300, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r299, %r298;
	and.b32  	%r310, %r6, 63;
	setp.ne.s32 	%p7, %r310, 0;
	setp.gt.u32 	%p8, %r300, 127;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r301, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r301, %r300;
	setp.lt.s32 	%p11, %r301, 256;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass40
	sub.s32 	%r311, %r301, %r300;
	mul.hi.s32 	%r312, %r6, 1374389535;
	shr.u32 	%r313, %r312, 31;
	shr.s32 	%r314, %r312, 3;
	add.s32 	%r315, %r314, %r313;
	setp.eq.s32 	%p13, %r311, %r315;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L261
	ld.param.u32 	%r302, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r302, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L263
	ld.param.u32 	%r303, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r303, %r302;
	setp.gt.s32 	%p16, %r303, 2048;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L273
	ld.param.u32 	%r304, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r303, %r302;
	and.b32  	%r316, %r7, 31;
	setp.ne.s32 	%p18, %r316, 0;
	setp.lt.s32 	%p19, %r304, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L279
	ld.param.u32 	%r305, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r305, %r304;
	setp.gt.s32 	%p22, %r305, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L289
	sub.s32 	%r317, %r305, %r304;
	and.b32  	%r318, %r317, 31;
	setp.eq.s32 	%p24, %r318, 0;
	setp.eq.s32 	%p25, %r317, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_13;
$L__BB0_197:                            // %pass149
	and.b32  	%r144, %r3, 3;
	shr.u32 	%r145, %r3, 2;
	mul.lo.s32 	%r319, %r144, %r145;
	and.b32  	%r320, %r319, 7;
	cvt.rn.f32.s32 	%f185, %r320;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p364, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_209;
// %bb.198:
	@%p364 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_199;
$L__BB0_205:
	mov.b32 	%r147, %f750;
	and.b32  	%r321, %r147, 8388607;
	or.b32  	%r3472, %r321, 1065353216;
	mov.b32 	%f745, %r3472;
	add.s32 	%r322, %r147, -1073741824;
	and.b32  	%r3473, %r322, -8388608;
	setp.eq.s32 	%p34, %r3473, 0;
	@%p34 bra 	$L__BB0_208;
// %bb.206:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_207:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r323, %r3473, 192937984;
	add.s32 	%r324, %r3472, %r323;
	mov.b32 	%f197, %r324;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3473, %r3473, %r323;
	mov.b32 	%r3472, %f745;
	setp.ne.s32 	%p35, %r3473, 0;
	setp.ne.s32 	%p36, %r3472, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_207;
$L__BB0_208:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r147, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_209;
$L__BB0_199:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r146, %f154;
	setp.lt.u32 	%p29, %r146, 1073741824;
	@%p29 bra 	$L__BB0_204;
// %bb.200:
	setp.lt.u32 	%p30, %r146, -2147483647;
	@%p30 bra 	$L__BB0_202;
// %bb.201:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_204;
$L__BB0_202:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_204;
// %bb.203:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_204:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_209:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r325, %f151;
	and.b32  	%r154, %r325, -2147483648;
	@%p39 bra 	$L__BB0_211;
// %bb.210:
	mov.b32 	%r326, %f746;
	or.b32  	%r327, %r154, %r326;
	mov.b32 	%f746, %r327;
$L__BB0_211:                            // %__nv_fmodf.exit
	shl.b32 	%r157, %r3, 1;
	and.b32  	%r342, %r157, 2;
	mul.lo.s32 	%r158, %r342, %r145;
	cvt.rn.f32.s32 	%f239, %r158;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p365, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p365 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r343, %r9, 8388607;
	or.b32  	%r3438, %r343, 1065353216;
	mov.b32 	%f705, %r3438;
	add.s32 	%r344, %r9, -1073741824;
	and.b32  	%r3439, %r344, -8388608;
	setp.eq.s32 	%p54, %r3439, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2328.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2328
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r345, %r3439, 192937984;
	add.s32 	%r346, %r3438, %r345;
	mov.b32 	%f251, %r346;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3439, %r3439, %r345;
	mov.b32 	%r3438, %f705;
	setp.ne.s32 	%p55, %r3439, 0;
	setp.ne.s32 	%p56, %r3438, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2330
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2307
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2311
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2314
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2333
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r347, %f168;
	and.b32  	%r16, %r347, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r348, %f706;
	or.b32  	%r349, %r16, %r348;
	mov.b32 	%f706, %r349;
$L__BB0_27:                             // %__nv_fmodf.exit2334
	add.s32 	%r358, %r158, %r145;
	cvt.rn.f32.s32 	%f291, %r358;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p366, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p366 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r359, %r18, 8388607;
	or.b32  	%r3440, %r359, 1065353216;
	mov.b32 	%f709, %r3440;
	add.s32 	%r360, %r18, -1073741824;
	and.b32  	%r3441, %r360, -8388608;
	setp.eq.s32 	%p74, %r3441, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2359.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2359
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r361, %r3441, 192937984;
	add.s32 	%r362, %r3440, %r361;
	mov.b32 	%f303, %r362;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3441, %r3441, %r361;
	mov.b32 	%r3440, %f709;
	setp.ne.s32 	%p75, %r3441, 0;
	setp.ne.s32 	%p76, %r3440, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2361
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2338
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2342
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2345
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2364
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r363, %f18;
	and.b32  	%r25, %r363, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r364, %f710;
	or.b32  	%r365, %r25, %r364;
	mov.b32 	%f710, %r365;
$L__BB0_41:                             // %__nv_fmodf.exit2365
	mul.lo.s32 	%r28, %r157, %r145;
	and.b32  	%r380, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r380;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p367, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p367 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r381, %r30, 8388607;
	or.b32  	%r3442, %r381, 1065353216;
	mov.b32 	%f713, %r3442;
	add.s32 	%r382, %r30, -1073741824;
	and.b32  	%r3443, %r382, -8388608;
	setp.eq.s32 	%p94, %r3443, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2390.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2390
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r383, %r3443, 192937984;
	add.s32 	%r384, %r3442, %r383;
	mov.b32 	%f357, %r384;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3443, %r3443, %r383;
	mov.b32 	%r3442, %f713;
	setp.ne.s32 	%p95, %r3443, 0;
	setp.ne.s32 	%p96, %r3442, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2392
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2369
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2373
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2376
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2395
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r385, %f35;
	and.b32  	%r37, %r385, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r386, %f714;
	or.b32  	%r387, %r37, %r386;
	mov.b32 	%f714, %r387;
$L__BB0_55:                             // %__nv_fmodf.exit2396
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r388, %f367;
	and.b32  	%r389, %r388, -2147483648;
	or.b32  	%r390, %r389, 1056964608;
	mov.b32 	%f368, %r390;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r391, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r392, %r391, 1;
	setp.eq.b32 	%p102, %r392, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r393, %r391, 2;
	setp.eq.s32 	%p103, %r393, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r394, %r391, 1;
	and.b32  	%r395, %r394, 2;
	setp.eq.s32 	%p104, %r395, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r396, %r28, %r145;
	and.b32  	%r397, %r396, 3;
	cvt.rn.f32.s32 	%f397, %r397;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p368, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p368 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r398, %r39, 8388607;
	or.b32  	%r3444, %r398, 1065353216;
	mov.b32 	%f717, %r3444;
	add.s32 	%r399, %r39, -1073741824;
	and.b32  	%r3445, %r399, -8388608;
	setp.eq.s32 	%p114, %r3445, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2421.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2421
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r400, %r3445, 192937984;
	add.s32 	%r401, %r3444, %r400;
	mov.b32 	%f409, %r401;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3445, %r3445, %r400;
	mov.b32 	%r3444, %f717;
	setp.ne.s32 	%p115, %r3445, 0;
	setp.ne.s32 	%p116, %r3444, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2423
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2400
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2404
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2407
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2426
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r402, %f54;
	and.b32  	%r46, %r402, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r403, %f718;
	or.b32  	%r404, %r46, %r403;
	mov.b32 	%f718, %r404;
$L__BB0_69:                             // %__nv_fmodf.exit2427
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r405, %f419;
	and.b32  	%r406, %r405, -2147483648;
	or.b32  	%r407, %r406, 1056964608;
	mov.b32 	%f420, %r407;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r408, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r409, %r408, 1;
	setp.eq.b32 	%p122, %r409, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r410, %r408, 2;
	setp.eq.s32 	%p123, %r410, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r411, %r408, 1;
	and.b32  	%r412, %r411, 2;
	setp.eq.s32 	%p124, %r412, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r3, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L688
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L690
	@%p27 bra 	$L__BB0_219;
// %bb.72:
	@%p364 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_73;
$L__BB0_215:
	mov.b32 	%r160, %f750;
	and.b32  	%r419, %r160, 8388607;
	or.b32  	%r3474, %r419, 1065353216;
	mov.b32 	%f749, %r3474;
	add.s32 	%r420, %r160, -1073741824;
	and.b32  	%r3475, %r420, -8388608;
	setp.eq.s32 	%p135, %r3475, 0;
	@%p135 bra 	$L__BB0_218;
// %bb.216:                             // %__nv_fmaf_rn.exit4.i.i.i2452.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_217:                            // %__nv_fmaf_rn.exit4.i.i.i2452
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r421, %r3475, 192937984;
	add.s32 	%r422, %r3474, %r421;
	mov.b32 	%f459, %r422;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3475, %r3475, %r421;
	mov.b32 	%r3474, %f749;
	setp.ne.s32 	%p136, %r3475, 0;
	setp.ne.s32 	%p137, %r3474, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_217;
$L__BB0_218:                            // %__internal_fmodf_slowpath_mod.exit.i.i2454
	setp.gt.u32 	%p139, %r160, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_219;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2431
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r159, %f171;
	setp.lt.u32 	%p130, %r159, 1073741824;
	@%p130 bra 	$L__BB0_214;
// %bb.74:
	setp.lt.u32 	%p131, %r159, -2147483647;
	@%p131 bra 	$L__BB0_212;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_214;
$L__BB0_212:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_214;
// %bb.213:                             // %__nv_fmaf_rn.exit.i.i.i2435
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_214:                            // %__internal_fmodf_fastpath_quot.exit.i.i2438
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_219:                            // %__internal_fmodf_kernel.exit.i2457
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_221;
// %bb.220:
	mov.b32 	%r423, %f750;
	or.b32  	%r424, %r154, %r423;
	mov.b32 	%f750, %r424;
$L__BB0_221:                            // %__nv_fmodf.exit2458
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p365 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r439, %r51, 8388607;
	or.b32  	%r3446, %r439, 1065353216;
	mov.b32 	%f725, %r3446;
	add.s32 	%r440, %r51, -1073741824;
	and.b32  	%r3447, %r440, -8388608;
	setp.eq.s32 	%p155, %r3447, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2483.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2483
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r441, %r3447, 192937984;
	add.s32 	%r442, %r3446, %r441;
	mov.b32 	%f511, %r442;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3447, %r3447, %r441;
	mov.b32 	%r3446, %f725;
	setp.ne.s32 	%p156, %r3447, 0;
	setp.ne.s32 	%p157, %r3446, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2485
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2462
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2466
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2469
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2488
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r443, %f726;
	or.b32  	%r444, %r16, %r443;
	mov.b32 	%f726, %r444;
$L__BB0_89:                             // %__nv_fmodf.exit2489
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p366 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r453, %r59, 8388607;
	or.b32  	%r3448, %r453, 1065353216;
	mov.b32 	%f729, %r3448;
	add.s32 	%r454, %r59, -1073741824;
	and.b32  	%r3449, %r454, -8388608;
	setp.eq.s32 	%p175, %r3449, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2514.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2514
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r455, %r3449, 192937984;
	add.s32 	%r456, %r3448, %r455;
	mov.b32 	%f561, %r456;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3449, %r3449, %r455;
	mov.b32 	%r3448, %f729;
	setp.ne.s32 	%p176, %r3449, 0;
	setp.ne.s32 	%p177, %r3448, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2516
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2493
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2497
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2500
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2519
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r457, %f730;
	or.b32  	%r458, %r25, %r457;
	mov.b32 	%f730, %r458;
$L__BB0_103:                            // %__nv_fmodf.exit2520
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p367 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r473, %r69, 8388607;
	or.b32  	%r3450, %r473, 1065353216;
	mov.b32 	%f733, %r3450;
	add.s32 	%r474, %r69, -1073741824;
	and.b32  	%r3451, %r474, -8388608;
	setp.eq.s32 	%p195, %r3451, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2545.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2545
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r475, %r3451, 192937984;
	add.s32 	%r476, %r3450, %r475;
	mov.b32 	%f613, %r476;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3451, %r3451, %r475;
	mov.b32 	%r3450, %f733;
	setp.ne.s32 	%p196, %r3451, 0;
	setp.ne.s32 	%p197, %r3450, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2547
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2524
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2528
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2531
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2550
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r477, %f734;
	or.b32  	%r478, %r37, %r477;
	mov.b32 	%f734, %r478;
$L__BB0_117:                            // %__nv_fmodf.exit2551
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r479, %f623;
	and.b32  	%r480, %r479, -2147483648;
	or.b32  	%r481, %r480, 1056964608;
	mov.b32 	%f624, %r481;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r482, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r483, %r482, 1;
	setp.eq.b32 	%p204, %r483, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r484, %r482, 2;
	setp.eq.s32 	%p205, %r484, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r485, %r482, 1;
	and.b32  	%r486, %r485, 2;
	setp.eq.s32 	%p206, %r486, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p368 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r487, %r77, 8388607;
	or.b32  	%r3452, %r487, 1065353216;
	mov.b32 	%f737, %r3452;
	add.s32 	%r488, %r77, -1073741824;
	and.b32  	%r3453, %r488, -8388608;
	setp.eq.s32 	%p215, %r3453, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2576.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2576
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r489, %r3453, 192937984;
	add.s32 	%r490, %r3452, %r489;
	mov.b32 	%f663, %r490;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3453, %r3453, %r489;
	mov.b32 	%r3452, %f737;
	setp.ne.s32 	%p216, %r3453, 0;
	setp.ne.s32 	%p217, %r3452, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2578
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2555
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2559
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2562
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2581
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r491, %f738;
	or.b32  	%r492, %r46, %r491;
	mov.b32 	%f738, %r492;
$L__BB0_131:                            // %__nv_fmodf.exit2582
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r493, %f673;
	and.b32  	%r494, %r493, -2147483648;
	or.b32  	%r495, %r494, 1056964608;
	mov.b32 	%f674, %r495;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r496, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r497, %r496, 1;
	setp.eq.b32 	%p224, %r497, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r498, %r496, 2;
	setp.eq.s32 	%p225, %r498, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r499, %r496, 1;
	and.b32  	%r500, %r499, 2;
	setp.eq.s32 	%p226, %r500, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L981
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L983
	setp.gt.u32 	%p229, %r3, 15;
	mov.u32 	%r169, 999999999;
	@%p229 bra 	$L__BB0_223;
// %bb.134:                             // %L1013
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r508, %r3, 4;
	and.b32  	%r509, %r508, 240;
	or.b32  	%r510, %r509, %r1;
	mul.wide.u32 	%rd68, %r510, 4;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r511, [%rd69];
	shl.b32 	%r512, %r511, 16;
	cvt.s32.s16 	%r86, %r511;
	shr.s32 	%r87, %r511, 16;
	or.b32  	%r513, %r512, 65535;
	setp.lt.u32 	%p230, %r513, 1114111;
	setp.lt.u32 	%p231, %r511, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_135;
$L__BB0_222:                            // %L1257
	mul.lo.s32 	%r517, %r87, 546;
	mad.lo.s32 	%r169, %r86, 33, %r517;
$L__BB0_223:                            // %pass555
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r334, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r335, %r334, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r431, %f469;
	or.b32  	%r336, %r335, 1056964608;
	mov.b32 	%r350, %f261;
	mov.b32 	%r372, %f313;
	and.b32  	%r432, %r431, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r336;
	and.b32  	%r351, %r350, -2147483648;
	and.b32  	%r373, %r372, -2147483648;
	or.b32  	%r433, %r432, 1056964608;
	mov.b32 	%r445, %f521;
	mov.b32 	%r465, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r352, %r351, 1056964608;
	or.b32  	%r374, %r373, 1056964608;
	mov.b32 	%f470, %r433;
	and.b32  	%r446, %r445, -2147483648;
	and.b32  	%r466, %r465, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r352;
	mov.b32 	%f314, %r374;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r447, %r446, 1056964608;
	or.b32  	%r467, %r466, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r447;
	mov.b32 	%f572, %r467;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r337, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r338, %r337, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r434, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r338, 1;
	cvt.rzi.s32.f32 	%r353, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r375, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r435, %r434, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r339, %r337, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r354, %r353, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r376, %r375, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r435, 1;
	cvt.rzi.s32.f32 	%r448, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r468, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r339, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r340, %r337, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r354, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r376, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r436, %r434, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r449, %r448, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r469, %r468, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r341, %r340, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r355, %r353, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r377, %r375, 2;
	setp.eq.s32 	%p145, %r436, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r437, %r434, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r449, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r469, 1;
	setp.eq.s32 	%p44, %r341, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r355, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r356, %r353, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r377, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r378, %r375, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r438, %r437, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r450, %r448, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r470, %r468, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r357, %r356, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r379, %r378, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r438, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r450, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r451, %r448, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r470, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r471, %r468, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r357, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r379, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r452, %r451, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r472, %r471, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r330, %f238;
	mov.b32 	%r333, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r452, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r472, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r329, %r333, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r427, %f500;
	mov.b32 	%r430, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r328, %r330, %r329;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r331, %r333, %r330;
	// end inline asm
	mov.b32 	%r368, %f344;
	mov.b32 	%r367, %f17;
	mov.b32 	%r371, %f341;
	mov.b32 	%r370, %f16;
	mov.b32 	%r414, %f75;
	mov.b32 	%r415, %f77;
	mov.b32 	%r417, %f76;
	mov.b32 	%r418, %f78;
	xor.b32  	%r426, %r430, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r366, %r368, %r367;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r369, %r371, %r370;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r413, %r415, %r414;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r416, %r418, %r417;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r425, %r427, %r426;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r428, %r430, %r427;
	// end inline asm
	mov.b32 	%r461, %f602;
	mov.b32 	%r460, %f95;
	mov.b32 	%r464, %f599;
	mov.b32 	%r463, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r459, %r461, %r460;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r462, %r464, %r463;
	// end inline asm
	mov.b32 	%r502, %f147;
	mov.b32 	%r503, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r501, %r503, %r502;
	// end inline asm
	mov.b32 	%r505, %f148;
	mov.b32 	%r506, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r504, %r506, %r505;
	// end inline asm
	shl.b32 	%r519, %r1, 1;
	and.b32  	%r520, %r145, 1;
	shr.u32 	%r521, %r3, 3;
	and.b32  	%r522, %r521, 2;
	or.b32  	%r523, %r520, %r522;
	shl.b32 	%r524, %r523, 4;
	bfe.u32 	%r525, %r3, 3, 1;
	and.b32  	%r526, %r519, 14;
	or.b32  	%r527, %r526, %r525;
	shl.b32 	%r528, %r3, 6;
	and.b32  	%r529, %r528, 192;
	or.b32  	%r530, %r524, %r5;
	or.b32  	%r531, %r530, %r527;
	or.b32  	%r532, %r531, %r529;
	mul.wide.u32 	%rd75, %r532, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.u32 	%r170, [%rd76];
	ld.global.u32 	%r171, [%rd76+1024];
	shl.b32 	%r533, %r298, 18;
	shl.b32 	%r534, %r302, 7;
	add.s32 	%r172, %r534, %r533;
	shl.b32 	%r535, %r4, 7;
	shl.b32 	%r536, %r3, 2;
	or.b32  	%r173, %r536, %r535;
	and.b32  	%r174, %r3, 16;
	shr.u32 	%r537, %r3, 4;
	and.b32  	%r538, %r157, 30;
	or.b32  	%r539, %r538, %r537;
	mul.lo.s32 	%r540, %r539, 257;
	shr.u32 	%r541, %r1, 3;
	and.b32  	%r542, %r2, 224;
	mad.lo.s32 	%r543, %r541, 257, %r542;
	or.b32  	%r544, %r541, 2;
	mad.lo.s32 	%r545, %r544, 257, %r542;
	or.b32  	%r546, %r541, 4;
	mad.lo.s32 	%r547, %r546, 257, %r542;
	or.b32  	%r548, %r541, 6;
	mad.lo.s32 	%r549, %r548, 257, %r542;
	or.b32  	%r550, %r541, 8;
	mad.lo.s32 	%r551, %r550, 257, %r542;
	or.b32  	%r552, %r541, 10;
	mad.lo.s32 	%r553, %r552, 257, %r542;
	or.b32  	%r554, %r541, 12;
	mad.lo.s32 	%r555, %r554, 257, %r542;
	or.b32  	%r556, %r541, 14;
	mad.lo.s32 	%r557, %r556, 257, %r542;
	or.b32  	%r558, %r541, 16;
	mad.lo.s32 	%r559, %r558, 257, %r542;
	or.b32  	%r560, %r541, 18;
	mad.lo.s32 	%r561, %r560, 257, %r542;
	or.b32  	%r562, %r541, 20;
	mad.lo.s32 	%r563, %r562, 257, %r542;
	or.b32  	%r564, %r541, 22;
	mad.lo.s32 	%r565, %r564, 257, %r542;
	or.b32  	%r566, %r541, 24;
	mad.lo.s32 	%r567, %r566, 257, %r542;
	or.b32  	%r568, %r541, 26;
	mad.lo.s32 	%r569, %r568, 257, %r542;
	or.b32  	%r570, %r541, 28;
	mad.lo.s32 	%r571, %r570, 257, %r542;
	or.b32  	%r572, %r541, 30;
	mad.lo.s32 	%r573, %r572, 257, %r542;
	mul.lo.s32 	%r574, %r144, 2184;
	mad.lo.s32 	%r575, %r527, 33, %r574;
	mad.lo.s32 	%r576, %r523, 546, %r575;
	setp.lt.u32 	%p233, %r3, 4;
	setp.eq.s32 	%p234, %r145, 4;
	setp.eq.s32 	%p235, %r145, 5;
	and.b32  	%r577, %r1, 1;
	neg.s32 	%r578, %r577;
	and.b32  	%r579, %r578, 2064;
	bfe.s32 	%r580, %r1, 1, 1;
	and.b32  	%r581, %r580, 1032;
	bfe.s32 	%r582, %r1, 2, 1;
	and.b32  	%r583, %r1, 4;
	setp.eq.s32 	%p236, %r583, 0;
	and.b32  	%r584, %r582, 516;
	and.b32  	%r585, %r536, 12;
	bfe.s32 	%r586, %r3, 3, 1;
	and.b32  	%r587, %r3, 8;
	setp.eq.s32 	%p237, %r587, 0;
	and.b32  	%r588, %r586, 4144;
	mul.lo.s32 	%r589, %r541, 258;
	or.b32  	%r590, %r579, %r581;
	or.b32  	%r591, %r523, %r585;
	add.s32 	%r592, %r591, %r589;
	add.s32 	%r593, %r592, %r584;
	add.s32 	%r594, %r593, %r588;
	add.s32 	%r595, %r594, %r590;
	mul.wide.u32 	%rd77, %r595, 4;
	mov.u64 	%rd78, shmem;
	add.s64 	%rd7, %rd78, %rd77;
	cvt.u64.u32 	%rd79, %r590;
	selp.b64 	%rd80, 0, 4144, %p237;
	selp.b64 	%rd81, 0, 516, %p236;
	cvt.u64.u32 	%rd82, %r589;
	cvt.u64.u32 	%rd83, %r591;
	add.s64 	%rd84, %rd83, %rd82;
	add.s64 	%rd85, %rd84, %rd81;
	add.s64 	%rd86, %rd85, %rd80;
	add.s64 	%rd87, %rd86, %rd79;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd8, %rd78, %rd88;
	shl.b32 	%r596, %r300, 20;
	shl.b32 	%r597, %r304, 9;
	add.s32 	%r598, %r597, %r596;
	and.b32  	%r599, %r3, 15;
	or.b32  	%r600, %r2, %r174;
	or.b32  	%r601, %r599, %r5;
	or.b32  	%r175, %r601, %r600;
	cvt.s64.s32 	%rd9, %r598;
	add.s32 	%r602, %r1, %r540;
	mul.wide.u32 	%rd89, %r602, 4;
	add.s64 	%rd10, %rd78, %rd89;
	cvt.u64.u32 	%rd90, %r1;
	cvt.u64.u32 	%rd11, %r540;
	add.s64 	%rd91, %rd11, %rd90;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd12, %rd78, %rd92;
	add.s32 	%r603, %r543, %r3;
	mul.wide.u32 	%rd93, %r603, 4;
	add.s64 	%rd13, %rd78, %rd93;
	add.s32 	%r604, %r545, %r3;
	mul.wide.u32 	%rd94, %r604, 4;
	add.s64 	%rd14, %rd78, %rd94;
	add.s32 	%r605, %r547, %r3;
	mul.wide.u32 	%rd95, %r605, 4;
	add.s64 	%rd15, %rd78, %rd95;
	add.s32 	%r606, %r549, %r3;
	mul.wide.u32 	%rd96, %r606, 4;
	add.s64 	%rd16, %rd78, %rd96;
	add.s32 	%r607, %r551, %r3;
	mul.wide.u32 	%rd97, %r607, 4;
	add.s64 	%rd17, %rd78, %rd97;
	add.s32 	%r608, %r553, %r3;
	mul.wide.u32 	%rd98, %r608, 4;
	add.s64 	%rd18, %rd78, %rd98;
	add.s32 	%r609, %r555, %r3;
	mul.wide.u32 	%rd99, %r609, 4;
	add.s64 	%rd19, %rd78, %rd99;
	add.s32 	%r610, %r557, %r3;
	mul.wide.u32 	%rd100, %r610, 4;
	add.s64 	%rd20, %rd78, %rd100;
	add.s32 	%r611, %r559, %r3;
	mul.wide.u32 	%rd101, %r611, 4;
	add.s64 	%rd21, %rd78, %rd101;
	add.s32 	%r612, %r561, %r3;
	mul.wide.u32 	%rd102, %r612, 4;
	add.s64 	%rd22, %rd78, %rd102;
	add.s32 	%r613, %r563, %r3;
	mul.wide.u32 	%rd103, %r613, 4;
	add.s64 	%rd23, %rd78, %rd103;
	add.s32 	%r614, %r565, %r3;
	mul.wide.u32 	%rd104, %r614, 4;
	add.s64 	%rd24, %rd78, %rd104;
	add.s32 	%r615, %r567, %r3;
	mul.wide.u32 	%rd105, %r615, 4;
	add.s64 	%rd25, %rd78, %rd105;
	add.s32 	%r616, %r569, %r3;
	mul.wide.u32 	%rd106, %r616, 4;
	add.s64 	%rd26, %rd78, %rd106;
	add.s32 	%r617, %r571, %r3;
	mul.wide.u32 	%rd107, %r617, 4;
	add.s64 	%rd27, %rd78, %rd107;
	add.s32 	%r618, %r573, %r3;
	mul.wide.u32 	%rd108, %r618, 4;
	add.s64 	%rd28, %rd78, %rd108;
	add.s32 	%r619, %r576, %r541;
	mul.wide.u32 	%rd109, %r619, 4;
	add.s64 	%rd29, %rd78, %rd109;
	add.s32 	%r620, %r576, %r544;
	mul.wide.u32 	%rd110, %r620, 4;
	add.s64 	%rd30, %rd78, %rd110;
	add.s32 	%r621, %r576, %r546;
	mul.wide.u32 	%rd111, %r621, 4;
	add.s64 	%rd31, %rd78, %rd111;
	add.s32 	%r622, %r576, %r548;
	mul.wide.u32 	%rd112, %r622, 4;
	add.s64 	%rd32, %rd78, %rd112;
	add.s32 	%r623, %r576, %r550;
	mul.wide.u32 	%rd113, %r623, 4;
	add.s64 	%rd33, %rd78, %rd113;
	add.s32 	%r624, %r576, %r552;
	mul.wide.u32 	%rd114, %r624, 4;
	add.s64 	%rd34, %rd78, %rd114;
	add.s32 	%r625, %r576, %r554;
	mul.wide.u32 	%rd115, %r625, 4;
	add.s64 	%rd35, %rd78, %rd115;
	add.s32 	%r626, %r576, %r556;
	mul.wide.u32 	%rd116, %r626, 4;
	add.s64 	%rd36, %rd78, %rd116;
	add.s32 	%r627, %r576, %r558;
	mul.wide.u32 	%rd117, %r627, 4;
	add.s64 	%rd37, %rd78, %rd117;
	add.s32 	%r628, %r576, %r560;
	mul.wide.u32 	%rd118, %r628, 4;
	add.s64 	%rd38, %rd78, %rd118;
	add.s32 	%r629, %r576, %r562;
	mul.wide.u32 	%rd119, %r629, 4;
	add.s64 	%rd39, %rd78, %rd119;
	add.s32 	%r630, %r576, %r564;
	mul.wide.u32 	%rd120, %r630, 4;
	add.s64 	%rd40, %rd78, %rd120;
	add.s32 	%r631, %r576, %r566;
	mul.wide.u32 	%rd121, %r631, 4;
	add.s64 	%rd41, %rd78, %rd121;
	add.s32 	%r632, %r576, %r568;
	mul.wide.u32 	%rd122, %r632, 4;
	add.s64 	%rd42, %rd78, %rd122;
	add.s32 	%r633, %r576, %r570;
	mul.wide.u32 	%rd123, %r633, 4;
	add.s64 	%rd43, %rd78, %rd123;
	add.s32 	%r634, %r576, %r572;
	mul.wide.u32 	%rd124, %r634, 4;
	add.s64 	%rd44, %rd78, %rd124;
	add.s32 	%r635, %r145, -1;
	setp.lt.u32 	%p238, %r635, 3;
	or.pred  	%p239, %p233, %p238;
	or.pred  	%p240, %p239, %p234;
	and.b32  	%r636, %r3, 24;
	setp.eq.s32 	%p241, %r636, 24;
	or.pred  	%p242, %p235, %p241;
	selp.b32 	%r176, 1145324612, -286331154, %p239;
	or.pred  	%p1, %p240, %p242;
	add.s32 	%r637, %r595, 32;
	mul.wide.u32 	%rd125, %r637, 4;
	add.s64 	%rd45, %rd78, %rd125;
	add.s32 	%r638, %r595, 48;
	mul.wide.u32 	%rd126, %r638, 4;
	add.s64 	%rd46, %rd78, %rd126;
	add.s32 	%r639, %r595, 64;
	mul.wide.u32 	%rd127, %r639, 4;
	add.s64 	%rd47, %rd78, %rd127;
	add.s32 	%r640, %r595, 80;
	mul.wide.u32 	%rd128, %r640, 4;
	add.s64 	%rd48, %rd78, %rd128;
	add.s32 	%r641, %r595, 96;
	mul.wide.u32 	%rd129, %r641, 4;
	add.s64 	%rd49, %rd78, %rd129;
	add.s32 	%r642, %r595, 112;
	mul.wide.u32 	%rd130, %r642, 4;
	add.s64 	%rd50, %rd78, %rd130;
	add.s32 	%r643, %r595, 128;
	mul.wide.u32 	%rd131, %r643, 4;
	add.s64 	%rd51, %rd78, %rd131;
	add.s32 	%r644, %r595, 144;
	mul.wide.u32 	%rd132, %r644, 4;
	add.s64 	%rd52, %rd78, %rd132;
	add.s32 	%r645, %r595, 160;
	mul.wide.u32 	%rd133, %r645, 4;
	add.s64 	%rd53, %rd78, %rd133;
	add.s32 	%r646, %r595, 176;
	mul.wide.u32 	%rd134, %r646, 4;
	add.s64 	%rd54, %rd78, %rd134;
	add.s32 	%r647, %r595, 192;
	mul.wide.u32 	%rd135, %r647, 4;
	add.s64 	%rd55, %rd78, %rd135;
	add.s32 	%r648, %r595, 208;
	mul.wide.u32 	%rd136, %r648, 4;
	add.s64 	%rd56, %rd78, %rd136;
	add.s32 	%r649, %r595, 224;
	mul.wide.u32 	%rd137, %r649, 4;
	add.s64 	%rd57, %rd78, %rd137;
	add.s32 	%r650, %r595, 240;
	mul.wide.u32 	%rd138, %r650, 4;
	add.s64 	%rd58, %rd78, %rd138;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p244, %r174, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3466, %r89;
	mov.u32 	%r3467, %r89;
	mov.u32 	%r3468, %r89;
	bra.uni 	$L__BB0_224;
$L__BB0_195:                            // %L32549
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r143, %r89, 64;
	setp.ne.s32 	%p363, %r89, 960;
	mov.u32 	%r89, %r143;
	@%p363 bra 	$L__BB0_224;
	bra.uni 	$L__BB0_196;
$L__BB0_224:                            // %L1614
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_242 Depth 2
                                        //     Child Loop BB0_170 Depth 2
	add.s32 	%r651, %r89, %r298;
	setp.lt.s32 	%p243, %r651, %r299;
	@%p243 bra 	$L__BB0_225;
	bra.uni 	$L__BB0_196;
$L__BB0_225:                            // %pass714
                                        //   in Loop: Header=BB0_224 Depth=1
	cvt.u32.u64 	%r844, %rd11;
	or.b32  	%r845, %r89, %r1;
	shl.b32 	%r846, %r845, 18;
	and.b32  	%r847, %r846, 255590400;
	or.b32  	%r848, %r173, %r847;
	add.s32 	%r849, %r172, %r848;
	shr.s32 	%r850, %r849, 31;
	shr.u32 	%r851, %r850, 4;
	add.s32 	%r852, %r849, %r851;
	shr.s32 	%r853, %r852, 28;
	setp.lt.s32 	%p245, %r849, 0;
	and.b32  	%r854, %r852, -268435456;
	setp.ne.s32 	%p246, %r854, %r849;
	and.pred  	%p247, %p245, %p246;
	selp.u32 	%r855, 1, 0, %p247;
	sub.s32 	%r856, %r855, %r853;
	shl.b32 	%r857, %r856, 28;
	add.s32 	%r858, %r857, %r849;
	mul.wide.s32 	%rd139, %r858, 4;
	add.s64 	%rd140, %rd3, %rd139;
	ld.global.v4.u32 	{%r859, %r860, %r861, %r862}, [%rd140];
	or.b32  	%r863, %r845, 16;
	shl.b32 	%r864, %r863, 18;
	and.b32  	%r865, %r864, 259784704;
	or.b32  	%r866, %r173, %r865;
	add.s32 	%r867, %r172, %r866;
	shr.s32 	%r868, %r867, 31;
	shr.u32 	%r869, %r868, 4;
	add.s32 	%r870, %r867, %r869;
	shr.s32 	%r871, %r870, 28;
	setp.lt.s32 	%p248, %r867, 0;
	and.b32  	%r872, %r870, -268435456;
	setp.ne.s32 	%p249, %r872, %r867;
	and.pred  	%p250, %p248, %p249;
	selp.u32 	%r873, 1, 0, %p250;
	sub.s32 	%r874, %r873, %r871;
	shl.b32 	%r875, %r874, 28;
	add.s32 	%r876, %r875, %r867;
	mul.wide.s32 	%rd141, %r876, 4;
	add.s64 	%rd142, %rd3, %rd141;
	ld.global.v4.u32 	{%r877, %r878, %r879, %r880}, [%rd142];
	and.b32  	%r881, %r89, 960;
	or.b32  	%r882, %r1, %r881;
	shl.b32 	%r883, %r882, 18;
	or.b32  	%r884, %r883, %r173;
	or.b32  	%r885, %r884, 8388608;
	add.s32 	%r886, %r172, %r885;
	shr.s32 	%r887, %r886, 31;
	shr.u32 	%r888, %r887, 4;
	add.s32 	%r889, %r886, %r888;
	shr.s32 	%r890, %r889, 28;
	setp.lt.s32 	%p251, %r886, 0;
	and.b32  	%r891, %r889, -268435456;
	setp.ne.s32 	%p252, %r891, %r886;
	and.pred  	%p253, %p251, %p252;
	selp.u32 	%r892, 1, 0, %p253;
	sub.s32 	%r893, %r892, %r890;
	shl.b32 	%r894, %r893, 28;
	add.s32 	%r895, %r894, %r886;
	mul.wide.s32 	%rd143, %r895, 4;
	add.s64 	%rd144, %rd3, %rd143;
	ld.global.v4.u32 	{%r896, %r897, %r898, %r899}, [%rd144];
	or.b32  	%r900, %r884, 12582912;
	add.s32 	%r901, %r172, %r900;
	shr.s32 	%r902, %r901, 31;
	shr.u32 	%r903, %r902, 4;
	add.s32 	%r904, %r901, %r903;
	shr.s32 	%r905, %r904, 28;
	setp.lt.s32 	%p254, %r901, 0;
	and.b32  	%r906, %r904, -268435456;
	setp.ne.s32 	%p255, %r906, %r901;
	and.pred  	%p256, %p254, %p255;
	selp.u32 	%r907, 1, 0, %p256;
	sub.s32 	%r908, %r907, %r905;
	shl.b32 	%r909, %r908, 28;
	add.s32 	%r910, %r909, %r901;
	mul.wide.s32 	%rd145, %r910, 4;
	add.s64 	%rd146, %rd3, %rd145;
	ld.global.v4.u32 	{%r911, %r912, %r913, %r914}, [%rd146];
	selp.b32 	%r915, %r861, %r859, %p244;
	shfl.sync.bfly.b32	%r916, %r915, 16, 31, -1;
	selp.b32 	%r654, %r859, %r916, %p244;
	selp.b32 	%r659, %r916, %r861, %p244;
	selp.b32 	%r917, %r862, %r860, %p244;
	shfl.sync.bfly.b32	%r918, %r917, 16, 31, -1;
	selp.b32 	%r662, %r860, %r918, %p244;
	selp.b32 	%r667, %r918, %r862, %p244;
	selp.b32 	%r919, %r879, %r877, %p244;
	shfl.sync.bfly.b32	%r920, %r919, 16, 31, -1;
	selp.b32 	%r670, %r877, %r920, %p244;
	selp.b32 	%r675, %r920, %r879, %p244;
	selp.b32 	%r921, %r880, %r878, %p244;
	shfl.sync.bfly.b32	%r922, %r921, 16, 31, -1;
	selp.b32 	%r678, %r878, %r922, %p244;
	selp.b32 	%r683, %r922, %r880, %p244;
	selp.b32 	%r923, %r898, %r896, %p244;
	shfl.sync.bfly.b32	%r924, %r923, 16, 31, -1;
	selp.b32 	%r686, %r896, %r924, %p244;
	selp.b32 	%r691, %r924, %r898, %p244;
	selp.b32 	%r925, %r899, %r897, %p244;
	shfl.sync.bfly.b32	%r926, %r925, 16, 31, -1;
	selp.b32 	%r694, %r897, %r926, %p244;
	selp.b32 	%r699, %r926, %r899, %p244;
	selp.b32 	%r927, %r913, %r911, %p244;
	shfl.sync.bfly.b32	%r928, %r927, 16, 31, -1;
	selp.b32 	%r702, %r911, %r928, %p244;
	selp.b32 	%r707, %r928, %r913, %p244;
	selp.b32 	%r929, %r914, %r912, %p244;
	shfl.sync.bfly.b32	%r930, %r929, 16, 31, -1;
	selp.b32 	%r710, %r912, %r930, %p244;
	selp.b32 	%r715, %r930, %r914, %p244;
	shl.b32 	%r655, %r659, 4;
	mov.u32 	%r653, 252645135;
	// begin inline asm
	lop3.b32 %r717, %r653, %r654, %r655, 202;
	// end inline asm
	shr.u32 	%r658, %r654, 4;
	// begin inline asm
	lop3.b32 %r733, %r653, %r658, %r659, 202;
	// end inline asm
	shl.b32 	%r663, %r667, 4;
	// begin inline asm
	lop3.b32 %r725, %r653, %r662, %r663, 202;
	// end inline asm
	shr.u32 	%r666, %r662, 4;
	// begin inline asm
	lop3.b32 %r741, %r653, %r666, %r667, 202;
	// end inline asm
	shl.b32 	%r671, %r675, 4;
	// begin inline asm
	lop3.b32 %r749, %r653, %r670, %r671, 202;
	// end inline asm
	shr.u32 	%r674, %r670, 4;
	// begin inline asm
	lop3.b32 %r765, %r653, %r674, %r675, 202;
	// end inline asm
	shl.b32 	%r679, %r683, 4;
	// begin inline asm
	lop3.b32 %r757, %r653, %r678, %r679, 202;
	// end inline asm
	shr.u32 	%r682, %r678, 4;
	// begin inline asm
	lop3.b32 %r773, %r653, %r682, %r683, 202;
	// end inline asm
	shl.b32 	%r687, %r691, 4;
	// begin inline asm
	lop3.b32 %r718, %r653, %r686, %r687, 202;
	// end inline asm
	shr.u32 	%r690, %r686, 4;
	// begin inline asm
	lop3.b32 %r734, %r653, %r690, %r691, 202;
	// end inline asm
	shl.b32 	%r695, %r699, 4;
	// begin inline asm
	lop3.b32 %r726, %r653, %r694, %r695, 202;
	// end inline asm
	shr.u32 	%r698, %r694, 4;
	// begin inline asm
	lop3.b32 %r742, %r653, %r698, %r699, 202;
	// end inline asm
	shl.b32 	%r703, %r707, 4;
	// begin inline asm
	lop3.b32 %r750, %r653, %r702, %r703, 202;
	// end inline asm
	shr.u32 	%r706, %r702, 4;
	// begin inline asm
	lop3.b32 %r766, %r653, %r706, %r707, 202;
	// end inline asm
	shl.b32 	%r711, %r715, 4;
	// begin inline asm
	lop3.b32 %r758, %r653, %r710, %r711, 202;
	// end inline asm
	shr.u32 	%r714, %r710, 4;
	// begin inline asm
	lop3.b32 %r774, %r653, %r714, %r715, 202;
	// end inline asm
	mov.u32 	%r719, 25152;
	// begin inline asm
	prmt.b32 %r781, %r717, %r718, %r719;
	// end inline asm
	mov.u32 	%r723, 29521;
	// begin inline asm
	prmt.b32 %r813, %r717, %r718, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r789, %r725, %r726, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r821, %r725, %r726, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r782, %r733, %r734, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r814, %r733, %r734, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r741, %r742, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r822, %r741, %r742, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r797, %r749, %r750, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r829, %r749, %r750, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r805, %r757, %r758, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r837, %r757, %r758, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r765, %r766, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r830, %r765, %r766, %r723;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r773, %r774, %r719;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r773, %r774, %r723;
	// end inline asm
	mov.u32 	%r783, 21520;
	// begin inline asm
	prmt.b32 %r780, %r781, %r782, %r783;
	// end inline asm
	mov.u32 	%r787, 30258;
	// begin inline asm
	prmt.b32 %r784, %r781, %r782, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r788, %r789, %r790, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r792, %r789, %r790, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r796, %r797, %r798, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r800, %r797, %r798, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r804, %r805, %r806, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r808, %r805, %r806, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r812, %r813, %r814, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r816, %r813, %r814, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r820, %r821, %r822, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r824, %r821, %r822, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r828, %r829, %r830, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r832, %r829, %r830, %r787;
	// end inline asm
	// begin inline asm
	prmt.b32 %r836, %r837, %r838, %r783;
	// end inline asm
	// begin inline asm
	prmt.b32 %r840, %r837, %r838, %r787;
	// end inline asm
	st.shared.u32 	[%rd10], %r780;
	st.shared.u32 	[%rd12+512], %r788;
	st.shared.u32 	[%rd12+256], %r784;
	st.shared.u32 	[%rd12+768], %r792;
	and.b32  	%r931, %r863, 31;
	add.s32 	%r932, %r931, %r844;
	mul.wide.u32 	%rd147, %r932, 4;
	add.s64 	%rd149, %rd78, %rd147;
	st.shared.u32 	[%rd149], %r796;
	cvt.u64.u32 	%rd150, %r931;
	add.s64 	%rd151, %rd11, %rd150;
	shl.b64 	%rd152, %rd151, 2;
	add.s64 	%rd153, %rd78, %rd152;
	st.shared.u32 	[%rd153+512], %r804;
	st.shared.u32 	[%rd153+256], %r800;
	st.shared.u32 	[%rd153+768], %r808;
	st.shared.u32 	[%rd12+128], %r812;
	st.shared.u32 	[%rd12+640], %r820;
	st.shared.u32 	[%rd12+384], %r816;
	st.shared.u32 	[%rd12+896], %r824;
	st.shared.u32 	[%rd153+128], %r828;
	st.shared.u32 	[%rd153+640], %r836;
	st.shared.u32 	[%rd153+384], %r832;
	st.shared.u32 	[%rd153+896], %r840;
	bar.sync 	0;
	ld.shared.u32 	%r177, [%rd13];
	ld.shared.u32 	%r178, [%rd14];
	ld.shared.u32 	%r179, [%rd15];
	ld.shared.u32 	%r180, [%rd16];
	ld.shared.u32 	%r181, [%rd17];
	ld.shared.u32 	%r182, [%rd18];
	ld.shared.u32 	%r183, [%rd19];
	ld.shared.u32 	%r184, [%rd20];
	ld.shared.u32 	%r185, [%rd21];
	ld.shared.u32 	%r186, [%rd22];
	ld.shared.u32 	%r187, [%rd23];
	ld.shared.u32 	%r188, [%rd24];
	ld.shared.u32 	%r189, [%rd25];
	ld.shared.u32 	%r190, [%rd26];
	ld.shared.u32 	%r191, [%rd27];
	ld.shared.u32 	%r192, [%rd28];
	bar.sync 	0;
	shfl.sync.idx.b32	%r193, %r169, 0, 31, -1;
	shfl.sync.idx.b32	%r194, %r169, 1, 31, -1;
	shfl.sync.idx.b32	%r195, %r169, 2, 31, -1;
	shfl.sync.idx.b32	%r196, %r169, 3, 31, -1;
	shfl.sync.idx.b32	%r197, %r169, 4, 31, -1;
	shfl.sync.idx.b32	%r198, %r169, 5, 31, -1;
	shfl.sync.idx.b32	%r199, %r169, 6, 31, -1;
	shfl.sync.idx.b32	%r200, %r169, 7, 31, -1;
	shfl.sync.idx.b32	%r201, %r169, 8, 31, -1;
	shfl.sync.idx.b32	%r202, %r169, 9, 31, -1;
	shfl.sync.idx.b32	%r203, %r169, 10, 31, -1;
	shfl.sync.idx.b32	%r204, %r169, 11, 31, -1;
	shfl.sync.idx.b32	%r205, %r169, 12, 31, -1;
	shfl.sync.idx.b32	%r206, %r169, 13, 31, -1;
	shfl.sync.idx.b32	%r207, %r169, 14, 31, -1;
	shfl.sync.idx.b32	%r208, %r169, 15, 31, -1;
	setp.eq.s32 	%p257, %r193, 999999999;
	@%p257 bra 	$L__BB0_136;
// %bb.226:                             // %pass3031
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r933, %r193, %r3;
	mul.wide.s32 	%rd154, %r933, 4;
	add.s64 	%rd156, %rd78, %rd154;
	st.shared.u32 	[%rd156], %r177;
	setp.eq.s32 	%p258, %r194, 999999999;
	@%p258 bra 	$L__BB0_137;
// %bb.227:                             // %pass3097
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r934, %r194, %r3;
	mul.wide.s32 	%rd157, %r934, 4;
	add.s64 	%rd159, %rd78, %rd157;
	st.shared.u32 	[%rd159], %r178;
	setp.eq.s32 	%p259, %r195, 999999999;
	@%p259 bra 	$L__BB0_138;
// %bb.228:                             // %pass3163
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r935, %r195, %r3;
	mul.wide.s32 	%rd160, %r935, 4;
	add.s64 	%rd162, %rd78, %rd160;
	st.shared.u32 	[%rd162], %r179;
	setp.eq.s32 	%p260, %r196, 999999999;
	@%p260 bra 	$L__BB0_139;
// %bb.229:                             // %pass3229
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r936, %r196, %r3;
	mul.wide.s32 	%rd163, %r936, 4;
	add.s64 	%rd165, %rd78, %rd163;
	st.shared.u32 	[%rd165], %r180;
	setp.eq.s32 	%p261, %r197, 999999999;
	@%p261 bra 	$L__BB0_140;
// %bb.230:                             // %pass3295
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r937, %r197, %r3;
	mul.wide.s32 	%rd166, %r937, 4;
	add.s64 	%rd168, %rd78, %rd166;
	st.shared.u32 	[%rd168], %r181;
	setp.eq.s32 	%p262, %r198, 999999999;
	@%p262 bra 	$L__BB0_141;
// %bb.231:                             // %pass3361
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r938, %r198, %r3;
	mul.wide.s32 	%rd169, %r938, 4;
	add.s64 	%rd171, %rd78, %rd169;
	st.shared.u32 	[%rd171], %r182;
	setp.eq.s32 	%p263, %r199, 999999999;
	@%p263 bra 	$L__BB0_142;
// %bb.232:                             // %pass3427
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r939, %r199, %r3;
	mul.wide.s32 	%rd172, %r939, 4;
	add.s64 	%rd174, %rd78, %rd172;
	st.shared.u32 	[%rd174], %r183;
	setp.eq.s32 	%p264, %r200, 999999999;
	@%p264 bra 	$L__BB0_143;
// %bb.233:                             // %pass3493
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r940, %r200, %r3;
	mul.wide.s32 	%rd175, %r940, 4;
	add.s64 	%rd177, %rd78, %rd175;
	st.shared.u32 	[%rd177], %r184;
	setp.eq.s32 	%p265, %r201, 999999999;
	@%p265 bra 	$L__BB0_144;
// %bb.234:                             // %pass3559
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r941, %r201, %r3;
	mul.wide.s32 	%rd178, %r941, 4;
	add.s64 	%rd180, %rd78, %rd178;
	st.shared.u32 	[%rd180], %r185;
	setp.eq.s32 	%p266, %r202, 999999999;
	@%p266 bra 	$L__BB0_145;
// %bb.235:                             // %pass3625
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r942, %r202, %r3;
	mul.wide.s32 	%rd181, %r942, 4;
	add.s64 	%rd183, %rd78, %rd181;
	st.shared.u32 	[%rd183], %r186;
	setp.eq.s32 	%p267, %r203, 999999999;
	@%p267 bra 	$L__BB0_146;
// %bb.236:                             // %pass3691
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r943, %r203, %r3;
	mul.wide.s32 	%rd184, %r943, 4;
	add.s64 	%rd186, %rd78, %rd184;
	st.shared.u32 	[%rd186], %r187;
	setp.eq.s32 	%p268, %r204, 999999999;
	@%p268 bra 	$L__BB0_147;
// %bb.237:                             // %pass3757
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r944, %r204, %r3;
	mul.wide.s32 	%rd187, %r944, 4;
	add.s64 	%rd189, %rd78, %rd187;
	st.shared.u32 	[%rd189], %r188;
	setp.eq.s32 	%p269, %r205, 999999999;
	@%p269 bra 	$L__BB0_148;
// %bb.238:                             // %pass3823
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r945, %r205, %r3;
	mul.wide.s32 	%rd190, %r945, 4;
	add.s64 	%rd192, %rd78, %rd190;
	st.shared.u32 	[%rd192], %r189;
	setp.eq.s32 	%p270, %r206, 999999999;
	@%p270 bra 	$L__BB0_149;
// %bb.239:                             // %pass3889
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r946, %r206, %r3;
	mul.wide.s32 	%rd193, %r946, 4;
	add.s64 	%rd195, %rd78, %rd193;
	st.shared.u32 	[%rd195], %r190;
	setp.eq.s32 	%p271, %r207, 999999999;
	@%p271 bra 	$L__BB0_150;
// %bb.240:                             // %pass3955
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r947, %r207, %r3;
	mul.wide.s32 	%rd196, %r947, 4;
	add.s64 	%rd198, %rd78, %rd196;
	st.shared.u32 	[%rd198], %r191;
	setp.eq.s32 	%p272, %r208, 999999999;
	@%p272 bra 	$L__BB0_151;
// %bb.241:                             // %pass4021
                                        //   in Loop: Header=BB0_224 Depth=1
	add.s32 	%r949, %r208, %r3;
	mul.wide.s32 	%rd199, %r949, 4;
	add.s64 	%rd201, %rd78, %rd199;
	st.shared.u32 	[%rd201], %r192;
	bar.sync 	0;
	ld.shared.u32 	%r209, [%rd29];
	ld.shared.u32 	%r210, [%rd30];
	ld.shared.u32 	%r211, [%rd31];
	ld.shared.u32 	%r212, [%rd32];
	ld.shared.u32 	%r213, [%rd33];
	ld.shared.u32 	%r214, [%rd34];
	ld.shared.u32 	%r215, [%rd35];
	ld.shared.u32 	%r216, [%rd36];
	ld.shared.u32 	%r217, [%rd37];
	ld.shared.u32 	%r218, [%rd38];
	ld.shared.u32 	%r219, [%rd39];
	ld.shared.u32 	%r220, [%rd40];
	ld.shared.u32 	%r221, [%rd41];
	ld.shared.u32 	%r222, [%rd42];
	ld.shared.u32 	%r223, [%rd43];
	ld.shared.u32 	%r224, [%rd44];
	bar.sync 	0;
	mov.u32 	%r3458, 16;
	bra.uni 	$L__BB0_242;
$L__BB0_167:                            // %L22444
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3466, 0;
	mov.u32 	%r3468, %r3466;
$L__BB0_168:                            // %L22445
                                        //   in Loop: Header=BB0_242 Depth=2
	bar.sync 	0;
	add.s32 	%r3458, %r3458, -8;
	setp.ne.s32 	%p317, %r3458, -16;
	@%p317 bra 	$L__BB0_242;
	bra.uni 	$L__BB0_169;
$L__BB0_242:                            // %L12378
                                        //   Parent Loop BB0_224 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p273, %r3458, 16;
	selp.b32 	%r1342, %r209, 0, %p273;
	setp.eq.s32 	%p274, %r3458, 8;
	selp.b32 	%r1343, %r213, %r1342, %p274;
	setp.eq.s32 	%p275, %r3458, 0;
	selp.b32 	%r1344, %r217, %r1343, %p275;
	setp.eq.s32 	%p276, %r3458, -8;
	selp.b32 	%r1345, %r221, %r1344, %p276;
	selp.b32 	%r1346, %r210, 0, %p273;
	selp.b32 	%r1347, %r214, %r1346, %p274;
	selp.b32 	%r1348, %r218, %r1347, %p275;
	selp.b32 	%r1349, %r222, %r1348, %p276;
	selp.b32 	%r1350, %r211, 0, %p273;
	selp.b32 	%r1351, %r215, %r1350, %p274;
	selp.b32 	%r1352, %r219, %r1351, %p275;
	selp.b32 	%r1353, %r223, %r1352, %p276;
	selp.b32 	%r1354, %r212, 0, %p273;
	selp.b32 	%r1355, %r216, %r1354, %p274;
	selp.b32 	%r1356, %r220, %r1355, %p275;
	selp.b32 	%r1357, %r224, %r1356, %p276;
	// begin inline asm
	mov.b32 %r955, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r966, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r954, %r1345, -2004318072;
	mov.u32 	%r1091, 983055;
	// begin inline asm
	lop3.b32 %r952, %r1091, %r954, %r955, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r956, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r957, %r955, %r956;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r960, %r952, %r957;
	// end inline asm
	mov.u32 	%r1102, 15728880;
	// begin inline asm
	lop3.b32 %r963, %r1102, %r954, %r966, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r967, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r968, %r966, %r967;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r971, %r963, %r968;
	// end inline asm
	// begin inline asm
	mov.b32 %r1001, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1012, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1000, %r1349, -2004318072;
	// begin inline asm
	lop3.b32 %r998, %r1091, %r1000, %r1001, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1002, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1003, %r1001, %r1002;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1006, %r998, %r1003;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1009, %r1102, %r1000, %r1012, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1013, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1014, %r1012, %r1013;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1017, %r1009, %r1014;
	// end inline asm
	// begin inline asm
	mov.b32 %r1047, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1058, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1046, %r1353, -2004318072;
	// begin inline asm
	lop3.b32 %r1044, %r1091, %r1046, %r1047, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1048, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1049, %r1047, %r1048;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1052, %r1044, %r1049;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1055, %r1102, %r1046, %r1058, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1059, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1060, %r1058, %r1059;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1063, %r1055, %r1060;
	// end inline asm
	// begin inline asm
	mov.b32 %r1093, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1104, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1092, %r1357, -2004318072;
	// begin inline asm
	lop3.b32 %r1090, %r1091, %r1092, %r1093, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1094, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1095, %r1093, %r1094;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1098, %r1090, %r1095;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1101, %r1102, %r1092, %r1104, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1105, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1106, %r1104, %r1105;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1109, %r1101, %r1106;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r960;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1134, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r971;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1137, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1006;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1140, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1017;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1143, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1052;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1146, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1063;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1149, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r1098;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1152, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r1109;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1155, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1213, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1158, %r1159}, {%r328, %r331}, {%r1134}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1165, %r1166}, {%r328, %r331}, {%r1137}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1172, %r1173}, {%r328, %r331}, {%r1140}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1179, %r1180}, {%r328, %r331}, {%r1143}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1186, %r1187}, {%r328, %r331}, {%r1146}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1193, %r1194}, {%r328, %r331}, {%r1149}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1200, %r1201}, {%r328, %r331}, {%r1152}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1207, %r1208}, {%r328, %r331}, {%r1155}, {%r1213, %r1213};
	// end inline asm
	@%p1 bra 	$L__BB0_245;
	bra.uni 	$L__BB0_243;
$L__BB0_245:                            // %pass5418
                                        //   in Loop: Header=BB0_242 Depth=2
	// begin inline asm
	neg.f16x2 %r1214, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1216, %r1214, %r1159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1219, %r366, %r1158, %r1216;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1223, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1225, %r1223, %r1166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1228, %r366, %r1165, %r1225;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1232, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1234, %r1232, %r1173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1237, %r366, %r1172, %r1234;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1241, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1243, %r1241, %r1180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1246, %r366, %r1179, %r1243;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1250, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1252, %r1250, %r1187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1255, %r366, %r1186, %r1252;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1259, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1261, %r1259, %r1194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1264, %r366, %r1193, %r1261;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1268, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1270, %r1268, %r1201;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1273, %r366, %r1200, %r1270;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1277, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1279, %r1277, %r1208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1282, %r366, %r1207, %r1279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1286, %r369, %r1158;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1289, %r366, %r1159, %r1286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1293, %r369, %r1165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1296, %r366, %r1166, %r1293;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1300, %r369, %r1172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1303, %r366, %r1173, %r1300;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1307, %r369, %r1179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1310, %r366, %r1180, %r1307;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1314, %r369, %r1186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1317, %r366, %r1187, %r1314;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1321, %r369, %r1193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1324, %r366, %r1194, %r1321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1328, %r369, %r1200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1331, %r366, %r1201, %r1328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1335, %r369, %r1207;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1338, %r366, %r1208, %r1335;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1358, %r1359}, {%r413, %r416}, {%r1219, %r1289}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1367, %r1368}, {%r413, %r416}, {%r1228, %r1296}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1376, %r1377}, {%r413, %r416}, {%r1237, %r1303}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1385, %r1386}, {%r413, %r416}, {%r1246, %r1310}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1394, %r1395}, {%r413, %r416}, {%r1255, %r1317}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1403, %r1404}, {%r413, %r416}, {%r1264, %r1324}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1412, %r1413}, {%r413, %r416}, {%r1273, %r1331}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1421, %r1422}, {%r413, %r416}, {%r1282, %r1338}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r1498, [%rd7];
	ld.shared.u32 	%r1505, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1515, %r1512}, {%r425, %r428}, {%r1498}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1524, %r1521}, {%r425, %r428}, {%r1505}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1508, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1510, %r1508, %r1512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1513, %r459, %r1515, %r1510;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1517, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1519, %r1517, %r1521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1522, %r459, %r1524, %r1519;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1526, %r462, %r1515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1529, %r459, %r1512, %r1526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1533, %r462, %r1524;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1536, %r459, %r1521, %r1533;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1559, %r1562}, {%r501, %r504}, {%r1513, %r1529}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1566, %r1570}, {%r501, %r504}, {%r1522, %r1536}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1558, %r1559, %r1559;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1561, %r1562, %r1562, %r1558;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1565, %r1566, %r1566, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1569, %r1570, %r1570, %r1565;
	// end inline asm
	mov.u32 	%r1574, 488578335;
	// begin inline asm
	fma.rn.f16x2 %r3479, %r1574, %r1569, %r3468;
	// end inline asm
	add.s32 	%r3477, %r3466, 1;
	setp.eq.s32 	%p277, %r3477, 25;
	@%p277 bra 	$L__BB0_152;
	bra.uni 	$L__BB0_246;
$L__BB0_152:                            // %L14233
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p278, %r3, 16;
	@%p278 bra 	$L__BB0_244;
	bra.uni 	$L__BB0_153;
$L__BB0_244:                            // %pass5991
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1577, %r3467, 20;
	or.b32  	%r1578, %r175, %r1577;
	cvt.u64.u32 	%rd204, %r1578;
	add.s64 	%rd205, %rd204, %rd9;
	shr.u64 	%rd206, %rd205, 37;
	add.s64 	%rd207, %rd205, %rd206;
	shr.s64 	%rd208, %rd207, 27;
	setp.lt.s64 	%p279, %rd205, 0;
	and.b64  	%rd209, %rd207, -134217728;
	setp.ne.s64 	%p280, %rd209, %rd205;
	and.pred  	%p281, %p279, %p280;
	selp.u64 	%rd210, 1, 0, %p281;
	sub.s64 	%rd211, %rd210, %rd208;
	shl.b64 	%rd212, %rd211, 27;
	add.s64 	%rd213, %rd212, %rd205;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd215, %rd4, %rd214;
	st.global.u32 	[%rd215], %r3479;
$L__BB0_153:                            // %L14450
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3477, 0;
	mov.u32 	%r3479, %r3477;
$L__BB0_246:                            // %pass6200
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1584, [%rd45];
	ld.shared.u32 	%r1591, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1601, %r1598}, {%r425, %r428}, {%r1584}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1610, %r1607}, {%r425, %r428}, {%r1591}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1594, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1596, %r1594, %r1598;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1599, %r459, %r1601, %r1596;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1603, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1605, %r1603, %r1607;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1608, %r459, %r1610, %r1605;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1612, %r462, %r1601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1615, %r459, %r1598, %r1612;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r462, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1622, %r459, %r1607, %r1619;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1645, %r1648}, {%r501, %r504}, {%r1599, %r1615}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1652, %r1656}, {%r501, %r504}, {%r1608, %r1622}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1644, %r1645, %r1645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1647, %r1648, %r1648, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1651, %r1652, %r1652, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1655, %r1656, %r1656, %r1651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3482, %r1574, %r1655, %r3479;
	// end inline asm
	add.s32 	%r3480, %r3477, 1;
	setp.eq.s32 	%p282, %r3480, 25;
	@%p282 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_247;
$L__BB0_154:                            // %L15375
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p283, %r3, 16;
	@%p283 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_155;
$L__BB0_262:                            // %pass6474
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1663, %r3467, 20;
	or.b32  	%r1664, %r175, %r1663;
	cvt.u64.u32 	%rd216, %r1664;
	add.s64 	%rd217, %rd216, %rd9;
	shr.u64 	%rd218, %rd217, 37;
	add.s64 	%rd219, %rd217, %rd218;
	shr.s64 	%rd220, %rd219, 27;
	setp.lt.s64 	%p284, %rd217, 0;
	and.b64  	%rd221, %rd219, -134217728;
	setp.ne.s64 	%p285, %rd221, %rd217;
	and.pred  	%p286, %p284, %p285;
	selp.u64 	%rd222, 1, 0, %p286;
	sub.s64 	%rd223, %rd222, %rd220;
	shl.b64 	%rd224, %rd223, 27;
	add.s64 	%rd225, %rd224, %rd217;
	shl.b64 	%rd226, %rd225, 2;
	add.s64 	%rd227, %rd4, %rd226;
	st.global.u32 	[%rd227], %r3482;
$L__BB0_155:                            // %L15592
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3480, 0;
	mov.u32 	%r3482, %r3480;
$L__BB0_247:                            // %pass6683
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1670, [%rd47];
	ld.shared.u32 	%r1677, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1687, %r1684}, {%r425, %r428}, {%r1670}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1696, %r1693}, {%r425, %r428}, {%r1677}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1680, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1682, %r1680, %r1684;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1685, %r459, %r1687, %r1682;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1689, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1691, %r1689, %r1693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1694, %r459, %r1696, %r1691;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1698, %r462, %r1687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1701, %r459, %r1684, %r1698;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1705, %r462, %r1696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1708, %r459, %r1693, %r1705;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1731, %r1734}, {%r501, %r504}, {%r1685, %r1701}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1738, %r1742}, {%r501, %r504}, {%r1694, %r1708}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1730, %r1731, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1733, %r1734, %r1734, %r1730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1737, %r1738, %r1738, %r1733;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1741, %r1742, %r1742, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3485, %r1574, %r1741, %r3482;
	// end inline asm
	add.s32 	%r3483, %r3480, 1;
	setp.eq.s32 	%p287, %r3483, 25;
	@%p287 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_248;
$L__BB0_156:                            // %L16517
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p288, %r3, 16;
	@%p288 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_157;
$L__BB0_263:                            // %pass6957
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1749, %r3467, 20;
	or.b32  	%r1750, %r175, %r1749;
	cvt.u64.u32 	%rd228, %r1750;
	add.s64 	%rd229, %rd228, %rd9;
	shr.u64 	%rd230, %rd229, 37;
	add.s64 	%rd231, %rd229, %rd230;
	shr.s64 	%rd232, %rd231, 27;
	setp.lt.s64 	%p289, %rd229, 0;
	and.b64  	%rd233, %rd231, -134217728;
	setp.ne.s64 	%p290, %rd233, %rd229;
	and.pred  	%p291, %p289, %p290;
	selp.u64 	%rd234, 1, 0, %p291;
	sub.s64 	%rd235, %rd234, %rd232;
	shl.b64 	%rd236, %rd235, 27;
	add.s64 	%rd237, %rd236, %rd229;
	shl.b64 	%rd238, %rd237, 2;
	add.s64 	%rd239, %rd4, %rd238;
	st.global.u32 	[%rd239], %r3485;
$L__BB0_157:                            // %L16734
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3483, 0;
	mov.u32 	%r3485, %r3483;
$L__BB0_248:                            // %pass7166
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1756, [%rd49];
	ld.shared.u32 	%r1763, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1773, %r1770}, {%r425, %r428}, {%r1756}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1782, %r1779}, {%r425, %r428}, {%r1763}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1766, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1768, %r1766, %r1770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1771, %r459, %r1773, %r1768;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1775, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1777, %r1775, %r1779;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r459, %r1782, %r1777;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1784, %r462, %r1773;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1787, %r459, %r1770, %r1784;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1791, %r462, %r1782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r459, %r1779, %r1791;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1817, %r1820}, {%r501, %r504}, {%r1771, %r1787}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1824, %r1828}, {%r501, %r504}, {%r1780, %r1794}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1816, %r1817, %r1817;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1819, %r1820, %r1820, %r1816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r1824, %r1824, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1827, %r1828, %r1828, %r1823;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3488, %r1574, %r1827, %r3485;
	// end inline asm
	add.s32 	%r3486, %r3483, 1;
	setp.eq.s32 	%p292, %r3486, 25;
	@%p292 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_249;
$L__BB0_158:                            // %L17659
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p293, %r3, 16;
	@%p293 bra 	$L__BB0_264;
	bra.uni 	$L__BB0_159;
$L__BB0_264:                            // %pass7440
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1835, %r3467, 20;
	or.b32  	%r1836, %r175, %r1835;
	cvt.u64.u32 	%rd240, %r1836;
	add.s64 	%rd241, %rd240, %rd9;
	shr.u64 	%rd242, %rd241, 37;
	add.s64 	%rd243, %rd241, %rd242;
	shr.s64 	%rd244, %rd243, 27;
	setp.lt.s64 	%p294, %rd241, 0;
	and.b64  	%rd245, %rd243, -134217728;
	setp.ne.s64 	%p295, %rd245, %rd241;
	and.pred  	%p296, %p294, %p295;
	selp.u64 	%rd246, 1, 0, %p296;
	sub.s64 	%rd247, %rd246, %rd244;
	shl.b64 	%rd248, %rd247, 27;
	add.s64 	%rd249, %rd248, %rd241;
	shl.b64 	%rd250, %rd249, 2;
	add.s64 	%rd251, %rd4, %rd250;
	st.global.u32 	[%rd251], %r3488;
$L__BB0_159:                            // %L17876
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3486, 0;
	mov.u32 	%r3488, %r3486;
$L__BB0_249:                            // %pass7649
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1842, [%rd51];
	ld.shared.u32 	%r1849, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1859, %r1856}, {%r425, %r428}, {%r1842}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1868, %r1865}, {%r425, %r428}, {%r1849}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1852, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1854, %r1852, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1857, %r459, %r1859, %r1854;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1861, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1863, %r1861, %r1865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1866, %r459, %r1868, %r1863;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r462, %r1859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r459, %r1856, %r1870;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1877, %r462, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1880, %r459, %r1865, %r1877;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1903, %r1906}, {%r501, %r504}, {%r1857, %r1873}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1910, %r1914}, {%r501, %r504}, {%r1866, %r1880}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1902, %r1903, %r1903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1905, %r1906, %r1906, %r1902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1909, %r1910, %r1910, %r1905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1913, %r1914, %r1914, %r1909;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3491, %r1574, %r1913, %r3488;
	// end inline asm
	add.s32 	%r3489, %r3486, 1;
	setp.eq.s32 	%p297, %r3489, 25;
	@%p297 bra 	$L__BB0_160;
	bra.uni 	$L__BB0_250;
$L__BB0_160:                            // %L18801
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p298, %r3, 16;
	@%p298 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_161;
$L__BB0_265:                            // %pass7923
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r1921, %r3467, 20;
	or.b32  	%r1922, %r175, %r1921;
	cvt.u64.u32 	%rd252, %r1922;
	add.s64 	%rd253, %rd252, %rd9;
	shr.u64 	%rd254, %rd253, 37;
	add.s64 	%rd255, %rd253, %rd254;
	shr.s64 	%rd256, %rd255, 27;
	setp.lt.s64 	%p299, %rd253, 0;
	and.b64  	%rd257, %rd255, -134217728;
	setp.ne.s64 	%p300, %rd257, %rd253;
	and.pred  	%p301, %p299, %p300;
	selp.u64 	%rd258, 1, 0, %p301;
	sub.s64 	%rd259, %rd258, %rd256;
	shl.b64 	%rd260, %rd259, 27;
	add.s64 	%rd261, %rd260, %rd253;
	shl.b64 	%rd262, %rd261, 2;
	add.s64 	%rd263, %rd4, %rd262;
	st.global.u32 	[%rd263], %r3491;
$L__BB0_161:                            // %L19018
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3489, 0;
	mov.u32 	%r3491, %r3489;
$L__BB0_250:                            // %pass8132
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r1928, [%rd53];
	ld.shared.u32 	%r1935, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1945, %r1942}, {%r425, %r428}, {%r1928}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1954, %r1951}, {%r425, %r428}, {%r1935}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1938, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1940, %r1938, %r1942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r459, %r1945, %r1940;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1947, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1949, %r1947, %r1951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1952, %r459, %r1954, %r1949;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1956, %r462, %r1945;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r459, %r1942, %r1956;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1963, %r462, %r1954;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1966, %r459, %r1951, %r1963;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1989, %r1992}, {%r501, %r504}, {%r1943, %r1959}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1996, %r2000}, {%r501, %r504}, {%r1952, %r1966}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1988, %r1989, %r1989;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1991, %r1992, %r1992, %r1988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1995, %r1996, %r1996, %r1991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1999, %r2000, %r2000, %r1995;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3494, %r1574, %r1999, %r3491;
	// end inline asm
	add.s32 	%r3492, %r3489, 1;
	setp.eq.s32 	%p302, %r3492, 25;
	@%p302 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_251;
$L__BB0_162:                            // %L19943
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p303, %r3, 16;
	@%p303 bra 	$L__BB0_266;
	bra.uni 	$L__BB0_163;
$L__BB0_266:                            // %pass8406
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2007, %r3467, 20;
	or.b32  	%r2008, %r175, %r2007;
	cvt.u64.u32 	%rd264, %r2008;
	add.s64 	%rd265, %rd264, %rd9;
	shr.u64 	%rd266, %rd265, 37;
	add.s64 	%rd267, %rd265, %rd266;
	shr.s64 	%rd268, %rd267, 27;
	setp.lt.s64 	%p304, %rd265, 0;
	and.b64  	%rd269, %rd267, -134217728;
	setp.ne.s64 	%p305, %rd269, %rd265;
	and.pred  	%p306, %p304, %p305;
	selp.u64 	%rd270, 1, 0, %p306;
	sub.s64 	%rd271, %rd270, %rd268;
	shl.b64 	%rd272, %rd271, 27;
	add.s64 	%rd273, %rd272, %rd265;
	shl.b64 	%rd274, %rd273, 2;
	add.s64 	%rd275, %rd4, %rd274;
	st.global.u32 	[%rd275], %r3494;
$L__BB0_163:                            // %L20160
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3492, 0;
	mov.u32 	%r3494, %r3492;
$L__BB0_251:                            // %pass8615
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r2014, [%rd55];
	ld.shared.u32 	%r2021, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2031, %r2028}, {%r425, %r428}, {%r2014}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2040, %r2037}, {%r425, %r428}, {%r2021}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2024, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2026, %r2024, %r2028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2029, %r459, %r2031, %r2026;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2033, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2035, %r2033, %r2037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2038, %r459, %r2040, %r2035;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2042, %r462, %r2031;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2045, %r459, %r2028, %r2042;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2049, %r462, %r2040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2052, %r459, %r2037, %r2049;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2075, %r2078}, {%r501, %r504}, {%r2029, %r2045}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2082, %r2086}, {%r501, %r504}, {%r2038, %r2052}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2074, %r2075, %r2075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2077, %r2078, %r2078, %r2074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2081, %r2082, %r2082, %r2077;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2085, %r2086, %r2086, %r2081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3497, %r1574, %r2085, %r3494;
	// end inline asm
	add.s32 	%r3495, %r3492, 1;
	setp.eq.s32 	%p307, %r3495, 25;
	@%p307 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_252;
$L__BB0_164:                            // %L21085
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p308, %r3, 16;
	@%p308 bra 	$L__BB0_267;
	bra.uni 	$L__BB0_165;
$L__BB0_267:                            // %pass8889
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2093, %r3467, 20;
	or.b32  	%r2094, %r175, %r2093;
	cvt.u64.u32 	%rd276, %r2094;
	add.s64 	%rd277, %rd276, %rd9;
	shr.u64 	%rd278, %rd277, 37;
	add.s64 	%rd279, %rd277, %rd278;
	shr.s64 	%rd280, %rd279, 27;
	setp.lt.s64 	%p309, %rd277, 0;
	and.b64  	%rd281, %rd279, -134217728;
	setp.ne.s64 	%p310, %rd281, %rd277;
	and.pred  	%p311, %p309, %p310;
	selp.u64 	%rd282, 1, 0, %p311;
	sub.s64 	%rd283, %rd282, %rd280;
	shl.b64 	%rd284, %rd283, 27;
	add.s64 	%rd285, %rd284, %rd277;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd4, %rd286;
	st.global.u32 	[%rd287], %r3497;
$L__BB0_165:                            // %L21302
                                        //   in Loop: Header=BB0_242 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3495, 0;
	mov.u32 	%r3497, %r3495;
$L__BB0_252:                            // %pass9098
                                        //   in Loop: Header=BB0_242 Depth=2
	ld.shared.u32 	%r2100, [%rd57];
	ld.shared.u32 	%r2107, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2117, %r2114}, {%r425, %r428}, {%r2100}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2126, %r2123}, {%r425, %r428}, {%r2107}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2110, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2112, %r2110, %r2114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2115, %r459, %r2117, %r2112;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2119, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2121, %r2119, %r2123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2124, %r459, %r2126, %r2121;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2128, %r462, %r2117;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2131, %r459, %r2114, %r2128;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2135, %r462, %r2126;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2138, %r459, %r2123, %r2135;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2161, %r2164}, {%r501, %r504}, {%r2115, %r2131}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2168, %r2172}, {%r501, %r504}, {%r2124, %r2138}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2160, %r2161, %r2161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2163, %r2164, %r2164, %r2160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r2168, %r2168, %r2163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2171, %r2172, %r2172, %r2167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3468, %r1574, %r2171, %r3497;
	// end inline asm
	add.s32 	%r3466, %r3495, 1;
	setp.eq.s32 	%p312, %r3466, 25;
	@%p312 bra 	$L__BB0_166;
	bra.uni 	$L__BB0_168;
$L__BB0_166:                            // %L22227
                                        //   in Loop: Header=BB0_242 Depth=2
	setp.lt.u32 	%p313, %r3, 16;
	@%p313 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_167;
$L__BB0_253:                            // %pass9372
                                        //   in Loop: Header=BB0_242 Depth=2
	shl.b32 	%r2179, %r3467, 20;
	or.b32  	%r2180, %r175, %r2179;
	cvt.u64.u32 	%rd288, %r2180;
	add.s64 	%rd289, %rd288, %rd9;
	shr.u64 	%rd290, %rd289, 37;
	add.s64 	%rd291, %rd289, %rd290;
	shr.s64 	%rd292, %rd291, 27;
	setp.lt.s64 	%p314, %rd289, 0;
	and.b64  	%rd293, %rd291, -134217728;
	setp.ne.s64 	%p315, %rd293, %rd289;
	and.pred  	%p316, %p314, %p315;
	selp.u64 	%rd294, 1, 0, %p316;
	sub.s64 	%rd295, %rd294, %rd292;
	shl.b64 	%rd296, %rd295, 27;
	add.s64 	%rd297, %rd296, %rd289;
	shl.b64 	%rd298, %rd297, 2;
	add.s64 	%rd299, %rd4, %rd298;
	st.global.u32 	[%rd299], %r3468;
	bra.uni 	$L__BB0_167;
$L__BB0_169:                            // %L22466.preheader
                                        //   in Loop: Header=BB0_224 Depth=1
	mov.u32 	%r3465, 16;
	bra.uni 	$L__BB0_170;
$L__BB0_193:                            // %L32532
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3466, %r1213;
	mov.u32 	%r3468, %r1213;
$L__BB0_194:                            // %L32533
                                        //   in Loop: Header=BB0_170 Depth=2
	bar.sync 	0;
	add.s32 	%r3465, %r3465, -8;
	setp.ne.s32 	%p362, %r3465, -16;
	@%p362 bra 	$L__BB0_170;
	bra.uni 	$L__BB0_195;
$L__BB0_170:                            // %L22466
                                        //   Parent Loop BB0_224 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p318, %r3465, 16;
	selp.b32 	%r2794, %r209, 0, %p318;
	setp.eq.s32 	%p319, %r3465, 8;
	selp.b32 	%r2795, %r213, %r2794, %p319;
	setp.eq.s32 	%p320, %r3465, 0;
	selp.b32 	%r2796, %r217, %r2795, %p320;
	setp.eq.s32 	%p321, %r3465, -8;
	selp.b32 	%r2797, %r221, %r2796, %p321;
	selp.b32 	%r2798, %r210, 0, %p318;
	selp.b32 	%r2799, %r214, %r2798, %p319;
	selp.b32 	%r2800, %r218, %r2799, %p320;
	selp.b32 	%r2801, %r222, %r2800, %p321;
	selp.b32 	%r2802, %r211, 0, %p318;
	selp.b32 	%r2803, %r215, %r2802, %p319;
	selp.b32 	%r2804, %r219, %r2803, %p320;
	selp.b32 	%r2805, %r223, %r2804, %p321;
	selp.b32 	%r2806, %r212, 0, %p318;
	selp.b32 	%r2807, %r216, %r2806, %p319;
	selp.b32 	%r2808, %r220, %r2807, %p320;
	selp.b32 	%r2809, %r224, %r2808, %p321;
	// begin inline asm
	mov.b32 %r2210, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2221, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2810, %r2797, 8;
	xor.b32  	%r2220, %r2810, 8947848;
	// begin inline asm
	lop3.b32 %r2207, %r1091, %r2220, %r2210, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2211, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2212, %r2210, %r2211;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2215, %r2207, %r2212;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2218, %r1102, %r2220, %r2221, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2222, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2223, %r2221, %r2222;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2226, %r2218, %r2223;
	// end inline asm
	// begin inline asm
	mov.b32 %r2256, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2267, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2811, %r2801, 8;
	xor.b32  	%r2266, %r2811, 8947848;
	// begin inline asm
	lop3.b32 %r2253, %r1091, %r2266, %r2256, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2257, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2258, %r2256, %r2257;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2261, %r2253, %r2258;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2264, %r1102, %r2266, %r2267, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2268, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2269, %r2267, %r2268;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2272, %r2264, %r2269;
	// end inline asm
	// begin inline asm
	mov.b32 %r2302, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2313, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2812, %r2805, 8;
	xor.b32  	%r2312, %r2812, 8947848;
	// begin inline asm
	lop3.b32 %r2299, %r1091, %r2312, %r2302, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2303, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2304, %r2302, %r2303;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2307, %r2299, %r2304;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2310, %r1102, %r2312, %r2313, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2314, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2315, %r2313, %r2314;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2318, %r2310, %r2315;
	// end inline asm
	// begin inline asm
	mov.b32 %r2348, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2359, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2813, %r2809, 8;
	xor.b32  	%r2358, %r2813, 8947848;
	// begin inline asm
	lop3.b32 %r2345, %r1091, %r2358, %r2348, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2349, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2350, %r2348, %r2349;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2353, %r2345, %r2350;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2356, %r1102, %r2358, %r2359, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2360, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2361, %r2359, %r2360;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2364, %r2356, %r2361;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2215;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2367, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2226;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2370, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2261;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2373, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2272;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2376, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2307;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2379, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2318;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2382, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r170;
    mov.b32 {%r2re, %r2im}, %r2353;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2385, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r171;
    mov.b32 {%r2re, %r2im}, %r2364;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2388, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2454, %r2451}, {%r328, %r331}, {%r2367}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2463, %r2460}, {%r328, %r331}, {%r2370}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2472, %r2469}, {%r328, %r331}, {%r2373}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2481, %r2478}, {%r328, %r331}, {%r2376}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2490, %r2487}, {%r328, %r331}, {%r2379}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2499, %r2496}, {%r328, %r331}, {%r2382}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2508, %r2505}, {%r328, %r331}, {%r2385}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2517, %r2514}, {%r328, %r331}, {%r2388}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2447, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2449, %r2447, %r2451;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2452, %r366, %r2454, %r2449;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2456, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2458, %r2456, %r2460;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2461, %r366, %r2463, %r2458;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2465, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2467, %r2465, %r2469;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2470, %r366, %r2472, %r2467;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2474, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2476, %r2474, %r2478;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2479, %r366, %r2481, %r2476;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2483, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2485, %r2483, %r2487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2488, %r366, %r2490, %r2485;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2492, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2494, %r2492, %r2496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2497, %r366, %r2499, %r2494;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2501, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2503, %r2501, %r2505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2506, %r366, %r2508, %r2503;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2510, %r369;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2512, %r2510, %r2514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2515, %r366, %r2517, %r2512;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2519, %r369, %r2454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2522, %r366, %r2451, %r2519;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2526, %r369, %r2463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2529, %r366, %r2460, %r2526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2533, %r369, %r2472;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2536, %r366, %r2469, %r2533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2540, %r369, %r2481;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2543, %r366, %r2478, %r2540;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2547, %r369, %r2490;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2550, %r366, %r2487, %r2547;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2554, %r369, %r2499;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2557, %r366, %r2496, %r2554;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2561, %r369, %r2508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2564, %r366, %r2505, %r2561;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2568, %r369, %r2517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2571, %r366, %r2514, %r2568;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2575, %r2576}, {%r413, %r416}, {%r2452, %r2522}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2584, %r2585}, {%r413, %r416}, {%r2461, %r2529}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2593, %r2594}, {%r413, %r416}, {%r2470, %r2536}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2602, %r2603}, {%r413, %r416}, {%r2479, %r2543}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2611, %r2612}, {%r413, %r416}, {%r2488, %r2550}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2620, %r2621}, {%r413, %r416}, {%r2497, %r2557}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2629, %r2630}, {%r413, %r416}, {%r2506, %r2564}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2638, %r2639}, {%r413, %r416}, {%r2515, %r2571}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r2715, [%rd7];
	ld.shared.u32 	%r2722, [%rd8+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2732, %r2729}, {%r425, %r428}, {%r2715}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2741, %r2738}, {%r425, %r428}, {%r2722}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2725, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2727, %r2725, %r2729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2730, %r459, %r2732, %r2727;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2734, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r2734, %r2738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r459, %r2741, %r2736;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2743, %r462, %r2732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2746, %r459, %r2729, %r2743;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2750, %r462, %r2741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2753, %r459, %r2738, %r2750;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2776, %r2779}, {%r501, %r504}, {%r2730, %r2746}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2783, %r2787}, {%r501, %r504}, {%r2739, %r2753}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2775, %r2776, %r2776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2778, %r2779, %r2779, %r2775;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2782, %r2783, %r2783, %r2778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2786, %r2787, %r2787, %r2782;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3500, %r1574, %r2786, %r3468;
	// end inline asm
	add.s32 	%r3498, %r3466, 1;
	setp.ne.s32 	%p322, %r3498, 25;
	@%p322 bra 	$L__BB0_173;
// %bb.171:                             // %L24321
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p323, %r3, 16;
	@%p323 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_172;
$L__BB0_254:                            // %pass10040
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2814, %r3467, 20;
	or.b32  	%r2815, %r175, %r2814;
	cvt.u64.u32 	%rd300, %r2815;
	add.s64 	%rd301, %rd300, %rd9;
	shr.u64 	%rd302, %rd301, 37;
	add.s64 	%rd303, %rd301, %rd302;
	shr.s64 	%rd304, %rd303, 27;
	setp.lt.s64 	%p324, %rd301, 0;
	and.b64  	%rd305, %rd303, -134217728;
	setp.ne.s64 	%p325, %rd305, %rd301;
	and.pred  	%p326, %p324, %p325;
	selp.u64 	%rd306, 1, 0, %p326;
	sub.s64 	%rd307, %rd306, %rd304;
	shl.b64 	%rd308, %rd307, 27;
	add.s64 	%rd309, %rd308, %rd301;
	shl.b64 	%rd310, %rd309, 2;
	add.s64 	%rd311, %rd4, %rd310;
	st.global.u32 	[%rd311], %r3500;
$L__BB0_172:                            // %L24538
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3498, 0;
	mov.u32 	%r3500, %r3498;
$L__BB0_173:                            // %pass10249
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2821, [%rd45];
	ld.shared.u32 	%r2828, [%rd46];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2838, %r2835}, {%r425, %r428}, {%r2821}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2847, %r2844}, {%r425, %r428}, {%r2828}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2831, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2833, %r2831, %r2835;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2836, %r459, %r2838, %r2833;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2840, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2842, %r2840, %r2844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2845, %r459, %r2847, %r2842;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2849, %r462, %r2838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2852, %r459, %r2835, %r2849;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2856, %r462, %r2847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2859, %r459, %r2844, %r2856;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2882, %r2885}, {%r501, %r504}, {%r2836, %r2852}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2889, %r2893}, {%r501, %r504}, {%r2845, %r2859}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2881, %r2882, %r2882;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2884, %r2885, %r2885, %r2881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2888, %r2889, %r2889, %r2884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2892, %r2893, %r2893, %r2888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3503, %r1574, %r2892, %r3500;
	// end inline asm
	add.s32 	%r3501, %r3498, 1;
	setp.eq.s32 	%p327, %r3501, 25;
	@%p327 bra 	$L__BB0_174;
	bra.uni 	$L__BB0_176;
$L__BB0_174:                            // %L25463
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p328, %r3, 16;
	@%p328 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_175;
$L__BB0_255:                            // %pass10523
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2900, %r3467, 20;
	or.b32  	%r2901, %r175, %r2900;
	cvt.u64.u32 	%rd312, %r2901;
	add.s64 	%rd313, %rd312, %rd9;
	shr.u64 	%rd314, %rd313, 37;
	add.s64 	%rd315, %rd313, %rd314;
	shr.s64 	%rd316, %rd315, 27;
	setp.lt.s64 	%p329, %rd313, 0;
	and.b64  	%rd317, %rd315, -134217728;
	setp.ne.s64 	%p330, %rd317, %rd313;
	and.pred  	%p331, %p329, %p330;
	selp.u64 	%rd318, 1, 0, %p331;
	sub.s64 	%rd319, %rd318, %rd316;
	shl.b64 	%rd320, %rd319, 27;
	add.s64 	%rd321, %rd320, %rd313;
	shl.b64 	%rd322, %rd321, 2;
	add.s64 	%rd323, %rd4, %rd322;
	st.global.u32 	[%rd323], %r3503;
$L__BB0_175:                            // %L25680
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3501, 0;
	mov.u32 	%r3503, %r3501;
$L__BB0_176:                            // %pass10732
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2907, [%rd47];
	ld.shared.u32 	%r2914, [%rd48];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2924, %r2921}, {%r425, %r428}, {%r2907}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2933, %r2930}, {%r425, %r428}, {%r2914}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2917, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2919, %r2917, %r2921;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2922, %r459, %r2924, %r2919;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2926, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2928, %r2926, %r2930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2931, %r459, %r2933, %r2928;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2935, %r462, %r2924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r459, %r2921, %r2935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2942, %r462, %r2933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r459, %r2930, %r2942;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2968, %r2971}, {%r501, %r504}, {%r2922, %r2938}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2975, %r2979}, {%r501, %r504}, {%r2931, %r2945}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2967, %r2968, %r2968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2970, %r2971, %r2971, %r2967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2974, %r2975, %r2975, %r2970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2978, %r2979, %r2979, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3506, %r1574, %r2978, %r3503;
	// end inline asm
	add.s32 	%r3504, %r3501, 1;
	setp.eq.s32 	%p332, %r3504, 25;
	@%p332 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_179;
$L__BB0_177:                            // %L26605
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p333, %r3, 16;
	@%p333 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_178;
$L__BB0_256:                            // %pass11006
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r2986, %r3467, 20;
	or.b32  	%r2987, %r175, %r2986;
	cvt.u64.u32 	%rd324, %r2987;
	add.s64 	%rd325, %rd324, %rd9;
	shr.u64 	%rd326, %rd325, 37;
	add.s64 	%rd327, %rd325, %rd326;
	shr.s64 	%rd328, %rd327, 27;
	setp.lt.s64 	%p334, %rd325, 0;
	and.b64  	%rd329, %rd327, -134217728;
	setp.ne.s64 	%p335, %rd329, %rd325;
	and.pred  	%p336, %p334, %p335;
	selp.u64 	%rd330, 1, 0, %p336;
	sub.s64 	%rd331, %rd330, %rd328;
	shl.b64 	%rd332, %rd331, 27;
	add.s64 	%rd333, %rd332, %rd325;
	shl.b64 	%rd334, %rd333, 2;
	add.s64 	%rd335, %rd4, %rd334;
	st.global.u32 	[%rd335], %r3506;
$L__BB0_178:                            // %L26822
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3504, 0;
	mov.u32 	%r3506, %r3504;
$L__BB0_179:                            // %pass11215
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r2993, [%rd49];
	ld.shared.u32 	%r3000, [%rd50];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3010, %r3007}, {%r425, %r428}, {%r2993}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3019, %r3016}, {%r425, %r428}, {%r3000}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3003, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3005, %r3003, %r3007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3008, %r459, %r3010, %r3005;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3012, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3014, %r3012, %r3016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3017, %r459, %r3019, %r3014;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3021, %r462, %r3010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3024, %r459, %r3007, %r3021;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3028, %r462, %r3019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3031, %r459, %r3016, %r3028;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3054, %r3057}, {%r501, %r504}, {%r3008, %r3024}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3061, %r3065}, {%r501, %r504}, {%r3017, %r3031}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3053, %r3054, %r3054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3056, %r3057, %r3057, %r3053;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3060, %r3061, %r3061, %r3056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r3065, %r3065, %r3060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3509, %r1574, %r3064, %r3506;
	// end inline asm
	add.s32 	%r3507, %r3504, 1;
	setp.eq.s32 	%p337, %r3507, 25;
	@%p337 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_182;
$L__BB0_180:                            // %L27747
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p338, %r3, 16;
	@%p338 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_181;
$L__BB0_257:                            // %pass11489
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3072, %r3467, 20;
	or.b32  	%r3073, %r175, %r3072;
	cvt.u64.u32 	%rd336, %r3073;
	add.s64 	%rd337, %rd336, %rd9;
	shr.u64 	%rd338, %rd337, 37;
	add.s64 	%rd339, %rd337, %rd338;
	shr.s64 	%rd340, %rd339, 27;
	setp.lt.s64 	%p339, %rd337, 0;
	and.b64  	%rd341, %rd339, -134217728;
	setp.ne.s64 	%p340, %rd341, %rd337;
	and.pred  	%p341, %p339, %p340;
	selp.u64 	%rd342, 1, 0, %p341;
	sub.s64 	%rd343, %rd342, %rd340;
	shl.b64 	%rd344, %rd343, 27;
	add.s64 	%rd345, %rd344, %rd337;
	shl.b64 	%rd346, %rd345, 2;
	add.s64 	%rd347, %rd4, %rd346;
	st.global.u32 	[%rd347], %r3509;
$L__BB0_181:                            // %L27964
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3507, 0;
	mov.u32 	%r3509, %r3507;
$L__BB0_182:                            // %pass11698
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3079, [%rd51];
	ld.shared.u32 	%r3086, [%rd52];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3096, %r3093}, {%r425, %r428}, {%r3079}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3105, %r3102}, {%r425, %r428}, {%r3086}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3089, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3091, %r3089, %r3093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3094, %r459, %r3096, %r3091;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3098, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3100, %r3098, %r3102;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3103, %r459, %r3105, %r3100;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3107, %r462, %r3096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3110, %r459, %r3093, %r3107;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3114, %r462, %r3105;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3117, %r459, %r3102, %r3114;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3140, %r3143}, {%r501, %r504}, {%r3094, %r3110}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3147, %r3151}, {%r501, %r504}, {%r3103, %r3117}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3139, %r3140, %r3140;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3142, %r3143, %r3143, %r3139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3146, %r3147, %r3147, %r3142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3150, %r3151, %r3151, %r3146;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3512, %r1574, %r3150, %r3509;
	// end inline asm
	add.s32 	%r3510, %r3507, 1;
	setp.eq.s32 	%p342, %r3510, 25;
	@%p342 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_185;
$L__BB0_183:                            // %L28889
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p343, %r3, 16;
	@%p343 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_184;
$L__BB0_258:                            // %pass11972
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3158, %r3467, 20;
	or.b32  	%r3159, %r175, %r3158;
	cvt.u64.u32 	%rd348, %r3159;
	add.s64 	%rd349, %rd348, %rd9;
	shr.u64 	%rd350, %rd349, 37;
	add.s64 	%rd351, %rd349, %rd350;
	shr.s64 	%rd352, %rd351, 27;
	setp.lt.s64 	%p344, %rd349, 0;
	and.b64  	%rd353, %rd351, -134217728;
	setp.ne.s64 	%p345, %rd353, %rd349;
	and.pred  	%p346, %p344, %p345;
	selp.u64 	%rd354, 1, 0, %p346;
	sub.s64 	%rd355, %rd354, %rd352;
	shl.b64 	%rd356, %rd355, 27;
	add.s64 	%rd357, %rd356, %rd349;
	shl.b64 	%rd358, %rd357, 2;
	add.s64 	%rd359, %rd4, %rd358;
	st.global.u32 	[%rd359], %r3512;
$L__BB0_184:                            // %L29106
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3510, 0;
	mov.u32 	%r3512, %r3510;
$L__BB0_185:                            // %pass12181
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3165, [%rd53];
	ld.shared.u32 	%r3172, [%rd54];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3182, %r3179}, {%r425, %r428}, {%r3165}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3191, %r3188}, {%r425, %r428}, {%r3172}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3175, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3177, %r3175, %r3179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3180, %r459, %r3182, %r3177;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3184, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3186, %r3184, %r3188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3189, %r459, %r3191, %r3186;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3193, %r462, %r3182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3196, %r459, %r3179, %r3193;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3200, %r462, %r3191;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3203, %r459, %r3188, %r3200;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3226, %r3229}, {%r501, %r504}, {%r3180, %r3196}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3233, %r3237}, {%r501, %r504}, {%r3189, %r3203}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3225, %r3226, %r3226;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3228, %r3229, %r3229, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3232, %r3233, %r3233, %r3228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3236, %r3237, %r3237, %r3232;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3515, %r1574, %r3236, %r3512;
	// end inline asm
	add.s32 	%r3513, %r3510, 1;
	setp.eq.s32 	%p347, %r3513, 25;
	@%p347 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_188;
$L__BB0_186:                            // %L30031
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p348, %r3, 16;
	@%p348 bra 	$L__BB0_259;
	bra.uni 	$L__BB0_187;
$L__BB0_259:                            // %pass12455
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3244, %r3467, 20;
	or.b32  	%r3245, %r175, %r3244;
	cvt.u64.u32 	%rd360, %r3245;
	add.s64 	%rd361, %rd360, %rd9;
	shr.u64 	%rd362, %rd361, 37;
	add.s64 	%rd363, %rd361, %rd362;
	shr.s64 	%rd364, %rd363, 27;
	setp.lt.s64 	%p349, %rd361, 0;
	and.b64  	%rd365, %rd363, -134217728;
	setp.ne.s64 	%p350, %rd365, %rd361;
	and.pred  	%p351, %p349, %p350;
	selp.u64 	%rd366, 1, 0, %p351;
	sub.s64 	%rd367, %rd366, %rd364;
	shl.b64 	%rd368, %rd367, 27;
	add.s64 	%rd369, %rd368, %rd361;
	shl.b64 	%rd370, %rd369, 2;
	add.s64 	%rd371, %rd4, %rd370;
	st.global.u32 	[%rd371], %r3515;
$L__BB0_187:                            // %L30248
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3513, 0;
	mov.u32 	%r3515, %r3513;
$L__BB0_188:                            // %pass12664
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3251, [%rd55];
	ld.shared.u32 	%r3258, [%rd56];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3268, %r3265}, {%r425, %r428}, {%r3251}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3277, %r3274}, {%r425, %r428}, {%r3258}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3261, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3263, %r3261, %r3265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3266, %r459, %r3268, %r3263;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3270, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3272, %r3270, %r3274;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3275, %r459, %r3277, %r3272;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3279, %r462, %r3268;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3282, %r459, %r3265, %r3279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3286, %r462, %r3277;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3289, %r459, %r3274, %r3286;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3312, %r3315}, {%r501, %r504}, {%r3266, %r3282}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3319, %r3323}, {%r501, %r504}, {%r3275, %r3289}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3311, %r3312, %r3312;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3314, %r3315, %r3315, %r3311;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3318, %r3319, %r3319, %r3314;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3322, %r3323, %r3323, %r3318;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3518, %r1574, %r3322, %r3515;
	// end inline asm
	add.s32 	%r3516, %r3513, 1;
	setp.eq.s32 	%p352, %r3516, 25;
	@%p352 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_191;
$L__BB0_189:                            // %L31173
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p353, %r3, 16;
	@%p353 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_190;
$L__BB0_260:                            // %pass12938
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3330, %r3467, 20;
	or.b32  	%r3331, %r175, %r3330;
	cvt.u64.u32 	%rd372, %r3331;
	add.s64 	%rd373, %rd372, %rd9;
	shr.u64 	%rd374, %rd373, 37;
	add.s64 	%rd375, %rd373, %rd374;
	shr.s64 	%rd376, %rd375, 27;
	setp.lt.s64 	%p354, %rd373, 0;
	and.b64  	%rd377, %rd375, -134217728;
	setp.ne.s64 	%p355, %rd377, %rd373;
	and.pred  	%p356, %p354, %p355;
	selp.u64 	%rd378, 1, 0, %p356;
	sub.s64 	%rd379, %rd378, %rd376;
	shl.b64 	%rd380, %rd379, 27;
	add.s64 	%rd381, %rd380, %rd373;
	shl.b64 	%rd382, %rd381, 2;
	add.s64 	%rd383, %rd4, %rd382;
	st.global.u32 	[%rd383], %r3518;
$L__BB0_190:                            // %L31390
                                        //   in Loop: Header=BB0_170 Depth=2
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3516, 0;
	mov.u32 	%r3518, %r3516;
$L__BB0_191:                            // %pass13147
                                        //   in Loop: Header=BB0_170 Depth=2
	ld.shared.u32 	%r3337, [%rd57];
	ld.shared.u32 	%r3344, [%rd58];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3354, %r3351}, {%r425, %r428}, {%r3337}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3363, %r3360}, {%r425, %r428}, {%r3344}, {%r1213, %r1213};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3347, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3349, %r3347, %r3351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3352, %r459, %r3354, %r3349;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3356, %r462;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3358, %r3356, %r3360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3361, %r459, %r3363, %r3358;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3365, %r462, %r3354;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3368, %r459, %r3351, %r3365;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3372, %r462, %r3363;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3375, %r459, %r3360, %r3372;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3398, %r3401}, {%r501, %r504}, {%r3352, %r3368}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3405, %r3409}, {%r501, %r504}, {%r3361, %r3375}, {%r1213, %r1213}, %r176, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3397, %r3398, %r3398;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3400, %r3401, %r3401, %r3397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3404, %r3405, %r3405, %r3400;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3408, %r3409, %r3409, %r3404;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3468, %r1574, %r3408, %r3518;
	// end inline asm
	add.s32 	%r3466, %r3516, 1;
	setp.eq.s32 	%p357, %r3466, 25;
	@%p357 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_194;
$L__BB0_192:                            // %L32315
                                        //   in Loop: Header=BB0_170 Depth=2
	setp.lt.u32 	%p358, %r3, 16;
	@%p358 bra 	$L__BB0_261;
	bra.uni 	$L__BB0_193;
$L__BB0_261:                            // %pass13421
                                        //   in Loop: Header=BB0_170 Depth=2
	shl.b32 	%r3416, %r3467, 20;
	or.b32  	%r3417, %r175, %r3416;
	cvt.u64.u32 	%rd384, %r3417;
	add.s64 	%rd385, %rd384, %rd9;
	shr.u64 	%rd386, %rd385, 37;
	add.s64 	%rd387, %rd385, %rd386;
	shr.s64 	%rd388, %rd387, 27;
	setp.lt.s64 	%p359, %rd385, 0;
	and.b64  	%rd389, %rd387, -134217728;
	setp.ne.s64 	%p360, %rd389, %rd385;
	and.pred  	%p361, %p359, %p360;
	selp.u64 	%rd390, 1, 0, %p361;
	sub.s64 	%rd391, %rd390, %rd388;
	shl.b64 	%rd392, %rd391, 27;
	add.s64 	%rd393, %rd392, %rd385;
	shl.b64 	%rd394, %rd393, 2;
	add.s64 	%rd395, %rd4, %rd394;
	st.global.u32 	[%rd395], %r3468;
	bra.uni 	$L__BB0_193;
$L__BB0_196:                            // %L32564
	mov.u32 	%r3419, 0;
	st.global.u32 	[%rd6], %r3419;
	ret;
$L__BB0_243:                            // %post_box_union
	mov.u64 	%rd202, exception2549;
	cvta.global.u64 	%rd203, %rd202;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd203;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6861
	mov.u32 	%r3435, 5;
	st.global.u32 	[%rd6], %r3435;
	mov.u64 	%rd426, exception2501;
	cvta.global.u64 	%rd427, %rd426;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd427;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7023
	mov.u32 	%r3434, 5;
	st.global.u32 	[%rd6], %r3434;
	mov.u64 	%rd424, exception2501;
	cvta.global.u64 	%rd425, %rd424;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd425;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7185
	mov.u32 	%r3433, 5;
	st.global.u32 	[%rd6], %r3433;
	mov.u64 	%rd422, exception2501;
	cvta.global.u64 	%rd423, %rd422;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd423;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7347
	mov.u32 	%r3432, 5;
	st.global.u32 	[%rd6], %r3432;
	mov.u64 	%rd420, exception2501;
	cvta.global.u64 	%rd421, %rd420;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd421;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7509
	mov.u32 	%r3431, 5;
	st.global.u32 	[%rd6], %r3431;
	mov.u64 	%rd418, exception2501;
	cvta.global.u64 	%rd419, %rd418;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd419;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7671
	mov.u32 	%r3430, 5;
	st.global.u32 	[%rd6], %r3430;
	mov.u64 	%rd416, exception2501;
	cvta.global.u64 	%rd417, %rd416;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd417;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7833
	mov.u32 	%r3429, 5;
	st.global.u32 	[%rd6], %r3429;
	mov.u64 	%rd414, exception2501;
	cvta.global.u64 	%rd415, %rd414;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd415;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7995
	mov.u32 	%r3428, 5;
	st.global.u32 	[%rd6], %r3428;
	mov.u64 	%rd412, exception2501;
	cvta.global.u64 	%rd413, %rd412;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd413;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8157
	mov.u32 	%r3427, 5;
	st.global.u32 	[%rd6], %r3427;
	mov.u64 	%rd410, exception2501;
	cvta.global.u64 	%rd411, %rd410;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd411;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8319
	mov.u32 	%r3426, 5;
	st.global.u32 	[%rd6], %r3426;
	mov.u64 	%rd408, exception2501;
	cvta.global.u64 	%rd409, %rd408;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd409;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8481
	mov.u32 	%r3425, 5;
	st.global.u32 	[%rd6], %r3425;
	mov.u64 	%rd406, exception2501;
	cvta.global.u64 	%rd407, %rd406;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd407;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8643
	mov.u32 	%r3424, 5;
	st.global.u32 	[%rd6], %r3424;
	mov.u64 	%rd404, exception2501;
	cvta.global.u64 	%rd405, %rd404;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd405;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8805
	mov.u32 	%r3423, 5;
	st.global.u32 	[%rd6], %r3423;
	mov.u64 	%rd402, exception2501;
	cvta.global.u64 	%rd403, %rd402;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd403;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8967
	mov.u32 	%r3422, 5;
	st.global.u32 	[%rd6], %r3422;
	mov.u64 	%rd400, exception2501;
	cvta.global.u64 	%rd401, %rd400;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd401;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9129
	mov.u32 	%r3421, 5;
	st.global.u32 	[%rd6], %r3421;
	mov.u64 	%rd398, exception2501;
	cvta.global.u64 	%rd399, %rd398;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd399;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9291
	mov.u32 	%r3420, 5;
	st.global.u32 	[%rd6], %r3420;
	mov.u64 	%rd396, exception2501;
	cvta.global.u64 	%rd397, %rd396;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd397;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L167
	mov.u32 	%r3437, 2;
	st.global.u32 	[%rd6], %r3437;
	mov.u64 	%rd430, exception2501;
	cvta.global.u64 	%rd431, %rd430;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd431;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L311
	mov.u32 	%r3436, 3;
	st.global.u32 	[%rd6], %r3436;
	mov.u64 	%rd428, exception2501;
	cvta.global.u64 	%rd429, %rd428;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd429;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd65, exception12560;
	cvta.global.u64 	%rd66, %rd65;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd66;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1160
	add.u64 	%rd64, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r3, %r1};
	st.local.v2.u32 	[%rd5+8], {%r4, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd70, __unnamed_1;
	cvta.global.u64 	%rd71, %rd70;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd71;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r514, [retval0+0];
	} // callseq 47
	mov.u32 	%r516, 4;
	st.global.u32 	[%rd6], %r516;
	mov.u64 	%rd73, exception2501;
	cvta.global.u64 	%rd74, %rd73;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd74;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd59;
	st.param.b32 	[param0+8], %r297;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
