==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/axiStreamGate.cpp' ... 
@W [HLS-40] ../hlsSources/srcs/axiStreamGate.cpp:29:20: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
                if((*programming == 0)){
                    ~~~~~~~~~~~~~^~~~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: remove extraneous parentheses around the comparison to silence this warning
                if((*programming == 0)){
                   ~             ^   ~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: use '=' to turn this equality comparison into an assignment
                if((*programming == 0)){
                                 ^~
                                 =
1 warning generated.

@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12474 ; free virtual = 58487
@I [HLS-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12475 ; free virtual = 58487
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12475 ; free virtual = 58487
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12475 ; free virtual = 58487
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12456 ; free virtual = 58469
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/axiStreamGate.cpp:29:3) in function 'axiStreamGate' is an infinite loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12454 ; free virtual = 58467
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'axiStreamGate' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'axiStreamGate' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 32.77 seconds; current allocated memory: 107.392 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.528 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'axiStreamGate' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/packetIn_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/packetIn_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/packetIn_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/programming' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/packetOut_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/packetOut_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/packetOut_V_keep_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'axiStreamGate/programSafe' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'axiStreamGate' to 'ap_ctrl_none'.
@I [RTGEN-100] Bundling port 'programming' and 'programSafe' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Finished creating RTL model for 'axiStreamGate'.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.970 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 455.207 ; gain = 141.012 ; free physical = 12455 ; free virtual = 58467
@I [SYSC-301] Generating SystemC RTL for axiStreamGate.
@I [VHDL-304] Generating VHDL RTL for axiStreamGate.
@I [VLOG-307] Generating Verilog RTL for axiStreamGate.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-10] Opening project '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/reverseEndian64'.
@I [HLS-10] Adding design file '../hlsSources/srcs/reverseEndian64.cpp' to the project
@I [HLS-10] Opening solution '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/reverseEndian64/solution1'.
