$date
	Mon Sep  2 20:26:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! sum $end
$scope module HA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module HA2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1(
0%
1$
#30
1"
0!
1&
1%
#40
0"
1!
0&
0%
0$
1#
#50
1"
0!
1&
1%
#60
0&
0(
1'
0%
1$
#70
1!
1%
#80
