Warning: /home/labeconomia/mdiianni2/verimap_projects/swipl_z3_clpq_interpreter/src/solvers/solver_clpq.pl:3:
Warning:    Found file logic_utils relative to the current working directory.
Warning:    This behaviour is deprecated but still supported by
Warning:    the Prolog flag source_search_working_directory.
ℹ️ MaxDepth impostato a: 50
✅ INCORRECT/FF FOUND: true,not((0=<x_16768)=x_16762)and x_16778=(x_16768=x_16786)and x_16796=(x_16778 or x_16762)and(not(x_16820)or x_16820 and x_16826)and(not(x_16842)or x_16842 and x_16820)and(not(x_16864)or x_16864 and x_16842)and not(x_16796)and x_16864=true and x_16786=x_16902 mod 2


Ho raggiunto la terminazione dell'albero


--- ALL SAT BRANCHES FOUND (MaxDepths = 50) ---
--- SAT MODEL ---

--- CLPQ Constraints ---
--- CLPQ Constraints ---
x_16778=(x_16768=x_16786)
x_16864=true
x_16786=x_16902 mod 2
CLPQ result: UNSAT
--- END CLPQ CHECK ---

--- FINAL MODEL (Z3) ---
Z3 Model (pretty):
model{constants:[x_16762=false,x_16768=1,x_16778=false,x_16786=0,x_16796=false,x_16820=true,x_16826=true,x_16842=true,x_16864=true,x_16902=0],functions:[]}

