Analysis & Synthesis report for pokemon
Wed Nov 29 20:22:05 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 29 20:22:05 2023       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; pokemon                                     ;
; Top-level Entity Name           ; control                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3                                           ;
; Total pins                      ; 40                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; control            ; pokemon            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+
; control.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Admin/Downloads/ECE241/final/control.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 16       ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 25       ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 6        ;
;     -- 5 input functions                    ; 11       ;
;     -- 4 input functions                    ; 1        ;
;     -- <=3 input functions                  ; 7        ;
;                                             ;          ;
; Dedicated logic registers                   ; 3        ;
;                                             ;          ;
; I/O pins                                    ; 40       ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; state[2] ;
; Maximum fan-out                             ; 16       ;
; Total fan-out                               ; 172      ;
; Average fan-out                             ; 1.59     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |control                   ; 25 (25)             ; 3 (3)                     ; 0                 ; 0          ; 40   ; 0            ; |control            ; control     ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3                           ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 27                          ;
;     normal            ; 27                          ;
;         0 data inputs ; 2                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 29 20:21:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pokemon -c pokemon
Warning (125092): Tcl Script File start_screen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE start_screen.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram/char.v
    Info (12023): Found entity 1: char File: C:/Users/Admin/Downloads/ECE241/final/RAM/char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/bulb_moves.v
    Info (12023): Found entity 1: bulb_moves File: C:/Users/Admin/Downloads/ECE241/final/RAM/bulb_moves.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/bulb.v
    Info (12023): Found entity 1: bulb File: C:/Users/Admin/Downloads/ECE241/final/RAM/bulb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/battle_background.v
    Info (12023): Found entity 1: battle_background File: C:/Users/Admin/Downloads/ECE241/final/RAM/battle_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/watergun.v
    Info (12023): Found entity 1: watergun File: C:/Users/Admin/Downloads/ECE241/final/RAM/watergun.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/tackle.v
    Info (12023): Found entity 1: tackle File: C:/Users/Admin/Downloads/ECE241/final/RAM/tackle.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/supereffective.v
    Info (12023): Found entity 1: supereffective File: C:/Users/Admin/Downloads/ECE241/final/RAM/supereffective.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/squir_moves.v
    Info (12023): Found entity 1: squir_moves File: C:/Users/Admin/Downloads/ECE241/final/RAM/squir_moves.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/squir.v
    Info (12023): Found entity 1: squir File: C:/Users/Admin/Downloads/ECE241/final/RAM/squir.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/selectpokemon.v
    Info (12023): Found entity 1: selectPokemon File: C:/Users/Admin/Downloads/ECE241/final/RAM/selectPokemon.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/razorleaf.v
    Info (12023): Found entity 1: razorleaf File: C:/Users/Admin/Downloads/ECE241/final/RAM/razorleaf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player2wins.v
    Info (12023): Found entity 1: player2wins File: C:/Users/Admin/Downloads/ECE241/final/RAM/player2wins.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player2.v
    Info (12023): Found entity 1: player2 File: C:/Users/Admin/Downloads/ECE241/final/RAM/player2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player1wins.v
    Info (12023): Found entity 1: player1wins File: C:/Users/Admin/Downloads/ECE241/final/RAM/player1wins.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player1select.v
    Info (12023): Found entity 1: player1select File: C:/Users/Admin/Downloads/ECE241/final/RAM/player1select.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_squir.v
    Info (12023): Found entity 1: player_squir File: C:/Users/Admin/Downloads/ECE241/final/RAM/player_squir.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_char.v
    Info (12023): Found entity 1: player_char File: C:/Users/Admin/Downloads/ECE241/final/RAM/player_char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_bulb.v
    Info (12023): Found entity 1: player_bulb File: C:/Users/Admin/Downloads/ECE241/final/RAM/player_bulb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/notveryeffective.v
    Info (12023): Found entity 1: notveryeffective File: C:/Users/Admin/Downloads/ECE241/final/RAM/notveryeffective.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/miss.v
    Info (12023): Found entity 1: miss File: C:/Users/Admin/Downloads/ECE241/final/RAM/miss.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/gamestart.v
    Info (12023): Found entity 1: gameStart File: C:/Users/Admin/Downloads/ECE241/final/RAM/gameStart.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/ember.v
    Info (12023): Found entity 1: ember File: C:/Users/Admin/Downloads/ECE241/final/RAM/ember.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/directhit.v
    Info (12023): Found entity 1: directhit File: C:/Users/Admin/Downloads/ECE241/final/RAM/directhit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/criticalhit.v
    Info (12023): Found entity 1: criticalhit File: C:/Users/Admin/Downloads/ECE241/final/RAM/criticalhit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/char_moves.v
    Info (12023): Found entity 1: char_moves File: C:/Users/Admin/Downloads/ECE241/final/RAM/char_moves.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file screen_counter.v
    Info (12023): Found entity 1: screen_counter File: C:/Users/Admin/Downloads/ECE241/final/screen_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rate_divider.v
    Info (12023): Found entity 1: RateDivider File: C:/Users/Admin/Downloads/ECE241/final/rate_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: hex_decoder File: C:/Users/Admin/Downloads/ECE241/final/hex_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file title_screen.v
    Info (12023): Found entity 1: fill File: C:/Users/Admin/Downloads/ECE241/final/title_screen.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topfsm.v
    Info (12023): Found entity 1: topFSM File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_control.v
    Info (12023): Found entity 1: my_control File: C:/Users/Admin/Downloads/ECE241/final/my_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pokemongame.v
    Info (12023): Found entity 1: PokemonGame File: C:/Users/Admin/Downloads/ECE241/final/PokemonGame.v Line: 1
Warning (10229): Verilog HDL Expression warning at my_top_controller.v(84): truncated literal to match 26 bits File: C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v Line: 84
Warning (10229): Verilog HDL Expression warning at my_top_controller.v(86): truncated literal to match 26 bits File: C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v Line: 86
Warning (10275): Verilog HDL Module Instantiation warning at my_top_controller.v(309): ignored dangling comma in List of Port Connections File: C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v Line: 309
Info (12021): Found 1 design units, including 1 entities, in source file my_top_controller.v
    Info (12023): Found entity 1: my_top_controller File: C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(175): created implicit net for "address" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(178): created implicit net for "clk" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(178): created implicit net for "colour_choosing_screen" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(179): created implicit net for "colour_battling_screen" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 179
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(181): created implicit net for "colour_player1" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 181
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(182): created implicit net for "colour_player2" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 182
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(184): created implicit net for "bulb_green" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 184
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(185): created implicit net for "squir_blue" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(186): created implicit net for "char_red" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(188): created implicit net for "colour_sprite_char" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 188
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(189): created implicit net for "colour_sprite_squir" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(190): created implicit net for "colour_sprite_bulb" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 190
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(192): created implicit net for "colour_notveryeffective" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 192
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(193): created implicit net for "colour_supereffective" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 193
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(194): created implicit net for "colour_directhit" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 194
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(195): created implicit net for "colour_criticalhit" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 195
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(196): created implicit net for "colour_miss" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 196
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(198): created implicit net for "colour_ember" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 198
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(199): created implicit net for "colour_watergun" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 199
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(200): created implicit net for "colour_razorleaf" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 200
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(201): created implicit net for "colour_tackle" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 201
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(203): created implicit net for "colour_squir_moves" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 203
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(204): created implicit net for "colour_char_moves" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 204
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(205): created implicit net for "colour_bulb_moves" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 205
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(207): created implicit net for "colour_player1wins" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 207
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(208): created implicit net for "colour_player2wins" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 208
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(212): created implicit net for "colour_gameStart" File: C:/Users/Admin/Downloads/ECE241/final/datapath.v Line: 212
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(16): created implicit net for "draw_player_1_pokemon" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(16): created implicit net for "draw_player_2_pokemon" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(17): created implicit net for "battle_background" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(21): created implicit net for "drawP1Special_done" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(21): created implicit net for "drawP2Special_done" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for "drawWin" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for "p1_select" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for "p2_select" File: C:/Users/Admin/Downloads/ECE241/final/topFSM.v Line: 22
Info (12127): Elaborating entity "control" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at control.v(54): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 54
Warning (10230): Verilog HDL assignment warning at control.v(58): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 58
Warning (10230): Verilog HDL assignment warning at control.v(65): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 65
Warning (10230): Verilog HDL assignment warning at control.v(69): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 69
Warning (10230): Verilog HDL assignment warning at control.v(76): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 76
Warning (10230): Verilog HDL assignment warning at control.v(80): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 80
Warning (10230): Verilog HDL assignment warning at control.v(88): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 88
Warning (10230): Verilog HDL assignment warning at control.v(93): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 93
Warning (10230): Verilog HDL assignment warning at control.v(99): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 99
Warning (10230): Verilog HDL assignment warning at control.v(103): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 103
Warning (10230): Verilog HDL assignment warning at control.v(110): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 110
Warning (10230): Verilog HDL assignment warning at control.v(114): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 114
Warning (10230): Verilog HDL assignment warning at control.v(120): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 120
Warning (10230): Verilog HDL assignment warning at control.v(123): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 123
Warning (10230): Verilog HDL assignment warning at control.v(129): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 129
Warning (10230): Verilog HDL assignment warning at control.v(132): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 132
Warning (10230): Verilog HDL assignment warning at control.v(135): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 135
Warning (10199): Verilog HDL Case Statement warning at control.v(139): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 139
Warning (10199): Verilog HDL Case Statement warning at control.v(148): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 148
Warning (10199): Verilog HDL Case Statement warning at control.v(157): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 157
Warning (10199): Verilog HDL Case Statement warning at control.v(166): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 166
Warning (10199): Verilog HDL Case Statement warning at control.v(175): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 175
Warning (10199): Verilog HDL Case Statement warning at control.v(184): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 184
Warning (10199): Verilog HDL Case Statement warning at control.v(196): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 196
Warning (10199): Verilog HDL Case Statement warning at control.v(205): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 205
Warning (10199): Verilog HDL Case Statement warning at control.v(214): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 214
Warning (10199): Verilog HDL Case Statement warning at control.v(223): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 223
Warning (10199): Verilog HDL Case Statement warning at control.v(232): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 232
Warning (10199): Verilog HDL Case Statement warning at control.v(241): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 241
Warning (10230): Verilog HDL assignment warning at control.v(251): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 251
Warning (10230): Verilog HDL assignment warning at control.v(258): truncated value with size 21 to match size of target (3) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 258
Warning (10199): Verilog HDL Case Statement warning at control.v(332): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 332
Warning (10199): Verilog HDL Case Statement warning at control.v(336): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 336
Warning (10199): Verilog HDL Case Statement warning at control.v(340): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 340
Warning (10199): Verilog HDL Case Statement warning at control.v(344): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 344
Warning (10199): Verilog HDL Case Statement warning at control.v(348): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 348
Warning (10199): Verilog HDL Case Statement warning at control.v(352): case item expression never matches the case expression File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 352
Warning (10270): Verilog HDL Case Statement warning at control.v(287): incomplete case statement has no default case item File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 287
Warning (10240): Verilog HDL Always Construct warning at control.v(266): inferring latch(es) for variable "p2_select", which holds its previous value in one or more paths through the always construct File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 266
Warning (10240): Verilog HDL Always Construct warning at control.v(266): inferring latch(es) for variable "p1_select", which holds its previous value in one or more paths through the always construct File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 266
Info (10041): Inferred latch for "p1_select" at control.v(266) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 266
Info (10041): Inferred latch for "p2_select" at control.v(266) File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 266
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "drawP2MoveSel" is stuck at GND File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 15
    Warning (13410): Pin "drawP1Tackle" is stuck at GND File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 15
    Warning (13410): Pin "drawP2Tackle" is stuck at GND File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 15
    Warning (13410): Pin "drawP1Special" is stuck at GND File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 15
    Warning (13410): Pin "drawP2Special" is stuck at GND File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 15
    Warning (13410): Pin "drawWin" is stuck at GND File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 15
    Warning (13410): Pin "p1_select" is stuck at VCC File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 17
    Warning (13410): Pin "p2_select" is stuck at VCC File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 3 assignments for entity "start_screen" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mem_if_ddr3_emif -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored
Info (144001): Generated suppressed messages file C:/Users/Admin/Downloads/ECE241/final/output_files/pokemon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "p1Dead" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "p2Dead" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "drawWin_done" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "drawP1Tackle_done" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "drawP2Tackle_done" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "drawP2MoveSel_done" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "drawP1Special_done" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
    Warning (15610): No output dependent on input pin "drawP2Special_done" File: C:/Users/Admin/Downloads/ECE241/final/control.v Line: 8
Info (21057): Implemented 65 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 25 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Wed Nov 29 20:22:05 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Admin/Downloads/ECE241/final/output_files/pokemon.map.smsg.


