{
  "design": {
    "design_info": {
      "boundary_crc": "0xE7E55238E7E55238",
      "device": "xc7a100tcsg324-2",
      "name": "Lab_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": ""
    },
    "ports": {
      "a": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "b": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "Lab_1_c_addsub_0_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "32"
          },
          "Add_Mode": {
            "value": "Add_Subtract"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "CE": {
            "value": "false"
          },
          "C_Out": {
            "value": "true"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      }
    }
  }
}