INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleon/Documents/universita/RL/Progetto_RL/project/project.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_reg
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-311] analyzing module glbl
