--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Shift_Registers.twx Shift_Registers.ncd -o
Shift_Registers.twr Shift_Registers.pcf -ucf Shift_Registers.ucf

Design file:              Shift_Registers.ncd
Physical constraint file: Shift_Registers.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Rst         |    5.168(R)|      SLOW  |   -1.113(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
Sin         |    4.058(R)|      SLOW  |   -2.529(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk100MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LEDs<0>     |         7.723(R)|      SLOW  |         4.104(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<1>     |         7.967(R)|      SLOW  |         4.267(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<2>     |         7.706(R)|      SLOW  |         4.115(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<3>     |         7.694(R)|      SLOW  |         4.093(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<4>     |         7.020(R)|      SLOW  |         3.603(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<5>     |         6.976(R)|      SLOW  |         3.592(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<6>     |         6.632(R)|      SLOW  |         3.403(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
LEDs<7>     |         6.626(R)|      SLOW  |         3.397(R)|      FAST  |Clk100MHz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    3.337|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 16 18:42:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



