#include "include/mcm/pass/pass_registry.hpp"
#include "include/mcm/computation/model/control_model.hpp"
#include "include/mcm/computation/model/data_model.hpp"
#include "include/mcm/target/target_descriptor.hpp"

#include <cassert>

using std::to_string;

static void layoutDMAFcn(const mv::pass::PassEntry& pass, mv::ComputationModel& model, mv::TargetDescriptor&, mv::Element& passDesc, mv::Element&);

namespace mv
{

    namespace pass
    {

        MV_REGISTER_PASS(LayoutDMA)
        .setFunc(layoutDMAFcn)
        .setDescription(
            "This pass optimizes DMA targets and port assignments"
        );

    }
}

namespace {

struct OpInfo {
    OpInfo(mv::Op* op_, bool isDMA_, std::uint64_t latencyNS_) : op{op_}, latencyNS{latencyNS_}, csramNS{latencyNS_}, isDMA{isDMA_} {}
    OpInfo(mv::Op* op_, bool isDMA_, std::uint64_t latencyNS_, std::uint64_t csramNS_, std::uint64_t size_) : op{op_}, latencyNS{latencyNS_}, csramNS{csramNS_}, size{size_}, isDMA{isDMA_} {}

    std::uint64_t completeNS() const { return startNS + latencyNS; }
    std::uint64_t completeNSUsingCSRAM() const { return startNS + csramNS; }

    mv::Op* op;
    std::uint64_t latencyNS;
    std::uint64_t csramNS;
    std::uint64_t size = 0;
    std::uint64_t startNS = 0;
    bool isDMA;
    std::size_t portIdx = 0;
    mv::BarrierDependencies deps;
};

struct BarrierInfo
{
    std::uint64_t startNS;
    std::uint64_t earliestNS;
    std::vector<OpInfo*> waitOpInfos;
    std::vector<OpInfo*> updateOpInfos;
    std::vector<std::uint64_t> portSlackNS;
};

struct PortInfo
{
    std::uint64_t busyUntil;
};

OpInfo analyzeOp(const mv::LogSender& logger, mv::Op& op)
{
    logger.log(mv::Logger::MessageType::Debug,
               "Modeling task:\n" + op.toString() + "\n");

    if (op.getOpType() == "DPUTask")
    {
        // TODO: Better models for DPU tasks.
        //
        // For now, we assume that DPU tasks execute in time proportional
        // to their total IO.
        //
        // What we want is something like:
        // cycles = product of (output_dimension / mpe_mode) * kernel width * kernel height,
        // if conv: cycles *= (input dim 2 / channel conv mac config)
        // total = cycles * sparsity / efficiency / frequency

        std::uint64_t ioSize = 0;
        for (auto& tensor : op.getInputTensor())
        {
            ioSize += tensor->size();
        }
        for (auto& tensor : op.getOutputTensor())
        {
            ioSize += tensor->size();
        }
        ioSize /= 100;  // Just a guess -- 10x DDR speed
        return OpInfo{&op, false, ioSize};
    }

    if (op.getOpType() == "DMATask")
    {
        // We assume that DMA tasks execute in time proportional to
        // the smaller of the input tensor size and output tensor size
        // (which might not be equal, due to slicing), with a
        // multiplier dependent on the DMA direction.
        std::uint64_t inSize = 0;
        for (auto& tensor : op.getInputTensor())
        {
            logger.log(mv::Logger::MessageType::Debug,
                       "Input Tensor:\n" + tensor->toString()
                       + "\n  size=" + to_string(tensor->computeTotalSize())
                       + "\n  shape=" + tensor->getShape().toString()
                       + "\n");
            inSize += tensor->computeTotalSize();
        }

        std::uint64_t outSize = 0;
        for (auto& tensor : op.getOutputTensor())
        {
            logger.log(mv::Logger::MessageType::Debug,
                       "Output Tensor:\n" + tensor->toString()
                       + "\n  size=" + to_string(tensor->computeTotalSize())
                       + "\n  shape=" + tensor->getShape().toString()
                       + "\n");
            outSize += tensor->computeTotalSize();
        }

        std::uint64_t ioSize = std::min(inSize, outSize);

        // Convert to nanos by dividing by the gbps rate of the transfer.
        const unsigned ddrBw = 20;
        const unsigned cmxBw = 32;

        switch (op.get<mv::DmaDirection>("direction"))
        {
            case mv::DmaDirectionEnum::DDR2NNCMX:
                return OpInfo{&op, true, ioSize / ddrBw, ioSize / cmxBw, ioSize};
            case mv::DmaDirectionEnum::NNCMX2DDR:
                ioSize /= 20;
                return OpInfo{&op, true, ioSize / ddrBw};
            case mv::DmaDirectionEnum::CSRAM2NNCMX:
                return OpInfo{&op, true, ioSize / cmxBw};
            default:
                return OpInfo{&op, true, 0};  // Don't account for this DMA
        }
    }

    return OpInfo{&op, false, 0};  // TODO: What other tasks should we handle here?
}

// Simulates running the model, returning the resulting overall latency.
//
// As a side effect, this function recomputes:
// ) The DMA port assignments for each operation
// ) The time at which each barrier is expected to become ready
// ) The time when each operation is expected to start
std::uint64_t simRunModel(const mv::LogSender& logger,
                          std::vector<OpInfo>* opInfos,
                          std::vector<BarrierInfo>* barrierInfos,
                          std::vector<PortInfo>* portInfos)
{
    assert(opInfos != nullptr);
    assert(barrierInfos != nullptr);
    assert(portInfos != nullptr);

    for (auto& portInfo : *portInfos)
    {
        portInfo = PortInfo{0};
    }

    for (auto& barrierInfo : *barrierInfos)
    {
        barrierInfo.startNS = 0;
        barrierInfo.earliestNS = 0;
    }

    const auto portLimit = portInfos->size();

    // Compute per-barrier latencies, including port effects.
    std::uint64_t overallLatency = 0;
    for (auto& opInfo : *opInfos)
    {
        std::string logMsg = "Scanning Op=" + opInfo.op->getName()
          + " ty=" + opInfo.op->getOpType()
          + " size=" + to_string(opInfo.size)
          + " wait=";
        for (auto wait : opInfo.deps.getWait())
        {
            logMsg += to_string(wait) + " ";
        }
        logMsg += " update=";
        for (auto update : opInfo.deps.getUpdate())
        {
            logMsg += to_string(update) + " ";
        }
        logger.log(mv::Logger::MessageType::Debug, logMsg);
        logger.log(mv::Logger::MessageType::Debug, "Latency prediction=" + to_string(opInfo.latencyNS));

        opInfo.startNS = 0;
        for (auto depWait : opInfo.deps.getWait())
        {
            opInfo.startNS = std::max(opInfo.startNS, (*barrierInfos)[depWait].startNS);
        }
        if (opInfo.isDMA)
        {
            // Assign the DMA to a port, since our model needs to account
            // for limited port availability.
            std::size_t portIdx = 0;
            for (std::size_t portIdxT = 1; portIdxT < portLimit; ++portIdxT)
            {
                if ((*portInfos)[portIdxT].busyUntil < (*portInfos)[portIdx].busyUntil)
                {
                    portIdx = portIdxT;
                }
            }
            opInfo.portIdx = portIdx;
            opInfo.startNS = std::max(opInfo.startNS, (*portInfos)[portIdx].busyUntil);
            (*portInfos)[portIdx].busyUntil = opInfo.completeNS();
            logger.log(mv::Logger::MessageType::Debug, "Assigned port=" + to_string(portIdx));
        }
        logger.log(mv::Logger::MessageType::Debug, "Op startNS=" + to_string(opInfo.startNS));
        logger.log(mv::Logger::MessageType::Debug, "Op completeNS=" + to_string(opInfo.completeNS()));

        for (auto depUpdate : opInfo.deps.getUpdate())
        {
            (*barrierInfos)[depUpdate].startNS = std::max((*barrierInfos)[depUpdate].startNS, opInfo.completeNS());
        }
        overallLatency = std::max(opInfo.completeNS(), overallLatency);
    }

    return overallLatency;
}

// Recomputes the slack available for each port for each barrier.
// This is the amount of time between when the port becomes ready and
// the start time of the earliest op that depends on the barrier
// becoming ready.
//
// TODO: This should also take into account the next operation that
// uses the port, since moving the current tensor to CSRAM might
// make that port available earlier.
void computePortSlack(const mv::LogSender& logger,
                      std::vector<BarrierInfo>* barrierInfos,
                      std::size_t portLimit)
{
    logger.log(mv::Logger::MessageType::Debug, "Computing slack");
  
    // Compute per-barrier/per-port slack latencies.
    for (size_t barrierIdx = 0; barrierIdx < barrierInfos->size(); ++barrierIdx)
    {
        auto& barrierInfo = (*barrierInfos)[barrierIdx];
        logger.log(mv::Logger::MessageType::Debug,
                   "Considering barrier=" + to_string(barrierIdx)
                   + "; startNS=" + to_string(barrierInfo.startNS));
        if (!barrierInfo.waitOpInfos.size())
        {
            barrierInfo.earliestNS = barrierInfo.startNS;
        }
        else
        {
            auto waitIt = barrierInfo.waitOpInfos.begin();
            barrierInfo.earliestNS = (*waitIt)->startNS;
            ++waitIt;
            while (waitIt != barrierInfo.waitOpInfos.end())
            {
                barrierInfo.earliestNS = std::min(barrierInfo.earliestNS, (*waitIt)->startNS);
                ++waitIt;
            }
        }
        logger.log(mv::Logger::MessageType::Debug,
                   "Considering barrier=" + to_string(barrierIdx)
                   + "; earliestNS=" + to_string(barrierInfo.earliestNS));

        for (std::size_t portIdx = 0; portIdx < portLimit; ++portIdx)
        {
            logger.log(mv::Logger::MessageType::Debug, "Considering portIdx=" + to_string(portIdx));
            std::uint64_t portCompleteNS = 0;
            for (auto opInfo : barrierInfo.updateOpInfos)
            {
                if (opInfo->isDMA && opInfo->portIdx == portIdx)
                {
                    portCompleteNS = std::max(portCompleteNS, opInfo->completeNS());
                    logger.log(mv::Logger::MessageType::Debug, "Updated port completion to " + to_string(portCompleteNS));
                }
            }

            logger.log(mv::Logger::MessageType::Debug,
                       "Port[" + to_string(portIdx) + "].slack="
                       + to_string(barrierInfo.earliestNS - portCompleteNS));

            barrierInfo.portSlackNS[portIdx] = barrierInfo.earliestNS - portCompleteNS;
        }
    }
}

struct TensorInfo
{
    TensorInfo(mv::Tensor* tensor_, std::uint64_t size_) : tensor{tensor_}, size{size_} {}

    mv::Tensor* tensor;
    std::uint64_t size;
    std::list<OpInfo*> readers = {};
    bool updatedGraphfileIndex = false;
};

struct Benefit
{
    TensorInfo* tensorInfo;
    std::uint64_t benefitNS;
    std::uint64_t slackNS;
};

// Returns true iff rhs is a "higher benefit" than lhs.
bool operator<(const Benefit& lhs, const Benefit& rhs)
{
    return (!lhs.tensorInfo
            || (rhs.benefitNS > lhs.benefitNS)
            || (lhs.benefitNS == 0 && rhs.slackNS < lhs.slackNS));
}

// Computes the overall benefit of moving a tensor to CSRAM.
Benefit computeBenefit(const mv::LogSender& logger,
                       TensorInfo* tensorInfo,
                       std::vector<BarrierInfo>* barrierInfos,
                       std::vector<PortInfo>* portInfos,
                       std::uint64_t overallLatency)
{
    auto benefit = Benefit{tensorInfo, 0, overallLatency};

    logger.log(mv::Logger::MessageType::Debug,
               "Computing benefit; initial slack=" + to_string(benefit.slackNS));

    assert(tensorInfo != nullptr);
    assert(barrierInfos != nullptr);
    assert(portInfos != nullptr);
    for (auto* opInfo : tensorInfo->readers)
    {
        for (auto& portInfo : *portInfos)
        {
            portInfo = PortInfo{0};
        }

        logger.log(mv::Logger::MessageType::Debug,
                   "Looking at reader Op=" + opInfo->op->getName()
                   + " ty=" + opInfo->op->getOpType()
                   + ": latency=" + to_string(opInfo->latencyNS)
                   + " csramNS=" + to_string(opInfo->csramNS)
                   + " size=" + to_string(opInfo->size)
                   + " port=" + to_string(opInfo->portIdx));

        for (auto depUpdate : opInfo->deps.getUpdate())
        {
            std::uint64_t newStartNS = 0;
            auto& barrierInfo = (*barrierInfos)[depUpdate];
            for (auto opInfoT : barrierInfo.updateOpInfos)
            {
                std::uint64_t completeNS = (opInfoT == opInfo
                                            ? opInfoT->completeNSUsingCSRAM()
                                            : opInfoT->completeNS());
                if (opInfoT->isDMA)
                {
                    (*portInfos)[opInfoT->portIdx].busyUntil = std::max((*portInfos)[opInfoT->portIdx].busyUntil, completeNS);
                    logger.log(mv::Logger::MessageType::Debug,
                               "Port " + to_string(opInfoT->portIdx) + " barrier slack=" + to_string(barrierInfo.portSlackNS[opInfoT->portIdx]));
                    benefit.slackNS = std::min(barrierInfo.portSlackNS[opInfoT->portIdx], benefit.slackNS);
                }
                else
                {
                    newStartNS = std::max(newStartNS, completeNS);
                }
            }

            if (barrierInfo.earliestNS != barrierInfo.startNS)
            {
                // Moving this barrier earlier isn't going to help any
                // downstream operations; we only want to consider the
                // slack for this operation.
                continue;
            }

            // TODO: This is the point where it might be useful to
            // consider additional optimization possibilities -- e.g. if
            // two DMAs are holding up the barrier, moving either to CSRAM
            // will not help, but moving both might help substantially.
            //
            // One way to do this might be to consider whether the current
            // operation's port dominates the barrier time; if it does,
            // but the benefit of moving the current DMA to come from
            // CSRAM isn't fully realized due to another port, we might
            // consider scanning the other ports for combinations of
            // tensors to move.
            for (auto& portInfo : *portInfos)
            {
                newStartNS = std::max(newStartNS, portInfo.busyUntil);
            }

            assert(newStartNS <= barrierInfo.startNS);
            newStartNS = std::min(newStartNS, barrierInfo.startNS);  // Just being careful

            benefit.benefitNS += barrierInfo.startNS - newStartNS;
        }
    }

    return benefit;
}

// Sets the tensor (and sub-tensors) to the indicated graph file
// index, and returns the next graph file index to use for
// assignments.
unsigned setTensorIndex(const mv::LogSender& /*logger*/, unsigned /*numClusters*/, TensorInfo* ti, unsigned idx)
{
    ti->tensor->set<unsigned>("graphFileIndex", idx++);
    ti->updatedGraphfileIndex = true;
    return idx;
}

}  // namespace

void layoutDMAFcn(const mv::pass::PassEntry& pass, mv::ComputationModel& model, mv::TargetDescriptor&, mv::Element& passDesc, mv::Element&)
{
    MV_PROFILED_FUNCTION(MV_PROFILE_PASS)

    auto globalConfig = model.getGlobalConfigParams();

    int csramLimit = 0;
    if (passDesc.hasAttr("csramLimit"))
    {
        csramLimit = passDesc.get<int>("csramLimit");
    }
    else if (globalConfig->hasAttr("csramLimit"))
    {
        csramLimit = globalConfig->get<int>("csramLimit");
    }
    else
    {
        pass.log(mv::Logger::MessageType::Debug, "No CSRAM available (missing CSRAM attribute)");
        return;
    }

    if (csramLimit <= 0)
    {
        pass.log(mv::Logger::MessageType::Debug, "No CSRAM available: CSRAM limit=" + to_string(csramLimit));
        return;
    }

    pass.log(mv::Logger::MessageType::Debug, "CSRAM limit=" + to_string(csramLimit));

    int portLimit = 1;
    if (passDesc.hasAttr("dmaControllers"))
    {
        portLimit = passDesc.get<int>("dmaControllers");
    }
    else if (globalConfig->hasAttr("dmaControllers"))
    {
        portLimit = globalConfig->get<int>("dmaControllers");
    }

    pass.log(mv::Logger::MessageType::Debug, "DMA Port limit=" + to_string(portLimit));

    mv::DataModel dataModel(model);
    unsigned numClusters = dataModel.getGlobalConfigParams()->get<int>("Number_of_Clusters");

    mv::ControlModel controlModel(model);

    auto ops = controlModel.schedulingSort();

    // The goal of this pass is to determine a set of weight tensors
    // to be placed into CSRAM (instead of DDR), with prioritization,
    // to reduce the overall computation latency.
    //
    // So: We have a task list in scheduler order.  Conceptually, these
    // tasks are going to be evaluated by some number of logical
    // hardware components, and we can map each task to its hardware
    // component (in fact, we don't even need to know about the hardware
    // components in advance, other than the DMA controllers).  Task
    // serialization by sequential hardware components and barriers
    // creates dependencies between tasks.
    //
    // To reduce the overall latency, we repeatedly replace weights in
    // DDR with weights in CSRAM, adjusting the corresonding weight
    // tensor placement and DMA tasks appropriately.
    //
    // To select a weight tensor to place into CSRAM: we consider each
    // weight tensor DMA operation in turn.  For each such operation, we
    // determine a Cost for moving the weight tensor to CSRAM (the size
    // of the data to DMA), and a Benefit (the reduction in overall
    // latency).  We then select the weight tensor DDR DMA task with the
    // highest benefit and a cost that fits within our remaining CSRAM
    // budget, and reassign the corresponding weight tensor from DDR to
    // CSRAM, keeping track of the order in which we move the tensors
    // (for runtime prioritization in low-resource scenarios).
    //
    // When computing the Benefit, there may be cases where there's no
    // latency benefit to be gained by moving a weight tensor to CSRAM
    // (e.g. there's overlapping compute or other DMAs on the critical
    // path), but there's still available CSRAM space for a weight
    // tensor.  In this case, we want to move additional weight
    // tensors to CSRAM, selecting tensors whose DMAs are close to
    // being on the critical path -- i.e. cases where we're low on
    // slack latency, running close to the limit.  So separately from
    // the latency benefit, we track the "slack" for each potential
    // update, and if there's no plan that offers a concrete benefit,
    // we select the plan with the least slack, resolving ties in
    // favor of the smaller weight tensor (the better to spread slack
    // latency around the overall computation).
    //
    // Note that we do not rebuild our per-barrier start times after
    // each DMA source reassignment.  The reason is that while moving
    // a weight tensor to CSRAM can affect the benefit of moving other
    // tensors, it typically won't, and incorporating that benefit
    // requires O(n^2) time, which turns out to be problematic for the
    // networks we care about, even with some work done to reduce the
    // relevant constant factors.
    //
    // There're two minor limitations to this algorithm:
    //
    //   1) Since there may be multiple DMA controllers operating in
    //      parallel, there will be cases where moving one of two
    //      weight tensors to CSRAM provides almost no benefit, but
    //      where moving both tensors provides a substantial benefit
    //      (although note that this benefit will always be at double
    //      the CSRAM cost compared to cases where moving a single
    //      tensor provides a speedup).
    //
    //      To solve this, a future version of this code might model
    //      weight tensor groups, trying to identify sets of tensors
    //      that, when moved to CSRAM together, provide a performance
    //      benefit commensurate with their cost.
    //
    //   2) There's another minor limitation: because we're
    //      considering operations in turn, and because we're
    //      unconcerned with loops, we will underestimate the impact
    //      of a weight tensor that's used multiple times.  In
    //      practice, that's not a concern for current networks we're
    //      optimizing for, but we may want to handle that case
    //      correctly in the future.

    unsigned opLimit = 0;
    unsigned barrierMax = 0;
    for (auto op : ops)
    {
        ++opLimit;
        auto deps = op->get<mv::BarrierDependencies>("BarrierDeps");
        for (auto depWait : deps.getWait())
        {
            barrierMax = std::max(barrierMax, depWait);
        }
        for (auto depUpdate : deps.getUpdate())
        {
            barrierMax = std::max(barrierMax, depUpdate);
        }
    }

    if (!barrierMax)
    {
        // Nothing to do.
        return;
    }

    std::vector<OpInfo> opInfos;
    opInfos.reserve(opLimit);

    // Gather operation infos, including latencies.
    for (auto op : ops)
    {
        auto opInfo = opInfos.emplace(opInfos.end(), analyzeOp(pass, *op));
        opInfo->deps = op->get<mv::BarrierDependencies>("BarrierDeps");
        std::string logMsg = "Found Op=" + op->getName()
          + " ty=" + op->getOpType()
          + ": wait=";
        for (auto wait : opInfo->deps.getWait())
        {
            logMsg += to_string(wait) + " ";
        }
        logMsg += " update=";
        for (auto update : opInfo->deps.getUpdate())
        {
            logMsg += to_string(update) + " ";
        }
        logMsg += " size=" + to_string(opInfo->size) + op->toString();
        pass.log(mv::Logger::MessageType::Debug, logMsg);
    }

    std::vector<BarrierInfo> barrierInfos(barrierMax+1, BarrierInfo{0, 0, {}, {}, std::vector<std::uint64_t>(portLimit, 0)});
    for (auto& opInfo : opInfos)
    {
        for (auto depWait : opInfo.deps.getWait())
        {
            barrierInfos[depWait].waitOpInfos.emplace_back(&opInfo);
        }
        for (auto depUpdate : opInfo.deps.getUpdate())
        {
            barrierInfos[depUpdate].updateOpInfos.emplace_back(&opInfo);
        }
    }

    std::vector<PortInfo> portInfos(portLimit);

    std::list<TensorInfo> tensorInfos;
    std::unordered_map<mv::Tensor*, TensorInfo*> tensorInfoMap;

    auto addToTensorInfoMap = [&](mv::Tensor* t){
        auto it = tensorInfos.emplace(tensorInfos.end(), TensorInfo{t, t->computeTotalSize()});
        tensorInfoMap[&*t] = &*it;
    };

    for (auto& opInfo : opInfos)
    {
        // For tensor selection, determine the exact set of tensors that will be
        // stored in the graphfile according to the logic in buildGraphFile.
        std::string opType = opInfo.op->getOpType();
        if (opType == "Constant" || opType == "ConstantInt" || opType == "ConstantDataElement")
        {
            auto tIt = opInfo.op->getOutputTensor(0);

            if (tIt->isSparse())
            {
                auto sparsityMapIterator = dataModel.getTensor(tIt->getSparsityMap()->getName());
                addToTensorInfoMap(&(*sparsityMapIterator));
                if (tIt->get<std::string>("splitStrategy") == "SplitOverK")
                {
                    for (size_t i = 0; i < numClusters; ++i)
                    {
                        addToTensorInfoMap(&(tIt->getSubTensor(i)));
                    }
                }
                else
                {
                    addToTensorInfoMap(&(*tIt));
                }
            }
            else if (tIt->isAllocatedPerCluster())
            {
                for(size_t i = 0; i < numClusters; ++i)
                {
                    addToTensorInfoMap(&(tIt->getSubTensor(i)));
                }
            }
            else
            {
                addToTensorInfoMap(&(*tIt));
            }
        }
    }

    for (auto& opInfo : opInfos)
    {
        for (auto& tensor : opInfo.op->getInputTensor())
        {
            auto it = tensorInfoMap.find(&*tensor);
            if (it != tensorInfoMap.end())
            {
                it->second->readers.emplace_back(&opInfo);
            }
        }
    }

    std::uint64_t overallLatency = simRunModel(pass, &opInfos, &barrierInfos, &portInfos);
    computePortSlack(pass, &barrierInfos, portLimit);

    pass.log(mv::Logger::MessageType::Debug, "OverallLatency=" + to_string(overallLatency));

    // Compute the benefit for each candidate tensor movement.
    std::list<Benefit> benefits;
    for (auto& tensorInfo : tensorInfos)
    {
        auto benefit = computeBenefit(pass, &tensorInfo, &barrierInfos, &portInfos, overallLatency);

        pass.log(mv::Logger::MessageType::Debug,
                 "Benefit=" + to_string(benefit.benefitNS) + " slack=" + to_string(benefit.slackNS));
        benefits.emplace_back(std::move(benefit));
    }

    // Sort s.t. the highest benefit is "smaller" ->
    // at the front of the benefits list.
    benefits.sort();
    benefits.reverse();

    std::uint64_t csramAvailable = static_cast<std::uint64_t>(csramLimit);
    int currentGraphfileIndex = 0;

    // Process benefits in two passes: one pass to pull out as many
    // tensors as will fit into the amount of CSRAM memory we think we
    // have available, and a second pass to handle the remainder.
    for (auto bit = benefits.begin(); bit != benefits.end();)
    {
        auto& benefit = *bit;
        if (benefit.tensorInfo->size <= csramAvailable)
        {
            csramAvailable -= benefit.tensorInfo->size;
            currentGraphfileIndex = setTensorIndex(pass, numClusters, benefit.tensorInfo, currentGraphfileIndex);
            for (auto updateOpInfo : benefit.tensorInfo->readers)
            {
                updateOpInfo->latencyNS = updateOpInfo->csramNS;
            }
            bit = benefits.erase(bit);
        }
        else
        {
            ++bit;
        }
    }

    // Second pass, applying the remaining benefits (=> whatever
    // didn't fit into CSRAM) in order, in case there actually is
    // CSRAM available at runtime.
    for (auto& benefit : benefits)
    {
        currentGraphfileIndex = setTensorIndex(pass, numClusters, benefit.tensorInfo, currentGraphfileIndex);
    }

    // Recompute port assignments based on updated tensor placements.
    simRunModel(pass, &opInfos, &barrierInfos, &portInfos);

    // At this point, we have pretty good port assignments for all
    // operations in the opInfos vector, so update the actual operations.
    for (auto& opInfo : opInfos)
    {
        if (opInfo.isDMA)
        {
            opInfo.op->set<std::uint8_t>("port", opInfo.portIdx);
        }
    }

    // Rewrite remaining graphFileIndex values.
    for (auto& ti : tensorInfos)
    {
        if (!ti.updatedGraphfileIndex)
        {
            currentGraphfileIndex = setTensorIndex(pass, numClusters, &ti, currentGraphfileIndex);
        }
    }
}
