{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1532458042643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532458042644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 15:47:22 2018 " "Processing started: Tue Jul 24 15:47:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532458042644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458042644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458042644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1532458043008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1532458043008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Proc.v 5 5 " "Found 5 design units, including 5 entities, in source file Proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proc " "Found entity 1: Proc" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532458063112 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reg " "Found entity 2: Reg" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532458063112 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532458063112 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532458063112 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder3x8 " "Found entity 5: Decoder3x8" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532458063112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proc " "Elaborating entity \"Proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1532458063515 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tstep_Q Proc.v(78) " "Verilog HDL Always Construct warning at Proc.v(78): inferring latch(es) for variable \"Tstep_Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063519 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Resetn Proc.v(110) " "Verilog HDL Always Construct warning at Proc.v(110): variable \"Resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run Proc.v(135) " "Verilog HDL Always Construct warning at Proc.v(135): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(152) " "Verilog HDL Always Construct warning at Proc.v(152): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enableRegX Proc.v(153) " "Verilog HDL Always Construct warning at Proc.v(153): variable \"enableRegX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enableRegX Proc.v(160) " "Verilog HDL Always Construct warning at Proc.v(160): variable \"enableRegX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(172) " "Verilog HDL Always Construct warning at Proc.v(172): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(182) " "Verilog HDL Always Construct warning at Proc.v(182): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(184) " "Verilog HDL Always Construct warning at Proc.v(184): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enableRegX Proc.v(195) " "Verilog HDL Always Construct warning at Proc.v(195): variable \"enableRegX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1532458063520 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableIR Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"enableIR\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableA Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"enableA\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableG Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"enableG\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlMux Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"ctrlMux\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableDec Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"enableDec\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableR Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"enableR\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcodeALU Proc.v(108) " "Verilog HDL Always Construct warning at Proc.v(108): inferring latch(es) for variable \"opcodeALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063521 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeALU\[0\] Proc.v(128) " "Inferred latch for \"opcodeALU\[0\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeALU\[1\] Proc.v(128) " "Inferred latch for \"opcodeALU\[1\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeALU\[2\] Proc.v(128) " "Inferred latch for \"opcodeALU\[2\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[0\] Proc.v(128) " "Inferred latch for \"enableR\[0\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[1\] Proc.v(128) " "Inferred latch for \"enableR\[1\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[2\] Proc.v(128) " "Inferred latch for \"enableR\[2\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[3\] Proc.v(128) " "Inferred latch for \"enableR\[3\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[4\] Proc.v(128) " "Inferred latch for \"enableR\[4\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063523 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[5\] Proc.v(128) " "Inferred latch for \"enableR\[5\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[6\] Proc.v(128) " "Inferred latch for \"enableR\[6\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[7\] Proc.v(128) " "Inferred latch for \"enableR\[7\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done Proc.v(128) " "Inferred latch for \"Done\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableDec Proc.v(128) " "Inferred latch for \"enableDec\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[0\] Proc.v(128) " "Inferred latch for \"ctrlMux\[0\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[1\] Proc.v(128) " "Inferred latch for \"ctrlMux\[1\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[2\] Proc.v(128) " "Inferred latch for \"ctrlMux\[2\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[3\] Proc.v(128) " "Inferred latch for \"ctrlMux\[3\]\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableG Proc.v(128) " "Inferred latch for \"enableG\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableA Proc.v(128) " "Inferred latch for \"enableA\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableIR Proc.v(128) " "Inferred latch for \"enableIR\" at Proc.v(128)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063524 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T3 Proc.v(78) " "Inferred latch for \"Tstep_Q.T3\" at Proc.v(78)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063525 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T2 Proc.v(78) " "Inferred latch for \"Tstep_Q.T2\" at Proc.v(78)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063525 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T1_3 Proc.v(78) " "Inferred latch for \"Tstep_Q.T1_3\" at Proc.v(78)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063525 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T1_2 Proc.v(78) " "Inferred latch for \"Tstep_Q.T1_2\" at Proc.v(78)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063525 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T1_1 Proc.v(78) " "Inferred latch for \"Tstep_Q.T1_1\" at Proc.v(78)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063525 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tstep_Q.T0 Proc.v(78) " "Inferred latch for \"Tstep_Q.T0\" at Proc.v(78)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063525 "|Proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:IR " "Elaborating entity \"Reg\" for hierarchy \"Reg:IR\"" {  } { { "Proc.v" "IR" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532458063540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:multiplexer\"" {  } { { "Proc.v" "multiplexer" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532458063547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Proc.v" "alu" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532458063555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 Decoder3x8:addressRX " "Elaborating entity \"Decoder3x8\" for hierarchy \"Decoder3x8:addressRX\"" {  } { { "Proc.v" "addressRX" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532458063560 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out Proc.v(278) " "Verilog HDL Always Construct warning at Proc.v(278): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532458063561 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] Proc.v(278) " "Inferred latch for \"Out\[0\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063561 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] Proc.v(278) " "Inferred latch for \"Out\[1\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063561 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] Proc.v(278) " "Inferred latch for \"Out\[2\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063561 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] Proc.v(278) " "Inferred latch for \"Out\[3\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063561 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] Proc.v(278) " "Inferred latch for \"Out\[4\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063562 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] Proc.v(278) " "Inferred latch for \"Out\[5\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063562 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] Proc.v(278) " "Inferred latch for \"Out\[6\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063562 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] Proc.v(278) " "Inferred latch for \"Out\[7\]\" at Proc.v(278)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458063562 "|Proc|Decoder3x8:addressRX"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Tstep_Q.T3_328 " "LATCH primitive \"Tstep_Q.T3_328\" is permanently enabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Tstep_Q.T2_343 " "LATCH primitive \"Tstep_Q.T2_343\" is permanently enabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Tstep_Q.T0_394 " "LATCH primitive \"Tstep_Q.T0_394\" is permanently enabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 78 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "opcodeALU\[2\] " "LATCH primitive \"opcodeALU\[2\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "opcodeALU\[1\] " "LATCH primitive \"opcodeALU\[1\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "opcodeALU\[0\] " "LATCH primitive \"opcodeALU\[0\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 128 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[4\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[4\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[5\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[5\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[6\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[6\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[7\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[7\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[0\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[0\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[1\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[1\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[2\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[2\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder3x8:addressRX\|Out\[3\] " "LATCH primitive \"Decoder3x8:addressRX\|Out\[3\]\" is permanently disabled" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 278 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1532458064018 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1532458064196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[0\] GND " "Pin \"BusWires\[0\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[1\] GND " "Pin \"BusWires\[1\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[2\] GND " "Pin \"BusWires\[2\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[3\] GND " "Pin \"BusWires\[3\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[4\] GND " "Pin \"BusWires\[4\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[5\] GND " "Pin \"BusWires\[5\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[6\] GND " "Pin \"BusWires\[6\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[7\] GND " "Pin \"BusWires\[7\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[8\] GND " "Pin \"BusWires\[8\]\" is stuck at GND" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532458064211 "|Proc|BusWires[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1532458064211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1532458064319 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532458064556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1532458064680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532458064680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532458064727 "|Proc|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1532458064727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1532458064728 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1532458064728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1532458064728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1532458064728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532458064741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 15:47:44 2018 " "Processing ended: Tue Jul 24 15:47:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532458064741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532458064741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532458064741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1532458064741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1532458066031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532458066032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 15:47:45 2018 " "Processing started: Tue Jul 24 15:47:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532458066032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1532458066032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1532458066032 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1532458066111 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1532458066112 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1532458066112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1532458066300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1532458066300 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1532458066309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532458066381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532458066381 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1532458067000 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1532458067029 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1532458067120 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1532458067380 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1532458085088 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532458085221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1532458085225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532458085225 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532458085225 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1532458085226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1532458085226 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1532458085226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1532458085226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1532458085226 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1532458085226 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532458085257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1532458097263 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1532458097264 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1532458097264 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1532458097265 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1532458097266 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1532458097266 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1532458097267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1532458097269 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1532458097334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532458098256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1532458099305 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1532458099737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532458099738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1532458100976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/alfredo/Desktop/PSD-Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1532458111614 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1532458111614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1532458111939 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1532458111939 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1532458111939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532458111942 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1532458114496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532458114552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532458115008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532458115009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532458115471 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532458119106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2108 " "Peak virtual memory: 2108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532458120091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 15:48:40 2018 " "Processing ended: Tue Jul 24 15:48:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532458120091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532458120091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532458120091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1532458120091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1532458121807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532458121808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 15:48:41 2018 " "Processing started: Tue Jul 24 15:48:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532458121808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1532458121808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1532458121808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1532458122971 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1532458130929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532458131502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 15:48:51 2018 " "Processing ended: Tue Jul 24 15:48:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532458131502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532458131502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532458131502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1532458131502 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1532458131739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1532458132890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532458132891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 15:48:52 2018 " "Processing started: Tue Jul 24 15:48:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532458132891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458132891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458132891 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1532458132982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458133823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458133823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458133905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458133905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134738 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134739 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134739 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134739 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1532458134740 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134748 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1532458134749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134756 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1532458134759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458134806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135826 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135827 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135827 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458135832 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1532458135835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136910 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136910 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136910 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458136915 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1532458136917 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137120 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137120 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137120 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458137127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458138943 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458138943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1154 " "Peak virtual memory: 1154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532458138972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 15:48:58 2018 " "Processing ended: Tue Jul 24 15:48:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532458138972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532458138972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532458138972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458138972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1532458140425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532458140426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 15:49:00 2018 " "Processing started: Tue Jul 24 15:49:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532458140426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1532458140426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1532458140426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1532458141575 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1532458141612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processador.vo /home/alfredo/Desktop/PSD-Processador/simulation/modelsim/ simulation " "Generated file Processador.vo in folder \"/home/alfredo/Desktop/PSD-Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1532458141777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532458141846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 15:49:01 2018 " "Processing ended: Tue Jul 24 15:49:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532458141846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532458141846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532458141846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1532458141846 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1532458142038 ""}
