static struct V_1 * F_1 ( T_1 V_2 , T_1 V_3 )\r\n{\r\nstruct V_1 * V_4 ;\r\nT_1 V_5 = sizeof( * V_4 ) + sizeof( struct V_6 ) + V_2 +\r\nV_3 ;\r\nT_2 V_7 ;\r\nV_4 = F_2 ( F_3 ( V_5 ) , V_8 ) ;\r\nif ( V_4 ) {\r\nV_4 -> V_5 = F_4 ( V_5 ) ;\r\nV_7 = F_5 ( struct V_1 , V_9 ) ;\r\nV_4 -> V_10 = F_4 ( V_7 ) ;\r\nV_4 -> V_11 = F_4 ( V_7 + V_2 ) ;\r\n}\r\nreturn V_4 ;\r\n}\r\nstatic inline void F_6 ( struct V_1 * V_4 )\r\n{\r\nF_7 ( V_4 ) ;\r\n}\r\nstatic inline struct V_6 * F_8 (\r\nconst struct V_1 * V_4 )\r\n{\r\nreturn ( void * ) V_4 + F_9 ( V_4 -> V_11 ) ;\r\n}\r\nstatic inline void * F_10 ( const struct V_1 * V_4 )\r\n{\r\nreturn ( void * ) V_4 -> V_9 ;\r\n}\r\nstatic inline void * F_11 ( const struct V_6 * V_12 )\r\n{\r\nreturn ( void * ) V_12 + F_9 ( V_12 -> V_10 ) ;\r\n}\r\nstatic int F_12 ( int V_13 )\r\n{\r\nF_13 ( L_1 , V_13 ) ;\r\nswitch ( V_13 ) {\r\ncase V_14 :\r\nreturn - V_15 ;\r\ncase V_16 :\r\ncase V_17 :\r\nreturn - V_18 ;\r\ncase V_19 :\r\nreturn - V_20 ;\r\ncase V_21 :\r\nreturn - V_22 ;\r\n}\r\nreturn - V_18 ;\r\n}\r\nstatic T_2 F_14 ( T_2 V_23 )\r\n{\r\nint V_24 ;\r\nregister T_2 T_3 V_25 ( L_2 ) = 1 ;\r\nregister T_2 T_4 V_25 ( L_3 ) = ( T_2 ) & V_24 ;\r\nregister T_2 T_5 V_25 ( L_4 ) = V_23 ;\r\ndo {\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r0")\r\n__asmeq("%2", "r1")\r\n__asmeq("%3", "r2")\r\n#ifdef F_15\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0)\r\n: "r" (r0), "r" (r1), "r" (r2)\r\n: "r3");\r\n} while ( T_3 == V_26 );\r\nreturn T_3 ;\r\n}\r\nstatic int F_16 ( const struct V_1 * V_4 )\r\n{\r\nint V_27 ;\r\nT_2 V_23 = F_17 ( V_4 ) ;\r\nF_18 ( V_4 , V_4 -> V_5 ) ;\r\nV_27 = F_14 ( V_23 ) ;\r\nif ( V_27 < 0 )\r\nV_27 = F_12 ( V_27 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic void F_19 ( unsigned long V_28 , unsigned long V_29 )\r\n{\r\nT_2 V_30 , V_31 ;\r\nasm volatile("mrc p15, 0, %0, c0, c0, 1" : "=r" (ctr));\r\nV_30 = 4 << ( ( V_31 >> 16 ) & 0xf ) ;\r\nV_28 = F_20 ( V_28 , V_30 ) ;\r\nV_29 = F_21 ( V_29 , V_30 ) ;\r\nF_22 ( V_28 , V_29 ) ;\r\nwhile ( V_28 < V_29 ) {\r\nasm ("mcr p15, 0, %0, c7, c6, 1" : : "r" (start)\r\n: "memory");\r\nV_28 += V_30 ;\r\n}\r\nF_23 () ;\r\nF_24 () ;\r\n}\r\nstatic int F_25 ( T_2 V_32 , T_2 V_33 , const void * V_34 ,\r\nT_1 V_35 , void * V_36 , T_1 V_37 )\r\n{\r\nint V_27 ;\r\nstruct V_1 * V_4 ;\r\nstruct V_6 * V_12 ;\r\nunsigned long V_28 , V_29 ;\r\nV_4 = F_1 ( V_35 , V_37 ) ;\r\nif ( ! V_4 )\r\nreturn - V_22 ;\r\nV_4 -> V_38 = F_4 ( ( V_32 << 10 ) | V_33 ) ;\r\nif ( V_34 )\r\nmemcpy ( F_10 ( V_4 ) , V_34 , V_35 ) ;\r\nF_26 ( & V_39 ) ;\r\nV_27 = F_16 ( V_4 ) ;\r\nF_27 ( & V_39 ) ;\r\nif ( V_27 )\r\ngoto V_40;\r\nV_12 = F_8 ( V_4 ) ;\r\nV_28 = ( unsigned long ) V_12 ;\r\ndo {\r\nF_19 ( V_28 , V_28 + sizeof( * V_12 ) ) ;\r\n} while ( ! V_12 -> V_41 );\r\nV_29 = ( unsigned long ) F_11 ( V_12 ) + V_37 ;\r\nF_19 ( V_28 , V_29 ) ;\r\nif ( V_36 )\r\nmemcpy ( V_36 , F_11 ( V_12 ) , V_37 ) ;\r\nV_40:\r\nF_6 ( V_4 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic T_6 F_28 ( T_2 V_42 , T_2 V_4 , T_2 V_43 )\r\n{\r\nint V_24 ;\r\nregister T_2 T_3 V_25 ( L_2 ) = F_29 ( V_42 , V_4 , 1 ) ;\r\nregister T_2 T_4 V_25 ( L_3 ) = ( T_2 ) & V_24 ;\r\nregister T_2 T_5 V_25 ( L_4 ) = V_43 ;\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r0")\r\n__asmeq("%2", "r1")\r\n__asmeq("%3", "r2")\r\n#ifdef F_15\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0)\r\n: "r" (r0), "r" (r1), "r" (r2)\r\n: "r3");\r\nreturn T_3 ;\r\n}\r\nT_2 F_30 ( void )\r\n{\r\nint V_24 ;\r\nstatic T_2 V_44 = - 1 ;\r\nregister T_2 T_3 V_25 ( L_2 ) ;\r\nregister T_2 T_4 V_25 ( L_3 ) ;\r\nif ( V_44 != - 1 )\r\nreturn V_44 ;\r\nF_26 ( & V_39 ) ;\r\nT_3 = 0x1 << 8 ;\r\nT_4 = ( T_2 ) & V_24 ;\r\ndo {\r\nasm volatile(\r\n__asmeq("%0", "r0")\r\n__asmeq("%1", "r1")\r\n__asmeq("%2", "r0")\r\n__asmeq("%3", "r1")\r\n#ifdef F_15\r\n".arch_extension sec\n"\r\n#endif\r\n"smc #0 @ switch to secure world\n"\r\n: "=r" (r0), "=r" (r1)\r\n: "r" (r0), "r" (r1)\r\n: "r2", "r3");\r\n} while ( T_3 == V_26 );\r\nV_44 = T_4 ;\r\nF_27 ( & V_39 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic int F_31 ( T_2 V_45 , int V_46 )\r\n{\r\nstruct {\r\nT_7 V_46 ;\r\nT_7 V_45 ;\r\n} V_4 ;\r\nV_4 . V_45 = F_4 ( V_45 ) ;\r\nV_4 . V_46 = F_4 ( V_46 ) ;\r\nreturn F_25 ( V_47 , V_48 ,\r\n& V_4 , sizeof( V_4 ) , NULL , 0 ) ;\r\n}\r\nint F_32 ( void * V_49 , const T_8 * V_50 )\r\n{\r\nint V_46 = 0 ;\r\nint V_51 ;\r\nint V_52 [] = {\r\nV_53 ,\r\nV_54 ,\r\nV_55 ,\r\nV_56 ,\r\n} ;\r\nif ( ! V_50 || ( V_50 && F_33 ( V_50 ) ) )\r\nreturn - V_18 ;\r\nF_34 (cpu, cpus) {\r\nif ( V_51 < F_35 ( V_52 ) )\r\nV_46 |= V_52 [ V_51 ] ;\r\nelse\r\nF_36 ( V_51 , false ) ;\r\n}\r\nreturn F_31 ( F_17 ( V_49 ) , V_46 ) ;\r\n}\r\nint F_37 ( void * V_49 , const T_8 * V_50 )\r\n{\r\nint V_27 ;\r\nint V_46 = 0 ;\r\nint V_51 ;\r\nF_34 (cpu, cpus) {\r\nif ( V_49 == V_57 [ V_51 ] . V_49 )\r\ncontinue;\r\nV_46 |= V_57 [ V_51 ] . V_58 ;\r\n}\r\nif ( ! V_46 )\r\nreturn 0 ;\r\nV_27 = F_31 ( F_17 ( V_49 ) , V_46 ) ;\r\nif ( ! V_27 ) {\r\nF_34 (cpu, cpus)\r\nV_57 [ V_51 ] . V_49 = V_49 ;\r\n}\r\nreturn V_27 ;\r\n}\r\nvoid F_38 ( T_2 V_46 )\r\n{\r\nF_28 ( V_47 , V_59 ,\r\nV_46 & V_60 ) ;\r\n}\r\nint F_39 ( T_2 V_32 , T_2 V_33 )\r\n{\r\nint V_27 ;\r\nT_7 V_61 = F_4 ( ( V_32 << 10 ) | V_33 ) ;\r\nT_7 V_62 = 0 ;\r\nV_27 = F_25 ( V_63 , V_64 , & V_61 ,\r\nsizeof( V_61 ) , & V_62 , sizeof( V_62 ) ) ;\r\nif ( V_27 )\r\nreturn V_27 ;\r\nreturn F_9 ( V_62 ) ;\r\n}\r\nint F_40 ( struct V_65 * V_66 , T_2 V_67 , T_2 * V_68 )\r\n{\r\nif ( V_67 > V_69 )\r\nreturn - V_70 ;\r\nreturn F_25 ( V_71 , V_72 ,\r\nV_66 , V_67 * sizeof( * V_66 ) , V_68 , sizeof( * V_68 ) ) ;\r\n}
