From 904ae7e18e4f8b8594687bc11d70a09bf398a563 Mon Sep 17 00:00:00 2001
From: Dan Negvesky <dnegvesky@reflexces.com>
Date: Tue, 5 May 2020 10:57:51 -0400
Subject: [PATCH 1/1] add achilles support for u-boot-socfpga-v2019.10

Signed-off-by: Dan Negvesky <dnegvesky@reflexces.com>
---
 arch/arm/dts/Makefile                         |   1 +
 arch/arm/dts/socfpga_arria10_achilles.dtsi    | 154 +++++++++
 .../arm/dts/socfpga_arria10_achilles_emmc.dts |  76 ++++
 .../dts/socfpga_arria10_achilles_handoff.dtsi | 327 ++++++++++++++++++
 arch/arm/mach-socfpga/Kconfig                 |   7 +
 board/reflexces/achilles/Kconfig              |  18 +
 board/reflexces/achilles/MAINTAINERS          |   6 +
 board/reflexces/achilles/Makefile             |   5 +
 board/reflexces/achilles/fit_kernel_emmc.its  |  44 +++
 board/reflexces/achilles/fit_spl_fpga.its     |  38 ++
 .../achilles/fit_spl_fpga_periph_only.its     |  38 ++
 board/reflexces/achilles/fit_uboot.its        |  43 +++
 board/reflexces/achilles/socfpga.c            |   6 +
 configs/socfpga_arria10_achilles_defconfig    |  51 +++
 include/configs/socfpga_arria10_achilles.h    | 146 ++++++++
 15 files changed, 960 insertions(+)
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles.dtsi
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles_emmc.dts
 create mode 100644 arch/arm/dts/socfpga_arria10_achilles_handoff.dtsi
 create mode 100644 board/reflexces/achilles/Kconfig
 create mode 100644 board/reflexces/achilles/MAINTAINERS
 create mode 100644 board/reflexces/achilles/Makefile
 create mode 100644 board/reflexces/achilles/fit_kernel_emmc.its
 create mode 100644 board/reflexces/achilles/fit_spl_fpga.its
 create mode 100644 board/reflexces/achilles/fit_spl_fpga_periph_only.its
 create mode 100644 board/reflexces/achilles/fit_uboot.its
 create mode 100644 board/reflexces/achilles/socfpga.c
 create mode 100644 configs/socfpga_arria10_achilles_defconfig
 create mode 100644 include/configs/socfpga_arria10_achilles.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index c6587dce31..2f955a17bc 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -313,6 +313,7 @@ dtb-$(CONFIG_ARCH_SOCFPGA) +=				\
 	socfpga_agilex_socdk_nand.dtb                   \
 	socfpga_agilex_socdk_qspi.dtb			\
 	socfpga_arria5_socdk.dtb			\
+	socfpga_arria10_achilles_emmc.dtb		\
 	socfpga_arria10_socdk_nand.dtb			\
 	socfpga_arria10_socdk_qspi.dtb			\
 	socfpga_arria10_socdk_sdmmc.dtb			\
diff --git a/arch/arm/dts/socfpga_arria10_achilles.dtsi b/arch/arm/dts/socfpga_arria10_achilles.dtsi
new file mode 100644
index 0000000000..23c695f117
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles.dtsi
@@ -0,0 +1,154 @@
+/*
+ * Copyright (C) 2019 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "socfpga_arria10.dtsi"
+
+/ {
+	model = "REFLEX CES Achilles SOM";
+	compatible = "altr,socfpga-arria10", "altr,socfpga";
+
+	aliases {
+		ethernet0 = &gmac1;
+		ethernet1 = &gmac2;
+		serial0 = &uart0;
+	};
+
+	chosen {
+		bootargs = "earlyprintk";
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0xC0000000>; /* 3GB */
+		u-boot,dm-pre-reloc;
+	};
+};
+
+&gmac1 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+
+	/*
+	 * These skews assume the user's FPGA design is adding 600ps of delay
+	 * for TX_CLK on Arria 10.
+	 *
+	 * All skews are offset since hardware skew values for the ksz9031
+	 * range from a negative skew to a positive skew.
+	 * See the micrel-ksz90x1.txt Documentation file for details.
+	 */
+	txd0-skew-ps = <0>; /* -420ps */
+	txd1-skew-ps = <0>; /* -420ps */
+	txd2-skew-ps = <0>; /* -420ps */
+	txd3-skew-ps = <0>; /* -420ps */
+	rxd0-skew-ps = <420>; /* 0ps */
+	rxd1-skew-ps = <420>; /* 0ps */
+	rxd2-skew-ps = <420>; /* 0ps */
+	rxd3-skew-ps = <420>; /* 0ps */
+	txen-skew-ps = <0>; /* -420ps */
+	txc-skew-ps = <1860>; /* 960ps */
+	rxdv-skew-ps = <420>; /* 0ps */
+	rxc-skew-ps = <1680>; /* 780ps */
+	max-frame-size = <3800>;
+	status = "okay";
+};
+
+&gmac2 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+
+	/*
+	 * These skews assume the user's FPGA design is adding 600ps of delay
+	 * for TX_CLK on Arria 10.
+	 *
+	 * All skews are offset since hardware skew values for the ksz9031
+	 * range from a negative skew to a positive skew.
+	 * See the micrel-ksz90x1.txt Documentation file for details.
+	 */
+	txd0-skew-ps = <0>; /* -420ps */
+	txd1-skew-ps = <0>; /* -420ps */
+	txd2-skew-ps = <0>; /* -420ps */
+	txd3-skew-ps = <0>; /* -420ps */
+	rxd0-skew-ps = <420>; /* 0ps */
+	rxd1-skew-ps = <420>; /* 0ps */
+	rxd2-skew-ps = <420>; /* 0ps */
+	rxd3-skew-ps = <420>; /* 0ps */
+	txen-skew-ps = <0>; /* -420ps */
+	txc-skew-ps = <1860>; /* 960ps */
+	rxdv-skew-ps = <420>; /* 0ps */
+	rxc-skew-ps = <1680>; /* 780ps */
+	max-frame-size = <3800>;
+//	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
+
+&i2c0 {
+	status = "okay";
+
+	speed-mode = <0>;
+	clock-frequency = <100000>;
+	i2c-sda-falling-time-ns = <500>;
+	i2c-scl-falling-time-ns = <500>;
+
+	tempsensor: ti,tmp102@0x48 {
+		compatible = "ti,tmp102";
+		reg = <0x00000048>;
+	};
+
+	rtc: nxp,pcf8563@0x51 {
+		compatible = "nxp,pcf8563";
+		reg = <0x00000051>;
+	};
+
+	eeprom: uc,at24@0x54 {
+		compatible = "uc,at24";
+		reg = <0x00000054>;
+		bytelen = <256>;
+		pagesize = <16>;
+	};
+};
+
+&uart0 {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+};
+
+&usb0 {
+	status = "okay";
+	disable-over-current;
+};
+
+&watchdog1 {
+	status = "okay";
+};
+
+/* Clock available early */
+&main_periph_ref_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&l4_mp_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&l4_sp_clk {
+	u-boot,dm-pre-reloc;
+};
diff --git a/arch/arm/dts/socfpga_arria10_achilles_emmc.dts b/arch/arm/dts/socfpga_arria10_achilles_emmc.dts
new file mode 100644
index 0000000000..71f12d7fe9
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles_emmc.dts
@@ -0,0 +1,76 @@
+/*
+ * Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+#include "socfpga_arria10_achilles_handoff.dtsi"
+#include "socfpga_arria10_handoff_u-boot.dtsi"
+
+/ {
+	chosen {
+		firmware-loader = <&fs_loader0>;
+	};
+
+	fs_loader0: fs-loader {
+		u-boot,dm-pre-reloc;
+		compatible = "u-boot,fs-loader";
+		phandlepart = <&mmc 1>;
+	};
+};
+
+&fpga_mgr {
+	u-boot,dm-pre-reloc;
+	altr,bitstream = "fit_spl_fpga_periph_only.itb";
+};
+
+&mmc {
+	u-boot,dm-pre-reloc;
+	status = "okay";
+	num-slots = <1>;
+	cap-sd-highspeed;
+	broken-cd;
+	bus-width = <8>;
+};
+
+&eccmgr {
+	sdmmca-ecc@ff8c2c00 {
+		compatible = "altr,socfpga-sdmmc-ecc";
+		reg = <0xff8c2c00 0x400>;
+		altr,ecc-parent = <&mmc>;
+		interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
+			     <47 IRQ_TYPE_LEVEL_HIGH>,
+			     <16 IRQ_TYPE_LEVEL_HIGH>,
+			     <48 IRQ_TYPE_LEVEL_HIGH>;
+	};
+};
+
+/* Clock available early */
+&main_sdmmc_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&peri_sdmmc_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&sdmmc_free_clk {
+	u-boot,dm-pre-reloc;
+};
+
+&sdmmc_clk {
+	u-boot,dm-pre-reloc;
+};
diff --git a/arch/arm/dts/socfpga_arria10_achilles_handoff.dtsi b/arch/arm/dts/socfpga_arria10_achilles_handoff.dtsi
new file mode 100644
index 0000000000..767097ab30
--- /dev/null
+++ b/arch/arm/dts/socfpga_arria10_achilles_handoff.dtsi
@@ -0,0 +1,327 @@
+// SPDX-License-Identifier: GPL-2.0+ OR X11
+/*
+ * Copyright (C) 2020 REFLEX CES
+ *
+ *	This code was generated by SoC EDS v19.3
+ *	based on handoffs from both Qsys and Quartus.
+ *
+ *	Changes to this file may be lost if
+ *	the code is regenerated.
+ */
+
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	model = "REFLEX CES Achilles SOM";	/* Bootloader setting: uboot.model */
+
+	/* Clock sources */
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <1>;
+
+		/* Clock source: altera_arria10_hps_eosc1 */
+		altera_arria10_hps_eosc1: altera_arria10_hps_eosc1 {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <25000000>;
+			clock-output-names = "altera_arria10_hps_eosc1-clk";
+		};
+
+		/* Clock source: altera_arria10_hps_cb_intosc_ls */
+		altera_arria10_hps_cb_intosc_ls: altera_arria10_hps_cb_intosc_ls {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <60000000>;
+			clock-output-names = "altera_arria10_hps_cb_intosc_ls-clk";
+		};
+
+		/* Clock source: altera_arria10_hps_f2h_free */
+		altera_arria10_hps_f2h_free: altera_arria10_hps_f2h_free {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <200000000>;
+			clock-output-names = "altera_arria10_hps_f2h_free-clk";
+		};
+	};
+
+	/*
+	 * Driver: altera_arria10_soc_clock_manager_arria10_uboot_driver
+	 * Version: 1.0
+	 * Binding: device
+	 */
+	i_clk_mgr: clock_manager@0xffd04000 {
+		compatible = "altr,socfpga-a10-clk-init";
+		reg = <0xffd04000 0x00000200>;
+		reg-names = "soc_clock_manager_OCP_SLV";
+
+		/* Address Block: soc_clock_manager_OCP_SLV.i_clk_mgr_mainpllgrp */
+		mainpll {
+			vco0-psrc = <0>;	/* Field: vco0.psrc */
+			vco1-denom = <1>;	/* Field: vco1.denom */
+			vco1-numer = <239>;	/* Field: vco1.numer */
+			mpuclk-cnt = <0>;	/* Field: mpuclk.cnt */
+			mpuclk-src = <0>;	/* Field: mpuclk.src */
+			nocclk-cnt = <0>;	/* Field: nocclk.cnt */
+			nocclk-src = <0>;	/* Field: nocclk.src */
+			cntr2clk-cnt = <900>;	/* Field: cntr2clk.cnt */
+			cntr3clk-cnt = <900>;	/* Field: cntr3clk.cnt */
+			cntr4clk-cnt = <900>;	/* Field: cntr4clk.cnt */
+			cntr5clk-cnt = <900>;	/* Field: cntr5clk.cnt */
+			cntr6clk-cnt = <14>;	/* Field: cntr6clk.cnt */
+			cntr7clk-cnt = <900>;	/* Field: cntr7clk.cnt */
+			cntr7clk-src = <0>;	/* Field: cntr7clk.src */
+			cntr8clk-cnt = <900>;	/* Field: cntr8clk.cnt */
+			cntr9clk-cnt = <900>;	/* Field: cntr9clk.cnt */
+			cntr9clk-src = <0>;	/* Field: cntr9clk.src */
+			cntr15clk-cnt = <900>;	/* Field: cntr15clk.cnt */
+			nocdiv-l4mainclk = <2>;	/* Field: nocdiv.l4mainclk */
+			nocdiv-l4mpclk = <2>;	/* Field: nocdiv.l4mpclk */
+			nocdiv-l4spclk = <2>;	/* Field: nocdiv.l4spclk */
+			nocdiv-csatclk = <2>;	/* Field: nocdiv.csatclk */
+			nocdiv-cstraceclk = <0>;	/* Field: nocdiv.cstraceclk */
+			nocdiv-cspdbgclk = <0>;	/* Field: nocdiv.cspdbgclk */
+		};
+
+		/* Address Block: soc_clock_manager_OCP_SLV.i_clk_mgr_perpllgrp */
+		perpll {
+			vco0-psrc = <0>;	/* Field: vco0.psrc */
+			vco1-denom = <1>;	/* Field: vco1.denom */
+			vco1-numer = <239>;	/* Field: vco1.numer */
+			cntr2clk-cnt = <11>;	/* Field: cntr2clk.cnt */
+			cntr2clk-src = <1>;	/* Field: cntr2clk.src */
+			cntr3clk-cnt = <900>;	/* Field: cntr3clk.cnt */
+			cntr3clk-src = <1>;	/* Field: cntr3clk.src */
+			cntr4clk-cnt = <29>;	/* Field: cntr4clk.cnt */
+			cntr4clk-src = <1>;	/* Field: cntr4clk.src */
+			cntr5clk-cnt = <749>;	/* Field: cntr5clk.cnt */
+			cntr5clk-src = <1>;	/* Field: cntr5clk.src */
+			cntr6clk-cnt = <900>;	/* Field: cntr6clk.cnt */
+			cntr6clk-src = <0>;	/* Field: cntr6clk.src */
+			cntr7clk-cnt = <900>;	/* Field: cntr7clk.cnt */
+			cntr8clk-cnt = <900>;	/* Field: cntr8clk.cnt */
+			cntr8clk-src = <0>;	/* Field: cntr8clk.src */
+			cntr9clk-cnt = <900>;	/* Field: cntr9clk.cnt */
+			emacctl-emac0sel = <0>;	/* Field: emacctl.emac0sel */
+			emacctl-emac1sel = <0>;	/* Field: emacctl.emac1sel */
+			emacctl-emac2sel = <0>;	/* Field: emacctl.emac2sel */
+			gpiodiv-gpiodbclk = <32000>;	/* Field: gpiodiv.gpiodbclk */
+		};
+
+		/* Address Block: soc_clock_manager_OCP_SLV.i_clk_mgr_alteragrp */
+		alteragrp {
+			nocclk = <0x03840005>;	/* Register: nocclk */
+			mpuclk = <0x03840001>;	/* Register: mpuclk */
+		};
+	};
+
+	/*
+	 * Driver: altera_arria10_soc_3v_io48_pin_mux_arria10_uboot_driver
+	 * Version: 1.0
+	 * Binding: pinmux
+	 */
+	i_io48_pin_mux: pinmux@0xffd07000 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "pinctrl-single";
+		reg = <0xffd07000 0x00000800>;
+		reg-names = "soc_3v_io48_pin_mux_OCP_SLV";
+
+		/* Address Block: soc_3v_io48_pin_mux_OCP_SLV.i_io48_pin_mux_shared_3v_io_grp */
+		shared {
+			reg = <0xffd07000 0x00000200>;
+			pinctrl-single,register-width = <32>;
+			pinctrl-single,function-mask = <0x0000000f>;
+			pinctrl-single,pins =
+				<0x00000000 0x0000000d>,	/* Register: pinmux_shared_io_q1_1 */
+				<0x00000004 0x0000000d>,	/* Register: pinmux_shared_io_q1_2 */
+				<0x00000008 0x0000000d>,	/* Register: pinmux_shared_io_q1_3 */
+				<0x0000000c 0x0000000d>,	/* Register: pinmux_shared_io_q1_4 */
+				<0x00000010 0x00000000>,	/* Register: pinmux_shared_io_q1_5 */
+				<0x00000014 0x00000000>,	/* Register: pinmux_shared_io_q1_6 */
+				<0x00000018 0x00000001>,	/* Register: pinmux_shared_io_q1_7 */
+				<0x0000001c 0x00000001>,	/* Register: pinmux_shared_io_q1_8 */
+				<0x00000020 0x00000001>,	/* Register: pinmux_shared_io_q1_9 */
+				<0x00000024 0x00000001>,	/* Register: pinmux_shared_io_q1_10 */
+				<0x00000028 0x0000000a>,	/* Register: pinmux_shared_io_q1_11 */
+				<0x0000002c 0x0000000a>,	/* Register: pinmux_shared_io_q1_12 */
+				<0x00000030 0x00000008>,	/* Register: pinmux_shared_io_q2_1 */
+				<0x00000034 0x00000008>,	/* Register: pinmux_shared_io_q2_2 */
+				<0x00000038 0x00000008>,	/* Register: pinmux_shared_io_q2_3 */
+				<0x0000003c 0x00000008>,	/* Register: pinmux_shared_io_q2_4 */
+				<0x00000040 0x00000008>,	/* Register: pinmux_shared_io_q2_5 */
+				<0x00000044 0x00000008>,	/* Register: pinmux_shared_io_q2_6 */
+				<0x00000048 0x00000008>,	/* Register: pinmux_shared_io_q2_7 */
+				<0x0000004c 0x00000008>,	/* Register: pinmux_shared_io_q2_8 */
+				<0x00000050 0x00000008>,	/* Register: pinmux_shared_io_q2_9 */
+				<0x00000054 0x00000008>,	/* Register: pinmux_shared_io_q2_10 */
+				<0x00000058 0x00000008>,	/* Register: pinmux_shared_io_q2_11 */
+				<0x0000005c 0x00000008>,	/* Register: pinmux_shared_io_q2_12 */
+				<0x00000060 0x00000008>,	/* Register: pinmux_shared_io_q3_1 */
+				<0x00000064 0x00000008>,	/* Register: pinmux_shared_io_q3_2 */
+				<0x00000068 0x00000008>,	/* Register: pinmux_shared_io_q3_3 */
+				<0x0000006c 0x00000008>,	/* Register: pinmux_shared_io_q3_4 */
+				<0x00000070 0x00000008>,	/* Register: pinmux_shared_io_q3_5 */
+				<0x00000074 0x00000008>,	/* Register: pinmux_shared_io_q3_6 */
+				<0x00000078 0x00000008>,	/* Register: pinmux_shared_io_q3_7 */
+				<0x0000007c 0x00000008>,	/* Register: pinmux_shared_io_q3_8 */
+				<0x00000080 0x00000008>,	/* Register: pinmux_shared_io_q3_9 */
+				<0x00000084 0x00000008>,	/* Register: pinmux_shared_io_q3_10 */
+				<0x00000088 0x00000008>,	/* Register: pinmux_shared_io_q3_11 */
+				<0x0000008c 0x00000008>,	/* Register: pinmux_shared_io_q3_12 */
+				<0x00000090 0x00000008>,	/* Register: pinmux_shared_io_q4_1 */
+				<0x00000094 0x00000008>,	/* Register: pinmux_shared_io_q4_2 */
+				<0x00000098 0x00000008>,	/* Register: pinmux_shared_io_q4_3 */
+				<0x0000009c 0x00000008>,	/* Register: pinmux_shared_io_q4_4 */
+				<0x000000a0 0x00000008>,	/* Register: pinmux_shared_io_q4_5 */
+				<0x000000a4 0x00000008>,	/* Register: pinmux_shared_io_q4_6 */
+				<0x000000a8 0x00000008>,	/* Register: pinmux_shared_io_q4_7 */
+				<0x000000ac 0x00000008>,	/* Register: pinmux_shared_io_q4_8 */
+				<0x000000b0 0x00000008>,	/* Register: pinmux_shared_io_q4_9 */
+				<0x000000b4 0x00000008>,	/* Register: pinmux_shared_io_q4_10 */
+				<0x000000b8 0x00000008>,	/* Register: pinmux_shared_io_q4_11 */
+				<0x000000bc 0x00000008>;	/* Register: pinmux_shared_io_q4_12 */
+		};
+
+		/* Address Block: soc_3v_io48_pin_mux_OCP_SLV.i_io48_pin_mux_dedicated_io_grp */
+		dedicated {
+			reg = <0xffd07200 0x00000200>;
+			pinctrl-single,register-width = <32>;
+			pinctrl-single,function-mask = <0x0000000f>;
+			pinctrl-single,pins =
+				<0x0000000c 0x00000008>,	/* Register: pinmux_dedicated_io_4 */
+				<0x00000010 0x00000008>,	/* Register: pinmux_dedicated_io_5 */
+				<0x00000014 0x00000008>,	/* Register: pinmux_dedicated_io_6 */
+				<0x00000018 0x00000008>,	/* Register: pinmux_dedicated_io_7 */
+				<0x0000001c 0x00000008>,	/* Register: pinmux_dedicated_io_8 */
+				<0x00000020 0x00000008>,	/* Register: pinmux_dedicated_io_9 */
+				<0x00000024 0x0000000a>,	/* Register: pinmux_dedicated_io_10 */
+				<0x00000028 0x0000000a>,	/* Register: pinmux_dedicated_io_11 */
+				<0x0000002c 0x00000008>,	/* Register: pinmux_dedicated_io_12 */
+				<0x00000030 0x00000008>,	/* Register: pinmux_dedicated_io_13 */
+				<0x00000034 0x00000008>,	/* Register: pinmux_dedicated_io_14 */
+				<0x00000038 0x00000008>,	/* Register: pinmux_dedicated_io_15 */
+				<0x0000003c 0x0000000f>,	/* Register: pinmux_dedicated_io_16 */
+				<0x00000040 0x0000000f>;	/* Register: pinmux_dedicated_io_17 */
+		};
+
+		/* Address Block: soc_3v_io48_pin_mux_OCP_SLV.i_io48_pin_mux_dedicated_io_grp */
+		dedicated_cfg {
+			reg = <0xffd07200 0x00000200>;
+			pinctrl-single,register-width = <32>;
+			pinctrl-single,function-mask = <0x003f3f3f>;
+			pinctrl-single,pins =
+				<0x00000100 0x00000101>,	/* Register: configuration_dedicated_io_bank */
+				<0x00000104 0x000b080a>,	/* Register: configuration_dedicated_io_1 */
+				<0x00000108 0x000b080a>,	/* Register: configuration_dedicated_io_2 */
+				<0x0000010c 0x000b080a>,	/* Register: configuration_dedicated_io_3 */
+				<0x00000110 0x000a282a>,	/* Register: configuration_dedicated_io_4 */
+				<0x00000114 0x000a282a>,	/* Register: configuration_dedicated_io_5 */
+				<0x00000118 0x0008282a>,	/* Register: configuration_dedicated_io_6 */
+				<0x0000011c 0x000a282a>,	/* Register: configuration_dedicated_io_7 */
+				<0x00000120 0x000a282a>,	/* Register: configuration_dedicated_io_8 */
+				<0x00000124 0x000a282a>,	/* Register: configuration_dedicated_io_9 */
+				<0x00000128 0x00090000>,	/* Register: configuration_dedicated_io_10 */
+				<0x0000012c 0x00090000>,	/* Register: configuration_dedicated_io_11 */
+				<0x00000130 0x000a282a>,	/* Register: configuration_dedicated_io_12 */
+				<0x00000134 0x000a282a>,	/* Register: configuration_dedicated_io_13 */
+				<0x00000138 0x000a282a>,	/* Register: configuration_dedicated_io_14 */
+				<0x0000013c 0x000a282a>,	/* Register: configuration_dedicated_io_15 */
+				<0x00000140 0x000a282a>,	/* Register: configuration_dedicated_io_16 */
+				<0x00000144 0x000a282a>;	/* Register: configuration_dedicated_io_17 */
+		};
+
+		/* Address Block: soc_3v_io48_pin_mux_OCP_SLV.i_io48_pin_mux_fpga_interface_grp */
+		fpga {
+			reg = <0xffd07400 0x00000100>;
+			pinctrl-single,register-width = <32>;
+			pinctrl-single,function-mask = <0x00000001>;
+			pinctrl-single,pins =
+				<0x00000000 0x00000000>,	/* Register: pinmux_emac0_usefpga */
+				<0x00000004 0x00000000>,	/* Register: pinmux_emac1_usefpga */
+				<0x00000008 0x00000000>,	/* Register: pinmux_emac2_usefpga */
+				<0x0000000c 0x00000000>,	/* Register: pinmux_i2c0_usefpga */
+				<0x00000010 0x00000000>,	/* Register: pinmux_i2c1_usefpga */
+				<0x00000014 0x00000000>,	/* Register: pinmux_i2c_emac0_usefpga */
+				<0x00000018 0x00000000>,	/* Register: pinmux_i2c_emac1_usefpga */
+				<0x0000001c 0x00000000>,	/* Register: pinmux_i2c_emac2_usefpga */
+				<0x00000020 0x00000000>,	/* Register: pinmux_nand_usefpga */
+				<0x00000024 0x00000000>,	/* Register: pinmux_qspi_usefpga */
+				<0x00000028 0x00000000>,	/* Register: pinmux_sdmmc_usefpga */
+				<0x0000002c 0x00000000>,	/* Register: pinmux_spim0_usefpga */
+				<0x00000030 0x00000000>,	/* Register: pinmux_spim1_usefpga */
+				<0x00000034 0x00000000>,	/* Register: pinmux_spis0_usefpga */
+				<0x00000038 0x00000000>,	/* Register: pinmux_spis1_usefpga */
+				<0x0000003c 0x00000000>,	/* Register: pinmux_uart0_usefpga */
+				<0x00000040 0x00000000>;	/* Register: pinmux_uart1_usefpga */
+		};
+	};
+
+	/*
+	 * Driver: altera_arria10_soc_noc_arria10_uboot_driver
+	 * Version: 1.0
+	 * Binding: device
+	 */
+	i_noc: noc@0xffd10000 {
+		compatible = "altr,socfpga-a10-noc";
+		reg = <0xffd10000 0x00008000>;
+		reg-names = "mpu_m0";
+
+		firewall {
+			/*
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.mpuregion0addr.base
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.mpuregion0addr.limit
+			 */
+			mpu0 = <0x00000000 0x0000ffff>;
+			/*
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_l3_ddr_scr.hpsregion0addr.base
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_l3_ddr_scr.hpsregion0addr.limit
+			 */
+			l3-0 = <0x00000000 0x0000ffff>;
+			/*
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.fpga2sdram0region0addr.base
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.fpga2sdram0region0addr.limit
+			 */
+			fpga2sdram0-0 = <0x00000000 0x0000ffff>;
+			/*
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.fpga2sdram1region0addr.base
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.fpga2sdram1region0addr.limit
+			 */
+			fpga2sdram1-0 = <0x00000000 0x0000ffff>;
+			/*
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.fpga2sdram2region0addr.base
+			 * Driver setting: altera_arria10_soc_noc_arria10_uboot_driver.I_NOC.mpu_m0.noc_fw_ddr_mpu_fpga2sdram_ddr_scr.fpga2sdram2region0addr.limit
+			 */
+			fpga2sdram2-0 = <0x00000000 0x0000ffff>;
+		};
+	};
+
+	hps_fpgabridge0: fpgabridge@0 {
+		compatible = "altr,socfpga-hps2fpga-bridge";
+		init-val = <0>;
+	};
+
+	hps_fpgabridge1: fpgabridge@1 {
+		compatible = "altr,socfpga-lwhps2fpga-bridge";
+		init-val = <1>;
+	};
+
+	hps_fpgabridge2: fpgabridge@2 {
+		compatible = "altr,socfpga-fpga2hps-bridge";
+		init-val = <0>;
+	};
+
+	hps_fpgabridge3: fpgabridge@3 {
+		compatible = "altr,socfpga-fpga2sdram0-bridge";
+		init-val = <0>;
+	};
+
+	hps_fpgabridge4: fpgabridge@4 {
+		compatible = "altr,socfpga-fpga2sdram1-bridge";
+		init-val = <0>;
+	};
+
+	hps_fpgabridge5: fpgabridge@5 {
+		compatible = "altr,socfpga-fpga2sdram2-bridge";
+		init-val = <0>;
+	};
+};
diff --git a/arch/arm/mach-socfpga/Kconfig b/arch/arm/mach-socfpga/Kconfig
index a983952732..51db41bed8 100644
--- a/arch/arm/mach-socfpga/Kconfig
+++ b/arch/arm/mach-socfpga/Kconfig
@@ -119,6 +119,10 @@ config TARGET_SOCFPGA_AGILEX_SOCDK
 	bool "Intel SOCFPGA SoCDK (Agilex)"
 	select TARGET_SOCFPGA_AGILEX
 
+config TARGET_SOCFPGA_ARRIA10_ACHILLES
+	bool "Altera SOCFPGA Achilles SOM (Arria 10)"
+	select TARGET_SOCFPGA_ARRIA10
+
 config TARGET_SOCFPGA_ARRIA10_SOCDK
 	bool "Altera SOCFPGA SoCDK (Arria 10)"
 	select TARGET_SOCFPGA_ARRIA10
@@ -176,6 +180,7 @@ endchoice
 
 config SYS_BOARD
 	default "agilex-socdk" if TARGET_SOCFPGA_AGILEX_SOCDK
+	default "achilles" if TARGET_SOCFPGA_ARRIA10_ACHILLES
 	default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
 	default "arria10-socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK
 	default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
@@ -200,6 +205,7 @@ config SYS_VENDOR
 	default "aries" if TARGET_SOCFPGA_ARIES_MCVEVK
 	default "devboards" if TARGET_SOCFPGA_DEVBOARDS_DBM_SOC1
 	default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
+	default "reflexces" if TARGET_SOCFPGA_ARRIA10_ACHILLES
 	default "samtec" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
 	default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
 	default "terasic" if TARGET_SOCFPGA_TERASIC_DE1_SOC
@@ -211,6 +217,7 @@ config SYS_SOC
 
 config SYS_CONFIG_NAME
 	default "socfpga_agilex_socdk" if TARGET_SOCFPGA_AGILEX_SOCDK
+	default "socfpga_arria10_achilles" if TARGET_SOCFPGA_ARRIA10_ACHILLES
 	default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
 	default "socfpga_arria10_socdk" if TARGET_SOCFPGA_ARRIA10_SOCDK
 	default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
diff --git a/board/reflexces/achilles/Kconfig b/board/reflexces/achilles/Kconfig
new file mode 100644
index 0000000000..6a85892a86
--- /dev/null
+++ b/board/reflexces/achilles/Kconfig
@@ -0,0 +1,18 @@
+if TARGET_SOCFPGA_ARRIA10_ACHILLES
+
+config SYS_CPU
+	default "armv7"
+
+config SYS_BOARD
+	default "achilles"
+
+config SYS_VENDOR
+	default "reflexces"
+
+config SYS_SOC
+	default "socfpga_arria10"
+
+config SYS_CONFIG_NAME
+	default "socfpga_arria10_achilles"
+
+endif
diff --git a/board/reflexces/achilles/MAINTAINERS b/board/reflexces/achilles/MAINTAINERS
new file mode 100644
index 0000000000..d2a7c11ba9
--- /dev/null
+++ b/board/reflexces/achilles/MAINTAINERS
@@ -0,0 +1,6 @@
+SOCFPGA BOARD
+M:	Dan Negvesky <dnegvesky@reflexces.org>
+S:	Maintained
+F:	board/reflexces/achilles/
+F:	include/configs/socfpga_arria10_achilles.h
+F:	configs/socfpga_arria10_achilles_defconfig
diff --git a/board/reflexces/achilles/Makefile b/board/reflexces/achilles/Makefile
new file mode 100644
index 0000000000..80d0004346
--- /dev/null
+++ b/board/reflexces/achilles/Makefile
@@ -0,0 +1,5 @@
+# SPDX-License-Identifier: GPL-2.0
+#
+# Copyright (C) 2015 Altera Corporation <www.altera.com>
+
+obj-y	:= socfpga.o
diff --git a/board/reflexces/achilles/fit_kernel_emmc.its b/board/reflexces/achilles/fit_kernel_emmc.its
new file mode 100644
index 0000000000..aea6c078c1
--- /dev/null
+++ b/board/reflexces/achilles/fit_kernel_emmc.its
@@ -0,0 +1,44 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with kernel and DTB";
+	#address-cells = <1>;
+
+	images {
+		kernel {
+			description = "Linux Kernel";
+			data = /incbin/("../../../zImage");
+			type = "kernel";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+			load = <0x8000>;
+			entry = <0x8000>;
+		};
+
+		fdt {
+			description = "Linux DTB";
+			data = /incbin/("../../../socfpga_arria10_achilles_emmc.dtb");
+			type = "flat_dt";
+			os = "linux";
+			arch = "arm";
+			compression = "none";
+
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "Linux boot configuration";
+			kernel = "kernel";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles/fit_spl_fpga.its b/board/reflexces/achilles/fit_spl_fpga.its
new file mode 100644
index 0000000000..c19ffe4167
--- /dev/null
+++ b/board/reflexces/achilles/fit_spl_fpga.its
@@ -0,0 +1,38 @@
+// SPDX-License-Identifier: GPL-2.0
+ /*
+ * Copyright (C) 2019 Intel Corporation <www.intel.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-periph-1 {
+			description = "FPGA peripheral bitstream";
+			data = /incbin/("../../../achilles_ghrd.periph.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+
+		fpga-core-1 {
+			description = "FPGA core bitstream";
+			data = /incbin/("../../../achilles_ghrd.core.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Boot with FPGA early IO release config";
+			fpga = "fpga-periph-1", "fpga-core-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles/fit_spl_fpga_periph_only.its b/board/reflexces/achilles/fit_spl_fpga_periph_only.its
new file mode 100644
index 0000000000..76359bd23a
--- /dev/null
+++ b/board/reflexces/achilles/fit_spl_fpga_periph_only.its
@@ -0,0 +1,38 @@
+// SPDX-License-Identifier: GPL-2.0
+ /*
+ * Copyright (C) 2019 Intel Corporation <www.intel.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with FPGA bistream";
+	#address-cells = <1>;
+
+	images {
+		fpga-periph-1 {
+			description = "FPGA peripheral bitstream";
+			data = /incbin/("../../../achilles_ghrd.periph.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+
+		fpga-core-1 {
+			description = "FPGA core bitstream";
+			data = /incbin/("../../../achilles_ghrd.core.rbf");
+			type = "fpga";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "config-1";
+		config-1 {
+			description = "Boot with FPGA early IO release config";
+			fpga = "fpga-periph-1";
+		};
+	};
+};
diff --git a/board/reflexces/achilles/fit_uboot.its b/board/reflexces/achilles/fit_uboot.its
new file mode 100644
index 0000000000..92304da7c4
--- /dev/null
+++ b/board/reflexces/achilles/fit_uboot.its
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: GPL-2.0
+ /*
+ * Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	description = "FIT image with boot binaries";
+	#address-cells = <1>;
+
+	images {
+		uboot {
+			description = "U-Boot (32-bit)";
+			data = /incbin/("../../../u-boot-nodtb.bin");
+			type = "standalone";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+			load = <0x01000040>;
+			entry = <0x01000040>;
+		};
+
+		fdt {
+			description = "U-Boot DTB";
+			data = /incbin/("../../../u-boot.dtb");
+			type = "flat_dt";
+			os = "U-Boot";
+			arch = "arm";
+			compression = "none";
+		};
+	};
+
+	configurations {
+		default = "conf";
+		conf {
+			description = "REFLEX CES Achilles Arria10 SoM";
+			loadables = "uboot";
+			fdt = "fdt";
+		};
+	};
+};
diff --git a/board/reflexces/achilles/socfpga.c b/board/reflexces/achilles/socfpga.c
new file mode 100644
index 0000000000..4c466cb944
--- /dev/null
+++ b/board/reflexces/achilles/socfpga.c
@@ -0,0 +1,6 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (C) 2015 Altera Corporation <www.altera.com>
+ */
+
+#include <common.h>
diff --git a/configs/socfpga_arria10_achilles_defconfig b/configs/socfpga_arria10_achilles_defconfig
new file mode 100644
index 0000000000..0188716588
--- /dev/null
+++ b/configs/socfpga_arria10_achilles_defconfig
@@ -0,0 +1,51 @@
+CONFIG_ARM=y
+CONFIG_ARCH_SOCFPGA=y
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
+CONFIG_TARGET_SOCFPGA_ARRIA10_ACHILLES=y
+CONFIG_IDENT_STRING="socfpga_arria10"
+CONFIG_SPL_FS_FAT=y
+CONFIG_SPL_TEXT_BASE=0xFFE00000
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_SPL_FIT=y
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="console=ttyS0,115200"
+CONFIG_BOOTCOMMAND="run fatscript;run prog_core;bridge enable;run distro_bootcmd"
+CONFIG_SYS_CONSOLE_IS_IN_ENV=y
+CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
+CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
+CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_achilles.dtb"
+CONFIG_VERSION_VARIABLE=y
+CONFIG_DISPLAY_BOARDINFO_LATE=y
+CONFIG_SPL_ENV_SUPPORT=y
+CONFIG_SPL_FPGA_SUPPORT=y
+CONFIG_CMD_ASKENV=y
+CONFIG_CMD_GREPENV=y
+# CONFIG_CMD_FLASH is not set
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
+CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_achilles_emmc"
+CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_DM_GPIO=y
+CONFIG_DWAPB_GPIO=y
+CONFIG_FS_LOADER=y
+CONFIG_DM_MMC=y
+CONFIG_MMC_DW=y
+CONFIG_MTD_DEVICE=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_DM_ETH=y
+CONFIG_ETH_DESIGNWARE=y
+CONFIG_MII=y
+CONFIG_SPI=y
+CONFIG_TIMER=y
+CONFIG_SPL_TIMER=y
+CONFIG_DESIGNWARE_APB_TIMER=y
+CONFIG_CMD_FPGA_LOADMK=y
+CONFIG_SYS_PROMPT="ACHILLES_A10SOM # "
diff --git a/include/configs/socfpga_arria10_achilles.h b/include/configs/socfpga_arria10_achilles.h
new file mode 100644
index 0000000000..94662e3a47
--- /dev/null
+++ b/include/configs/socfpga_arria10_achilles.h
@@ -0,0 +1,146 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ *  Copyright (C) 2020 REFLEX CES <www.reflexces.com>
+ */
+
+#ifndef __CONFIG_SOCFPGA_ARRIA10_ACHILLES_H__
+#define __CONFIG_SOCFPGA_ARRIA10_ACHILLES_H__
+
+#include <asm/arch/base_addr_a10.h>
+
+/* Booting Linux */
+#define CONFIG_LOADADDR		0x01000000
+#define CONFIG_SYS_LOAD_ADDR	CONFIG_LOADADDR
+
+#define CONFIG_SYS_BOOTM_LEN	(32 * 1024 * 1024)
+
+/*
+ * U-Boot general configurations
+ */
+
+/* Memory configurations  */
+#define PHYS_SDRAM_1_SIZE		0xC0000000
+
+/* Ethernet on SoC (EMAC) */
+
+/*
+ * U-Boot environment configurations
+ */
+//#define RXC_CONFIG_BOOT_FROM_MMC
+//#define RXC_CONFIG_BOOT_FROM_NET
+/*
+ * Serial / UART configurations
+ */
+#define CONFIG_SYS_NS16550_MEM32
+#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200}
+
+/*
+ * L4 OSC1 Timer 0
+ */
+/* reload value when timer count to zero */
+#define TIMER_LOAD_VAL			0xFFFFFFFF
+
+/*
+ * Flash configurations
+ */
+#define CONFIG_SYS_MAX_FLASH_BANKS     1
+
+/* SPL memory allocation configuration, this is for FAT implementation */
+#define CONFIG_SYS_SPL_MALLOC_SIZE	0x00015000
+
+/* SPL SDMMC boot support */
+/* change from default partition 1 in socfpga_common.h */
+/* compile warnings due to same assignment in socfpga_common.h; removing here */ 
+/* #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION	2 */
+
+/* QSPI BOOT not tested; NAND BOOT not available on Achilles */
+#if defined(CONFIG_QSPI_BOOT) || defined(CONFIG_NAND_BOOT)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"bootm_size=0xa000000\0" \
+	"kernel_addr_r="__stringify(CONFIG_SYS_LOAD_ADDR)"\0" \
+	"fdt_addr_r=0x02000000\0" \
+	"scriptaddr=0x02100000\0" \
+	"pxefile_addr_r=0x02200000\0" \
+	"ramdisk_addr_r=0x02300000\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"kernelfit_addr=0x1200000\0" \
+	"fitimagesize=0x5F0000\0" \
+	"qspiroot=/dev/mtdblock1\0" \
+	"qspirootfstype=jffs2\0" \
+	"qspiload=sf probe; sf read ${scriptaddr} ${kernelfit_addr}\0" \
+	"qspiboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${qspiroot} rw rootfstype=${qspirootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+	"nandroot=/dev/mtdblock1\0" \
+	"nandrootfstype=jffs2\0" \
+	"nandload=nand read ${scriptaddr} ${kernelfit_addr}\0" \
+	"nandboot=setenv bootargs " CONFIG_BOOTARGS \
+			"root=${nandroot} rw rootfstype=${nandrootfstype}; " \
+			"bootm ${scriptaddr}\0" \
+
+#endif
+
+#if defined(RXC_CONFIG_BOOT_FROM_MMC) && defined(RXC_CONFIG_BOOT_FROM_NET)
+#define CONFIG_EXTRA_ENV_SETTINGS \
+	"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
+	"mmcloadpart=2\0" \
+	"mmcroot=/dev/mmcblk0p3\0" \
+	"loadaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
+	"bootfile=Image\0" \
+	"fdtaddr=8000000\0" \
+	"mmcroot=/dev/mmcblk0p2\0" \
+	"mmcboot=setenv bootargs " CONFIG_BOOTARGS \
+		" root=${mmcroot} rw rootwait;" \
+		"bootz ${loadaddr} - ${fdt_addr}\0" \
+	"mmcload=mmc rescan;" \
+		"load mmc 0:${mmcloadpart} ${loadaddr} ${bootfile};" \
+		"load mmc 0:${mmcloadpart} ${fdtaddr} ${fdtfile}\0" \
+	\
+	"ethaddr=00:07:ed:00:64:04\0" \
+	"ipaddr=192.168.1.155\0" \
+	"serverip=192.168.1.200\0" \
+	"tftppath=achilles\0" \
+	"nfspath=/srv/nfs/achilles\0" \
+	"loadfdt=tftp ${fdtaddr} ${tftppath}/${fdtfile}\0" \
+	"loadbootfile= tftp ${loadaddr} ${tftppath}/${bootfile}\0" \
+	"netboot=setenv bootargs " CONFIG_BOOTARGS \
+		"ip=dhcp root=/dev/nfs rw rootwait nfsroot=${serverip}:${nfspath},nolock,rsize=4096,wsize=4096;" \
+		"tftp ${fdtaddr} ${tftppath}/${fdtfile}; " \
+		"tftp ${loadaddr} ${tftppath}/${bootfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	"initramfs-dir=initramfs-achilles\0" \
+	"initramfs-boot=setenv bootargs earlycon debug ignore_loglevel " \
+		"console=ttyS0,115200 root=/dev/ram rw; " \
+		"tftp ${loadaddr} ${initramfs-dir}/${bootfile}; " \
+		"tftp ${fdtaddr} ${initramfs-dir}/${fdtfile}; " \
+		"bootz ${loadaddr} - ${fdtaddr}\0" \
+	\
+	"scriptaddr=0x02100000\0" \
+	"scriptfile=u-boot.scr\0" \
+	"fatscript=if fatload mmc 0:2 ${scriptaddr} ${scriptfile};" \
+			"then source ${scriptaddr}; fi\0" \
+	"socfpga_legacy_reset_compat=1\0" \
+	"prog_core=if load mmc 0:2 ${loadaddr} fit_spl_fpga.itb;" \
+		   "then fpga loadmk 0 ${loadaddr}:fpga-core-1; fi\0" \
+	SOCFPGA_BOOT_SETTINGS \
+	BOOTENV
+
+#endif
+
+/* The rest of the configuration is shared */
+#include <configs/socfpga_common.h>
+
+/*
+ * L4 Watchdog
+ */
+#ifdef CONFIG_HW_WATCHDOG
+#undef CONFIG_DW_WDT_BASE
+#define CONFIG_DW_WDT_BASE		SOCFPGA_L4WD1_ADDRESS
+#endif
+
+#ifdef CONFIG_NAND_DENALI_DT
+#define CONFIG_SYS_NAND_BAD_BLOCK_POS        0x0
+#endif
+
+#endif	/* __CONFIG_SOCFPGA_ARRIA10_ACHILLES_H__ */
-- 
2.17.1

