
*** Running vivado
    with args -log ddr3_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddr3_test.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ddr3_test.tcl -notrace
Command: synth_design -top ddr3_test -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 993.125 ; gain = 233.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddr3_test' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:2]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:59]
INFO: [Synth 8-6157] synthesizing module 'ddr_data' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:2]
	Parameter H_PIXEL bound to: 24'b000000000000001010000000 
	Parameter V_PIXEL bound to: 24'b000000000000000111100000 
	Parameter UART_BAUD bound to: 20'b01111101000000000000 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:30]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_rx.v:1]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter UART_BAUD bound to: 20'b01111101000000000000 
	Parameter BAUD_CNT_MAX bound to: 26'b00000000000000000001100001 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_4byte' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_tx_4byte.v:1]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter UART_BAUD bound to: 20'b01111101000000000000 
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_tx_4byte.v:72]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_tx.v:1]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter UART_BAUD bound to: 20'b01111101000000000000 
	Parameter BAUD_CNT_MAX bound to: 26'b00000000000000000001100001 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_4byte' (3#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/uart/uart_tx_4byte.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_rx_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:36]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_tx_4byte_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:47]
WARNING: [Synth 8-3848] Net rd_en in module/entity ddr_data does not have driver. [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ddr_data' (4#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr_data.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_hdmi' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/top_hdmi.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/vga_timing_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing_ctrl' (6#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/vga_timing_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'pix_data' does not match port width (24) of module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/top_hdmi.v:54]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/hdmi_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:3]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (7#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:3]
INFO: [Synth 8-6157] synthesizing module 'par2ser' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/par2ser.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (9#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6155] done synthesizing module 'par2ser' (10#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/par2ser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (11#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/hdmi_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_hdmi' (12#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/top_hdmi.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:3]
	Parameter DDR_WR_LEN bound to: 8 - type: integer 
	Parameter DDR_RD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ctrl' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:3]
	Parameter DDR_WR_LEN bound to: 8 - type: integer 
	Parameter DDR_RD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/wr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wr_fifo' (13#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/wr_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'din' does not match port width (8) of module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:295]
WARNING: [Synth 8-689] width (10) of port connection 'rd_data_count' does not match port width (9) of module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:303]
INFO: [Synth 8-6157] synthesizing module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/rd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rd_fifo' (14#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/rd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'dout' does not match port width (32) of module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:317]
WARNING: [Synth 8-689] width (10) of port connection 'wr_data_count' does not match port width (11) of module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:323]
WARNING: [Synth 8-5788] Register wr_burst_addr_reg_reg in module axi_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:104]
WARNING: [Synth 8-5788] Register rd_burst_addr_reg_reg in module axi_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_ctrl' (15#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_master_write' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_write.v:3]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
WARNING: [Synth 8-6014] Unused sequential element reg_w_last_reg was removed.  [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_write.v:103]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_write' (16#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_write.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_master_read' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_read.v:3]
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_read.v:82]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_len_reg was removed.  [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_read.v:79]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_read' (17#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_master_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/axi_ddr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr' (18#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/.Xil/Vivado-20404-DESKTOP-I8GGJRG/realtime/axi_ddr_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'ddr3_dm' does not match port width (2) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:265]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (28) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:282]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (28) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:305]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:309]
WARNING: [Synth 8-7023] instance 'u_axi_ddr' of module 'axi_ddr' has 67 connections declared, but only 66 given [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:250]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_top' (19#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/axi_ddr3_rw/axi_ddr_top.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'data_rd' does not match port width (64) of module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:137]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:162]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_data_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddr_rw_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:122]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'top_hdmi_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:95]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_test' (20#1) [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/ddr3_test.v:2]
WARNING: [Synth 8-3917] design ddr3_test has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[9]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[8]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[9]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[8]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[63]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[62]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[61]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[60]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[59]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[58]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[57]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[56]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[55]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[54]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[53]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[52]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[51]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[50]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[49]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[48]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[47]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[46]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[45]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[44]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[43]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[42]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[41]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[40]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[39]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[38]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[37]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[36]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[35]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[34]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[33]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[32]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[31]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[30]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[29]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[28]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[27]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[26]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[25]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[24]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[23]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[22]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[21]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[20]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[19]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[18]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[17]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[16]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[15]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[14]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[13]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[12]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[11]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[10]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[9]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[8]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port sys_clk
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[31]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[30]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[29]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[28]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[27]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[26]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[25]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[24]
WARNING: [Synth 8-3331] design ddr_data has unconnected port data_rd_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.680 ; gain = 309.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.680 ; gain = 309.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.680 ; gain = 309.352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1068.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo/rd_fifo_in_context.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo/rd_fifo_in_context.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo/wr_fifo_in_context.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo/wr_fifo_in_context.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/constrs_1/new/ddr3.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/constrs_1/new/ddr3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/constrs_1/new/ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1177.137 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '5.000' specified during out-of-context synthesis of instance 'ddr_rw_inst/u_axi_ddr' at clock pin 'clk_ref_i' is different from the actual clock period '3.125', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/axi_ddr_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for ddr_rw_inst/u_axi_ddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:119]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_master_write'
INFO: [Synth 8-5544] ROM "wr_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_master_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                              000 |                              000
               S_WA_WAIT |                              001 |                              001
              S_WA_START |                              010 |                              010
               S_WD_WAIT |                              011 |                              011
               S_WD_PROC |                              100 |                              100
               S_WR_WAIT |                              101 |                              101
               S_WR_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'axi_master_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                              000 |                              000
               S_RA_WAIT |                              001 |                              001
              S_RA_START |                              010 |                              010
               S_RD_WAIT |                              011 |                              011
               S_RD_PROC |                              100 |                              100
               S_RD_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_master_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module uart_tx_4byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module ddr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_timing_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module axi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
Module axi_master_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst2/de_q_reg' into 'hdmi_ctrl_inst/encode_inst1/de_q_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:93]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst2/de_reg_reg' into 'hdmi_ctrl_inst/encode_inst1/de_reg_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:94]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst2/c0_q_reg' into 'hdmi_ctrl_inst/encode_inst1/c0_q_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:96]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst2/c0_reg_reg' into 'hdmi_ctrl_inst/encode_inst1/c0_reg_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:97]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst2/c1_q_reg' into 'hdmi_ctrl_inst/encode_inst1/c1_q_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:98]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst2/c1_reg_reg' into 'hdmi_ctrl_inst/encode_inst1/c1_reg_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:99]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst3/de_q_reg' into 'hdmi_ctrl_inst/encode_inst1/de_q_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:93]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst3/de_reg_reg' into 'hdmi_ctrl_inst/encode_inst1/de_reg_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:94]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst3/c0_q_reg' into 'hdmi_ctrl_inst/encode_inst1/c0_q_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:96]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst3/c0_reg_reg' into 'hdmi_ctrl_inst/encode_inst1/c0_reg_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:97]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst3/c1_q_reg' into 'hdmi_ctrl_inst/encode_inst1/c1_q_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:98]
INFO: [Synth 8-4471] merging register 'hdmi_ctrl_inst/encode_inst3/c1_reg_reg' into 'hdmi_ctrl_inst/encode_inst1/c1_reg_reg' [D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/src/hdmi/encode.v:99]
WARNING: [Synth 8-3917] design ddr3_test has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[9]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[8]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[9]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[8]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[63]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[62]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[4]' (FD) to 'top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_inst/hdmi_ctrl_inst/encode_inst3/n0q_m_reg[0]' (FD) to 'top_hdmi_inst/hdmi_ctrl_inst/encode_inst3/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_inst/hdmi_ctrl_inst/encode_inst2/n0q_m_reg[0]' (FD) to 'top_hdmi_inst/hdmi_ctrl_inst/encode_inst2/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_inst/hdmi_ctrl_inst/encode_inst1/n0q_m_reg[0]' (FD) to 'top_hdmi_inst/hdmi_ctrl_inst/encode_inst1/n1q_m_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_rw_inst/\axi_ctrl_inst/pingpang_reg_reg )
INFO: [Synth 8-3886] merging instance 'ddr_rw_inst/axi_ctrl_inst/rd_rst_reg1_reg' (FDC) to 'ddr_rw_inst/axi_ctrl_inst/wr_rst_reg1_reg'
INFO: [Synth 8-3886] merging instance 'ddr_rw_inst/axi_ctrl_inst/rd_rst_reg2_reg' (FDC) to 'ddr_rw_inst/axi_ctrl_inst/wr_rst_reg2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_rw_inst/\axi_ctrl_inst/wr_rst_reg1_reg )
INFO: [Synth 8-3886] merging instance 'ddr_rw_inst/axi_ctrl_inst/wr_rst_reg2_reg' (FDC) to 'ddr_rw_inst/axi_ctrl_inst/wr_rst_reg1_reg'
INFO: [Synth 8-3886] merging instance 'top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[3]' (FD) to 'top_hdmi_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1180.121 ; gain = 420.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |axi_ddr       |         1|
|2     |wr_fifo       |         1|
|3     |rd_fifo       |         1|
|4     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |axi_ddr   |     1|
|2     |clk_wiz_0 |     1|
|3     |rd_fifo   |     1|
|4     |wr_fifo   |     1|
|5     |CARRY4    |    34|
|6     |LUT1      |    14|
|7     |LUT2      |   165|
|8     |LUT3      |    71|
|9     |LUT4      |    60|
|10    |LUT5      |   100|
|11    |LUT6      |   161|
|12    |ODDR      |     4|
|13    |FDCE      |   264|
|14    |FDRE      |   198|
|15    |FDSE      |    12|
|16    |IBUF      |     2|
|17    |OBUF      |     7|
|18    |OBUFDS    |     4|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |  1378|
|2     |  ddr_data_inst           |ddr_data         |   256|
|3     |    uart_rx_inst          |uart_rx          |    70|
|4     |    uart_tx_4byte_inst    |uart_tx_4byte    |   111|
|5     |      uart_tx_inst        |uart_tx          |    59|
|6     |  top_hdmi_inst           |top_hdmi         |   547|
|7     |    hdmi_ctrl_inst        |hdmi_ctrl        |   429|
|8     |      encode_inst1        |encode           |   116|
|9     |      encode_inst2        |encode_0         |   106|
|10    |      encode_inst3        |encode_1         |   105|
|11    |      par2ser_inst1       |par2ser          |    28|
|12    |      par2ser_inst2       |par2ser_2        |    28|
|13    |      par2ser_inst3       |par2ser_3        |    28|
|14    |      par2ser_inst4       |par2ser_4        |    18|
|15    |    vga_timing_ctrl_inst  |vga_timing_ctrl  |   118|
|16    |  ddr_rw_inst             |axi_ddr_top      |   557|
|17    |    axi_ctrl_inst         |axi_ctrl         |   331|
|18    |    axi_master_read_inst  |axi_master_read  |    35|
|19    |    axi_master_write_inst |axi_master_write |    62|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1183.953 ; gain = 313.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1183.953 ; gain = 424.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1183.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1196.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1196.055 ; gain = 705.980
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1196.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/HDMI_DDR3_uart___/project/project_1.runs/synth_1/ddr3_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ddr3_test_utilization_synth.rpt -pb ddr3_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 21:11:59 2025...
