--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VGAWrite.twx VGAWrite.ncd -o VGAWrite.twr VGAWrite.pcf

Design file:              VGAWrite.ncd
Physical constraint file: VGAWrite.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point clk_counter_1 (SLICE_X12Y33.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_counter_1 (FF)
  Destination:          clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_counter_1 to clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AMUX    Tshcko                0.488   clk_counter<0>
                                                       clk_counter_1
    SLICE_X12Y33.A1      net (fanout=1)        0.502   clk_counter<1>
    SLICE_X12Y33.CLK     Tas                   0.154   clk_counter<0>
                                                       Mcount_clk_counter_xor<1>11
                                                       clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.642ns logic, 0.502ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_1 (SLICE_X12Y33.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_counter_0 to clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.447   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.A2      net (fanout=2)        0.436   clk_counter<0>
    SLICE_X12Y33.CLK     Tas                   0.154   clk_counter<0>
                                                       Mcount_clk_counter_xor<1>11
                                                       clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (0.601ns logic, 0.436ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_0 (SLICE_X12Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_counter_0 to clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.447   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.B5      net (fanout=2)        0.193   clk_counter<0>
    SLICE_X12Y33.CLK     Tas                   0.289   clk_counter<0>
                                                       Mcount_clk_counter_xor<0>11_INV_0
                                                       clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.736ns logic, 0.193ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_counter_0 (SLICE_X12Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_0 to clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.234   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.B5      net (fanout=2)        0.064   clk_counter<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   clk_counter<0>
                                                       Mcount_clk_counter_xor<0>11_INV_0
                                                       clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_1 (SLICE_X12Y33.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_0 (FF)
  Destination:          clk_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_0 to clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.234   clk_counter<0>
                                                       clk_counter_0
    SLICE_X12Y33.A2      net (fanout=2)        0.247   clk_counter<0>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.131   clk_counter<0>
                                                       Mcount_clk_counter_xor<1>11
                                                       clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.365ns logic, 0.247ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point clk_counter_1 (SLICE_X12Y33.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_counter_1 (FF)
  Destination:          clk_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_counter_1 to clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AMUX    Tshcko                0.266   clk_counter<0>
                                                       clk_counter_1
    SLICE_X12Y33.A1      net (fanout=1)        0.268   clk_counter<1>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.131   clk_counter<0>
                                                       Mcount_clk_counter_xor<1>11
                                                       clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.397ns logic, 0.268ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clk_counter<0>/CLK
  Logical resource: clk_counter_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clk_counter<0>/CLK
  Logical resource: clk_counter_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.179|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 5 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 12 17:38:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



