
Minotauro_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000957c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  0800970c  0800970c  0000a70c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009874  08009874  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009874  08009874  0000a874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800987c  0800987c  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800987c  0800987c  0000a87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009880  08009880  0000a880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009884  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b068  2**0
                  CONTENTS
 10 .bss          00004d50  20000068  20000068  0000b068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004db8  20004db8  0000b068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001eafc  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004432  00000000  00000000  00029b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001950  00000000  00000000  0002dfc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013a3  00000000  00000000  0002f918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025b7c  00000000  00000000  00030cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cfb2  00000000  00000000  00056837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e50a9  00000000  00000000  000737e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00158892  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007038  00000000  00000000  001588d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0015f910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080096f4 	.word	0x080096f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080096f4 	.word	0x080096f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b988 	b.w	8000ba4 <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	468e      	mov	lr, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	4688      	mov	r8, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d14a      	bne.n	8000952 <__udivmoddi4+0xa6>
 80008bc:	428a      	cmp	r2, r1
 80008be:	4617      	mov	r7, r2
 80008c0:	d962      	bls.n	8000988 <__udivmoddi4+0xdc>
 80008c2:	fab2 f682 	clz	r6, r2
 80008c6:	b14e      	cbz	r6, 80008dc <__udivmoddi4+0x30>
 80008c8:	f1c6 0320 	rsb	r3, r6, #32
 80008cc:	fa01 f806 	lsl.w	r8, r1, r6
 80008d0:	fa20 f303 	lsr.w	r3, r0, r3
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	ea43 0808 	orr.w	r8, r3, r8
 80008da:	40b4      	lsls	r4, r6
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	fa1f fc87 	uxth.w	ip, r7
 80008e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008e8:	0c23      	lsrs	r3, r4, #16
 80008ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008f2:	fb01 f20c 	mul.w	r2, r1, ip
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d909      	bls.n	800090e <__udivmoddi4+0x62>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000900:	f080 80ea 	bcs.w	8000ad8 <__udivmoddi4+0x22c>
 8000904:	429a      	cmp	r2, r3
 8000906:	f240 80e7 	bls.w	8000ad8 <__udivmoddi4+0x22c>
 800090a:	3902      	subs	r1, #2
 800090c:	443b      	add	r3, r7
 800090e:	1a9a      	subs	r2, r3, r2
 8000910:	b2a3      	uxth	r3, r4
 8000912:	fbb2 f0fe 	udiv	r0, r2, lr
 8000916:	fb0e 2210 	mls	r2, lr, r0, r2
 800091a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800091e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000922:	459c      	cmp	ip, r3
 8000924:	d909      	bls.n	800093a <__udivmoddi4+0x8e>
 8000926:	18fb      	adds	r3, r7, r3
 8000928:	f100 32ff 	add.w	r2, r0, #4294967295
 800092c:	f080 80d6 	bcs.w	8000adc <__udivmoddi4+0x230>
 8000930:	459c      	cmp	ip, r3
 8000932:	f240 80d3 	bls.w	8000adc <__udivmoddi4+0x230>
 8000936:	443b      	add	r3, r7
 8000938:	3802      	subs	r0, #2
 800093a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800093e:	eba3 030c 	sub.w	r3, r3, ip
 8000942:	2100      	movs	r1, #0
 8000944:	b11d      	cbz	r5, 800094e <__udivmoddi4+0xa2>
 8000946:	40f3      	lsrs	r3, r6
 8000948:	2200      	movs	r2, #0
 800094a:	e9c5 3200 	strd	r3, r2, [r5]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	428b      	cmp	r3, r1
 8000954:	d905      	bls.n	8000962 <__udivmoddi4+0xb6>
 8000956:	b10d      	cbz	r5, 800095c <__udivmoddi4+0xb0>
 8000958:	e9c5 0100 	strd	r0, r1, [r5]
 800095c:	2100      	movs	r1, #0
 800095e:	4608      	mov	r0, r1
 8000960:	e7f5      	b.n	800094e <__udivmoddi4+0xa2>
 8000962:	fab3 f183 	clz	r1, r3
 8000966:	2900      	cmp	r1, #0
 8000968:	d146      	bne.n	80009f8 <__udivmoddi4+0x14c>
 800096a:	4573      	cmp	r3, lr
 800096c:	d302      	bcc.n	8000974 <__udivmoddi4+0xc8>
 800096e:	4282      	cmp	r2, r0
 8000970:	f200 8105 	bhi.w	8000b7e <__udivmoddi4+0x2d2>
 8000974:	1a84      	subs	r4, r0, r2
 8000976:	eb6e 0203 	sbc.w	r2, lr, r3
 800097a:	2001      	movs	r0, #1
 800097c:	4690      	mov	r8, r2
 800097e:	2d00      	cmp	r5, #0
 8000980:	d0e5      	beq.n	800094e <__udivmoddi4+0xa2>
 8000982:	e9c5 4800 	strd	r4, r8, [r5]
 8000986:	e7e2      	b.n	800094e <__udivmoddi4+0xa2>
 8000988:	2a00      	cmp	r2, #0
 800098a:	f000 8090 	beq.w	8000aae <__udivmoddi4+0x202>
 800098e:	fab2 f682 	clz	r6, r2
 8000992:	2e00      	cmp	r6, #0
 8000994:	f040 80a4 	bne.w	8000ae0 <__udivmoddi4+0x234>
 8000998:	1a8a      	subs	r2, r1, r2
 800099a:	0c03      	lsrs	r3, r0, #16
 800099c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a0:	b280      	uxth	r0, r0
 80009a2:	b2bc      	uxth	r4, r7
 80009a4:	2101      	movs	r1, #1
 80009a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009b2:	fb04 f20c 	mul.w	r2, r4, ip
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x11e>
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x11c>
 80009c2:	429a      	cmp	r2, r3
 80009c4:	f200 80e0 	bhi.w	8000b88 <__udivmoddi4+0x2dc>
 80009c8:	46c4      	mov	ip, r8
 80009ca:	1a9b      	subs	r3, r3, r2
 80009cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009d4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009d8:	fb02 f404 	mul.w	r4, r2, r4
 80009dc:	429c      	cmp	r4, r3
 80009de:	d907      	bls.n	80009f0 <__udivmoddi4+0x144>
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009e6:	d202      	bcs.n	80009ee <__udivmoddi4+0x142>
 80009e8:	429c      	cmp	r4, r3
 80009ea:	f200 80ca 	bhi.w	8000b82 <__udivmoddi4+0x2d6>
 80009ee:	4602      	mov	r2, r0
 80009f0:	1b1b      	subs	r3, r3, r4
 80009f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009f6:	e7a5      	b.n	8000944 <__udivmoddi4+0x98>
 80009f8:	f1c1 0620 	rsb	r6, r1, #32
 80009fc:	408b      	lsls	r3, r1
 80009fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000a02:	431f      	orrs	r7, r3
 8000a04:	fa0e f401 	lsl.w	r4, lr, r1
 8000a08:	fa20 f306 	lsr.w	r3, r0, r6
 8000a0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a14:	4323      	orrs	r3, r4
 8000a16:	fa00 f801 	lsl.w	r8, r0, r1
 8000a1a:	fa1f fc87 	uxth.w	ip, r7
 8000a1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a22:	0c1c      	lsrs	r4, r3, #16
 8000a24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a30:	45a6      	cmp	lr, r4
 8000a32:	fa02 f201 	lsl.w	r2, r2, r1
 8000a36:	d909      	bls.n	8000a4c <__udivmoddi4+0x1a0>
 8000a38:	193c      	adds	r4, r7, r4
 8000a3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a3e:	f080 809c 	bcs.w	8000b7a <__udivmoddi4+0x2ce>
 8000a42:	45a6      	cmp	lr, r4
 8000a44:	f240 8099 	bls.w	8000b7a <__udivmoddi4+0x2ce>
 8000a48:	3802      	subs	r0, #2
 8000a4a:	443c      	add	r4, r7
 8000a4c:	eba4 040e 	sub.w	r4, r4, lr
 8000a50:	fa1f fe83 	uxth.w	lr, r3
 8000a54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a58:	fb09 4413 	mls	r4, r9, r3, r4
 8000a5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a64:	45a4      	cmp	ip, r4
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x1ce>
 8000a68:	193c      	adds	r4, r7, r4
 8000a6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a6e:	f080 8082 	bcs.w	8000b76 <__udivmoddi4+0x2ca>
 8000a72:	45a4      	cmp	ip, r4
 8000a74:	d97f      	bls.n	8000b76 <__udivmoddi4+0x2ca>
 8000a76:	3b02      	subs	r3, #2
 8000a78:	443c      	add	r4, r7
 8000a7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a7e:	eba4 040c 	sub.w	r4, r4, ip
 8000a82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a86:	4564      	cmp	r4, ip
 8000a88:	4673      	mov	r3, lr
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	d362      	bcc.n	8000b54 <__udivmoddi4+0x2a8>
 8000a8e:	d05f      	beq.n	8000b50 <__udivmoddi4+0x2a4>
 8000a90:	b15d      	cbz	r5, 8000aaa <__udivmoddi4+0x1fe>
 8000a92:	ebb8 0203 	subs.w	r2, r8, r3
 8000a96:	eb64 0409 	sbc.w	r4, r4, r9
 8000a9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000aa2:	431e      	orrs	r6, r3
 8000aa4:	40cc      	lsrs	r4, r1
 8000aa6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aaa:	2100      	movs	r1, #0
 8000aac:	e74f      	b.n	800094e <__udivmoddi4+0xa2>
 8000aae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ab2:	0c01      	lsrs	r1, r0, #16
 8000ab4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ab8:	b280      	uxth	r0, r0
 8000aba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000abe:	463b      	mov	r3, r7
 8000ac0:	4638      	mov	r0, r7
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	46b8      	mov	r8, r7
 8000ac6:	46be      	mov	lr, r7
 8000ac8:	2620      	movs	r6, #32
 8000aca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ace:	eba2 0208 	sub.w	r2, r2, r8
 8000ad2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ad6:	e766      	b.n	80009a6 <__udivmoddi4+0xfa>
 8000ad8:	4601      	mov	r1, r0
 8000ada:	e718      	b.n	800090e <__udivmoddi4+0x62>
 8000adc:	4610      	mov	r0, r2
 8000ade:	e72c      	b.n	800093a <__udivmoddi4+0x8e>
 8000ae0:	f1c6 0220 	rsb	r2, r6, #32
 8000ae4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ae8:	40b7      	lsls	r7, r6
 8000aea:	40b1      	lsls	r1, r6
 8000aec:	fa20 f202 	lsr.w	r2, r0, r2
 8000af0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af4:	430a      	orrs	r2, r1
 8000af6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000afa:	b2bc      	uxth	r4, r7
 8000afc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b00:	0c11      	lsrs	r1, r2, #16
 8000b02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b06:	fb08 f904 	mul.w	r9, r8, r4
 8000b0a:	40b0      	lsls	r0, r6
 8000b0c:	4589      	cmp	r9, r1
 8000b0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b12:	b280      	uxth	r0, r0
 8000b14:	d93e      	bls.n	8000b94 <__udivmoddi4+0x2e8>
 8000b16:	1879      	adds	r1, r7, r1
 8000b18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b1c:	d201      	bcs.n	8000b22 <__udivmoddi4+0x276>
 8000b1e:	4589      	cmp	r9, r1
 8000b20:	d81f      	bhi.n	8000b62 <__udivmoddi4+0x2b6>
 8000b22:	eba1 0109 	sub.w	r1, r1, r9
 8000b26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b2a:	fb09 f804 	mul.w	r8, r9, r4
 8000b2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b32:	b292      	uxth	r2, r2
 8000b34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b38:	4542      	cmp	r2, r8
 8000b3a:	d229      	bcs.n	8000b90 <__udivmoddi4+0x2e4>
 8000b3c:	18ba      	adds	r2, r7, r2
 8000b3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b42:	d2c4      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b44:	4542      	cmp	r2, r8
 8000b46:	d2c2      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b48:	f1a9 0102 	sub.w	r1, r9, #2
 8000b4c:	443a      	add	r2, r7
 8000b4e:	e7be      	b.n	8000ace <__udivmoddi4+0x222>
 8000b50:	45f0      	cmp	r8, lr
 8000b52:	d29d      	bcs.n	8000a90 <__udivmoddi4+0x1e4>
 8000b54:	ebbe 0302 	subs.w	r3, lr, r2
 8000b58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b5c:	3801      	subs	r0, #1
 8000b5e:	46e1      	mov	r9, ip
 8000b60:	e796      	b.n	8000a90 <__udivmoddi4+0x1e4>
 8000b62:	eba7 0909 	sub.w	r9, r7, r9
 8000b66:	4449      	add	r1, r9
 8000b68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b70:	fb09 f804 	mul.w	r8, r9, r4
 8000b74:	e7db      	b.n	8000b2e <__udivmoddi4+0x282>
 8000b76:	4673      	mov	r3, lr
 8000b78:	e77f      	b.n	8000a7a <__udivmoddi4+0x1ce>
 8000b7a:	4650      	mov	r0, sl
 8000b7c:	e766      	b.n	8000a4c <__udivmoddi4+0x1a0>
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e6fd      	b.n	800097e <__udivmoddi4+0xd2>
 8000b82:	443b      	add	r3, r7
 8000b84:	3a02      	subs	r2, #2
 8000b86:	e733      	b.n	80009f0 <__udivmoddi4+0x144>
 8000b88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	e71c      	b.n	80009ca <__udivmoddi4+0x11e>
 8000b90:	4649      	mov	r1, r9
 8000b92:	e79c      	b.n	8000ace <__udivmoddi4+0x222>
 8000b94:	eba1 0109 	sub.w	r1, r1, r9
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ba2:	e7c4      	b.n	8000b2e <__udivmoddi4+0x282>

08000ba4 <__aeabi_idiv0>:
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <StartGameTask>:
uint8_t jugador_actual;
static Jugador jugadores[NUM_JUGADORES];


void StartGameTask(void *argument)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start_IT(&htim2);//arrancamos el temporizador una vez empieza el juego
 8000bb0:	4875      	ldr	r0, [pc, #468]	@ (8000d88 <StartGameTask+0x1e0>)
 8000bb2:	f003 f9bb 	bl	8003f2c <HAL_TIM_Base_Start_IT>

	jugador_actual=0;
 8000bb6:	4b75      	ldr	r3, [pc, #468]	@ (8000d8c <StartGameTask+0x1e4>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
	temp_turno = 45;
 8000bbc:	4b74      	ldr	r3, [pc, #464]	@ (8000d90 <StartGameTask+0x1e8>)
 8000bbe:	222d      	movs	r2, #45	@ 0x2d
 8000bc0:	701a      	strb	r2, [r3, #0]

	EventoJuego evento_recibido=0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	73fb      	strb	r3, [r7, #15]
 8000bca:	e023      	b.n	8000c14 <StartGameTask+0x6c>
		jugadores[i].id=i+1;
 8000bcc:	7bfa      	ldrb	r2, [r7, #15]
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	b2d8      	uxtb	r0, r3
 8000bd4:	496f      	ldr	r1, [pc, #444]	@ (8000d94 <StartGameTask+0x1ec>)
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	011b      	lsls	r3, r3, #4
 8000bda:	4413      	add	r3, r2
 8000bdc:	440b      	add	r3, r1
 8000bde:	330f      	adds	r3, #15
 8000be0:	4602      	mov	r2, r0
 8000be2:	701a      	strb	r2, [r3, #0]
		sprintf(jugadores[i].nombre, "J%d", i + 1);
 8000be4:	7bfa      	ldrb	r2, [r7, #15]
 8000be6:	4613      	mov	r3, r2
 8000be8:	011b      	lsls	r3, r3, #4
 8000bea:	4413      	add	r3, r2
 8000bec:	4a69      	ldr	r2, [pc, #420]	@ (8000d94 <StartGameTask+0x1ec>)
 8000bee:	1898      	adds	r0, r3, r2
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4968      	ldr	r1, [pc, #416]	@ (8000d98 <StartGameTask+0x1f0>)
 8000bf8:	f008 f87e 	bl	8008cf8 <siprintf>
		jugadores[i].golpes= 0;
 8000bfc:	7bfa      	ldrb	r2, [r7, #15]
 8000bfe:	4965      	ldr	r1, [pc, #404]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c00:	4613      	mov	r3, r2
 8000c02:	011b      	lsls	r3, r3, #4
 8000c04:	4413      	add	r3, r2
 8000c06:	440b      	add	r3, r1
 8000c08:	3310      	adds	r3, #16
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	3301      	adds	r3, #1
 8000c12:	73fb      	strb	r3, [r7, #15]
 8000c14:	7bfb      	ldrb	r3, [r7, #15]
 8000c16:	2b03      	cmp	r3, #3
 8000c18:	d9d8      	bls.n	8000bcc <StartGameTask+0x24>
	}
	TurnoLEDS(jugadores[jugador_actual]);
 8000c1a:	4b5c      	ldr	r3, [pc, #368]	@ (8000d8c <StartGameTask+0x1e4>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4a5c      	ldr	r2, [pc, #368]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c22:	460b      	mov	r3, r1
 8000c24:	011b      	lsls	r3, r3, #4
 8000c26:	440b      	add	r3, r1
 8000c28:	4413      	add	r3, r2
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4610      	mov	r0, r2
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	4611      	mov	r1, r2
 8000c32:	689c      	ldr	r4, [r3, #8]
 8000c34:	4622      	mov	r2, r4
 8000c36:	68dd      	ldr	r5, [r3, #12]
 8000c38:	462c      	mov	r4, r5
 8000c3a:	7c1b      	ldrb	r3, [r3, #16]
 8000c3c:	f88d 3000 	strb.w	r3, [sp]
 8000c40:	4623      	mov	r3, r4
 8000c42:	f000 f8b7 	bl	8000db4 <TurnoLEDS>

  /* Infinite loop */
  for(;;)
  {
	  //leemos cola a ver si hay algun mensaje nuevo
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000c46:	4b55      	ldr	r3, [pc, #340]	@ (8000d9c <StartGameTask+0x1f4>)
 8000c48:	6818      	ldr	r0, [r3, #0]
 8000c4a:	f107 010e 	add.w	r1, r7, #14
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2200      	movs	r2, #0
 8000c52:	f004 ffb1 	bl	8005bb8 <osMessageQueueGet>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d166      	bne.n	8000d2a <StartGameTask+0x182>
	  {
		  switch (evento_recibido)
 8000c5c:	7bbb      	ldrb	r3, [r7, #14]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d002      	beq.n	8000c68 <StartGameTask+0xc0>
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d053      	beq.n	8000d0e <StartGameTask+0x166>
 8000c66:	e060      	b.n	8000d2a <StartGameTask+0x182>
		  {
		    case Event_GOLPE:
		    	jugadores[jugador_actual].golpes++;
 8000c68:	4b48      	ldr	r3, [pc, #288]	@ (8000d8c <StartGameTask+0x1e4>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4949      	ldr	r1, [pc, #292]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c70:	4613      	mov	r3, r2
 8000c72:	011b      	lsls	r3, r3, #4
 8000c74:	4413      	add	r3, r2
 8000c76:	440b      	add	r3, r1
 8000c78:	3310      	adds	r3, #16
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	b2d8      	uxtb	r0, r3
 8000c80:	4944      	ldr	r1, [pc, #272]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c82:	4613      	mov	r3, r2
 8000c84:	011b      	lsls	r3, r3, #4
 8000c86:	4413      	add	r3, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	3310      	adds	r3, #16
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	701a      	strb	r2, [r3, #0]
		    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000c90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c94:	4842      	ldr	r0, [pc, #264]	@ (8000da0 <StartGameTask+0x1f8>)
 8000c96:	f002 f952 	bl	8002f3e <HAL_GPIO_TogglePin>

		    	if(jugadores[jugador_actual].golpes == 10)
 8000c9a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d8c <StartGameTask+0x1e4>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4a3c      	ldr	r2, [pc, #240]	@ (8000d94 <StartGameTask+0x1ec>)
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	011b      	lsls	r3, r3, #4
 8000ca6:	440b      	add	r3, r1
 8000ca8:	4413      	add	r3, r2
 8000caa:	3310      	adds	r3, #16
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b0a      	cmp	r3, #10
 8000cb0:	d13a      	bne.n	8000d28 <StartGameTask+0x180>
		    	{
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb8:	4839      	ldr	r0, [pc, #228]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cba:	f002 f927 	bl	8002f0c <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cc4:	4836      	ldr	r0, [pc, #216]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cc6:	f002 f921 	bl	8002f0c <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cd0:	4833      	ldr	r0, [pc, #204]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cd2:	f002 f91b 	bl	8002f0c <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cdc:	4830      	ldr	r0, [pc, #192]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cde:	f002 f915 	bl	8002f0c <HAL_GPIO_WritePin>

		    		//Mensaje fin de partida
		    		LCD1602_clear();
 8000ce2:	f000 fb91 	bl	8001408 <LCD1602_clear>
		    		LCD1602_print("!!! GAME OVER !!!");
 8000ce6:	482f      	ldr	r0, [pc, #188]	@ (8000da4 <StartGameTask+0x1fc>)
 8000ce8:	f000 fb3a 	bl	8001360 <LCD1602_print>
		    		LCD1602_2ndLine();
 8000cec:	f000 fb84 	bl	80013f8 <LCD1602_2ndLine>
		    		LCD1602_print("Jugador ");
 8000cf0:	482d      	ldr	r0, [pc, #180]	@ (8000da8 <StartGameTask+0x200>)
 8000cf2:	f000 fb35 	bl	8001360 <LCD1602_print>
		    		LCD1602_print(jugadores[jugador_actual].nombre);
 8000cf6:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <StartGameTask+0x1e4>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	011b      	lsls	r3, r3, #4
 8000d00:	4413      	add	r3, r2
 8000d02:	4a24      	ldr	r2, [pc, #144]	@ (8000d94 <StartGameTask+0x1ec>)
 8000d04:	4413      	add	r3, r2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fb2a 	bl	8001360 <LCD1602_print>

		    	}
		    	break;
 8000d0c:	e00c      	b.n	8000d28 <StartGameTask+0x180>
		    case Event_IR_DETECTED:
		    	 // Visualizaci√≥n en LCD

		    	                LCD1602_clear();
 8000d0e:	f000 fb7b 	bl	8001408 <LCD1602_clear>
		    	                LCD1602_1stLine();
 8000d12:	f000 fb69 	bl	80013e8 <LCD1602_1stLine>
		    	                LCD1602_print("JUGADOR CAIDO!!");
 8000d16:	4825      	ldr	r0, [pc, #148]	@ (8000dac <StartGameTask+0x204>)
 8000d18:	f000 fb22 	bl	8001360 <LCD1602_print>
		    	                LCD1602_2ndLine();
 8000d1c:	f000 fb6c 	bl	80013f8 <LCD1602_2ndLine>
		    	                LCD1602_print("Vuelva al inicio");
 8000d20:	4823      	ldr	r0, [pc, #140]	@ (8000db0 <StartGameTask+0x208>)
 8000d22:	f000 fb1d 	bl	8001360 <LCD1602_print>
		    	                break;
 8000d26:	e000      	b.n	8000d2a <StartGameTask+0x182>
		    	break;
 8000d28:	bf00      	nop

		  }
	  }
	  //chequeamos el tiempo
	  if(temp_turno==0)
 8000d2a:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <StartGameTask+0x1e8>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d125      	bne.n	8000d80 <StartGameTask+0x1d8>
	  {
		  jugador_actual++;
 8000d34:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d3e:	701a      	strb	r2, [r3, #0]
		  if(jugador_actual>(NUM_JUGADORES-1)){jugador_actual=0;}
 8000d40:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d902      	bls.n	8000d4e <StartGameTask+0x1a6>
 8000d48:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]

		  //actualizamos LED
		  TurnoLEDS(jugadores[jugador_actual]);
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4619      	mov	r1, r3
 8000d54:	4a0f      	ldr	r2, [pc, #60]	@ (8000d94 <StartGameTask+0x1ec>)
 8000d56:	460b      	mov	r3, r1
 8000d58:	011b      	lsls	r3, r3, #4
 8000d5a:	440b      	add	r3, r1
 8000d5c:	4413      	add	r3, r2
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4610      	mov	r0, r2
 8000d62:	685a      	ldr	r2, [r3, #4]
 8000d64:	4611      	mov	r1, r2
 8000d66:	689c      	ldr	r4, [r3, #8]
 8000d68:	4622      	mov	r2, r4
 8000d6a:	68dd      	ldr	r5, [r3, #12]
 8000d6c:	462c      	mov	r4, r5
 8000d6e:	7c1b      	ldrb	r3, [r3, #16]
 8000d70:	f88d 3000 	strb.w	r3, [sp]
 8000d74:	4623      	mov	r3, r4
 8000d76:	f000 f81d 	bl	8000db4 <TurnoLEDS>

		  //reiniciamos el reloj
		  temp_turno=45;
 8000d7a:	4b05      	ldr	r3, [pc, #20]	@ (8000d90 <StartGameTask+0x1e8>)
 8000d7c:	222d      	movs	r2, #45	@ 0x2d
 8000d7e:	701a      	strb	r2, [r3, #0]
	  }

    osDelay(100);
 8000d80:	2064      	movs	r0, #100	@ 0x64
 8000d82:	f004 fd45 	bl	8005810 <osDelay>
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000d86:	e75e      	b.n	8000c46 <StartGameTask+0x9e>
 8000d88:	20000198 	.word	0x20000198
 8000d8c:	20000085 	.word	0x20000085
 8000d90:	20000084 	.word	0x20000084
 8000d94:	20000088 	.word	0x20000088
 8000d98:	0800970c 	.word	0x0800970c
 8000d9c:	20000230 	.word	0x20000230
 8000da0:	40020c00 	.word	0x40020c00
 8000da4:	08009710 	.word	0x08009710
 8000da8:	08009724 	.word	0x08009724
 8000dac:	08009730 	.word	0x08009730
 8000db0:	08009740 	.word	0x08009740

08000db4 <TurnoLEDS>:
  }
}

  void TurnoLEDS(Jugador jugador){
 8000db4:	b084      	sub	sp, #16
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	f107 0c08 	add.w	ip, r7, #8
 8000dbe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);//limpiamos los leds
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000dc8:	4819      	ldr	r0, [pc, #100]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000dca:	f002 f89f 	bl	8002f0c <HAL_GPIO_WritePin>

  	switch (jugador.id){
 8000dce:	7dfb      	ldrb	r3, [r7, #23]
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d826      	bhi.n	8000e24 <TurnoLEDS+0x70>
 8000dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <TurnoLEDS+0x28>)
 8000dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000dfb 	.word	0x08000dfb
 8000de4:	08000e09 	.word	0x08000e09
 8000de8:	08000e17 	.word	0x08000e17
  	case 1:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000df2:	480f      	ldr	r0, [pc, #60]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000df4:	f002 f88a 	bl	8002f0c <HAL_GPIO_WritePin>
  		break;
 8000df8:	e014      	b.n	8000e24 <TurnoLEDS+0x70>
  	case 2:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e00:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000e02:	f002 f883 	bl	8002f0c <HAL_GPIO_WritePin>
  		break;
 8000e06:	e00d      	b.n	8000e24 <TurnoLEDS+0x70>
  	case 3:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e0e:	4808      	ldr	r0, [pc, #32]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000e10:	f002 f87c 	bl	8002f0c <HAL_GPIO_WritePin>
  		break;
 8000e14:	e006      	b.n	8000e24 <TurnoLEDS+0x70>
  	case 4:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e1c:	4804      	ldr	r0, [pc, #16]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000e1e:	f002 f875 	bl	8002f0c <HAL_GPIO_WritePin>
  		break;
 8000e22:	bf00      	nop



  	}
  }
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e2c:	b004      	add	sp, #16
 8000e2e:	4770      	bx	lr
 8000e30:	40020c00 	.word	0x40020c00

08000e34 <Temp_Tick_Turno>:

  void Temp_Tick_Turno(void){
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
	  if (temp_turno>0)
 8000e38:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <Temp_Tick_Turno+0x28>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d006      	beq.n	8000e50 <Temp_Tick_Turno+0x1c>
	  {
		  temp_turno--;
 8000e42:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <Temp_Tick_Turno+0x28>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	4b03      	ldr	r3, [pc, #12]	@ (8000e5c <Temp_Tick_Turno+0x28>)
 8000e4e:	701a      	strb	r2, [r3, #0]
	  }
  }
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000084 	.word	0x20000084

08000e60 <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000e64:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <LCD1602_EnablePulse+0x38>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a0c      	ldr	r2, [pc, #48]	@ (8000e9c <LCD1602_EnablePulse+0x3c>)
 8000e6a:	8811      	ldrh	r1, [r2, #0]
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f002 f84c 	bl	8002f0c <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8000e74:	230a      	movs	r3, #10
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f97a 	bl	8001170 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <LCD1602_EnablePulse+0x38>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a06      	ldr	r2, [pc, #24]	@ (8000e9c <LCD1602_EnablePulse+0x3c>)
 8000e82:	8811      	ldrh	r1, [r2, #0]
 8000e84:	2200      	movs	r2, #0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f002 f840 	bl	8002f0c <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8000e8c:	203c      	movs	r0, #60	@ 0x3c
 8000e8e:	f000 f96f 	bl	8001170 <LCD1602_TIM_MicorSecDelay>
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	200000cc 	.word	0x200000cc
 8000e9c:	200000d2 	.word	0x200000d2

08000ea0 <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d008      	beq.n	8000ec2 <LCD1602_RS+0x22>
 8000eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000edc <LCD1602_RS+0x3c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee0 <LCD1602_RS+0x40>)
 8000eb6:	8811      	ldrh	r1, [r2, #0]
 8000eb8:	2201      	movs	r2, #1
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f002 f826 	bl	8002f0c <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8000ec0:	e007      	b.n	8000ed2 <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8000ec2:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <LCD1602_RS+0x3c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a06      	ldr	r2, [pc, #24]	@ (8000ee0 <LCD1602_RS+0x40>)
 8000ec8:	8811      	ldrh	r1, [r2, #0]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f002 f81d 	bl	8002f0c <HAL_GPIO_WritePin>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200000cc 	.word	0x200000cc
 8000ee0:	200000d0 	.word	0x200000d0

08000ee4 <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f003 030f 	and.w	r3, r3, #15
 8000ef4:	73fb      	strb	r3, [r7, #15]
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	091b      	lsrs	r3, r3, #4
 8000efa:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 8000efc:	4b61      	ldr	r3, [pc, #388]	@ (8001084 <LCD1602_write+0x1a0>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d15a      	bne.n	8000fba <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000f04:	4b60      	ldr	r3, [pc, #384]	@ (8001088 <LCD1602_write+0x1a4>)
 8000f06:	6818      	ldr	r0, [r3, #0]
 8000f08:	4b60      	ldr	r3, [pc, #384]	@ (800108c <LCD1602_write+0x1a8>)
 8000f0a:	8819      	ldrh	r1, [r3, #0]
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	461a      	mov	r2, r3
 8000f16:	f001 fff9 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8001088 <LCD1602_write+0x1a4>)
 8000f1c:	6818      	ldr	r0, [r3, #0]
 8000f1e:	4b5c      	ldr	r3, [pc, #368]	@ (8001090 <LCD1602_write+0x1ac>)
 8000f20:	8819      	ldrh	r1, [r3, #0]
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	f001 ffee 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000f30:	4b55      	ldr	r3, [pc, #340]	@ (8001088 <LCD1602_write+0x1a4>)
 8000f32:	6818      	ldr	r0, [r3, #0]
 8000f34:	4b57      	ldr	r3, [pc, #348]	@ (8001094 <LCD1602_write+0x1b0>)
 8000f36:	8819      	ldrh	r1, [r3, #0]
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	461a      	mov	r2, r3
 8000f42:	f001 ffe3 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000f46:	4b50      	ldr	r3, [pc, #320]	@ (8001088 <LCD1602_write+0x1a4>)
 8000f48:	6818      	ldr	r0, [r3, #0]
 8000f4a:	4b53      	ldr	r3, [pc, #332]	@ (8001098 <LCD1602_write+0x1b4>)
 8000f4c:	8819      	ldrh	r1, [r3, #0]
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
 8000f50:	f003 0308 	and.w	r3, r3, #8
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	461a      	mov	r2, r3
 8000f58:	f001 ffd8 	bl	8002f0c <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000f5c:	4b4f      	ldr	r3, [pc, #316]	@ (800109c <LCD1602_write+0x1b8>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
 8000f60:	4b4f      	ldr	r3, [pc, #316]	@ (80010a0 <LCD1602_write+0x1bc>)
 8000f62:	8819      	ldrh	r1, [r3, #0]
 8000f64:	7bbb      	ldrb	r3, [r7, #14]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	f001 ffcd 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000f72:	4b4a      	ldr	r3, [pc, #296]	@ (800109c <LCD1602_write+0x1b8>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	4b4b      	ldr	r3, [pc, #300]	@ (80010a4 <LCD1602_write+0x1c0>)
 8000f78:	8819      	ldrh	r1, [r3, #0]
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	f001 ffc2 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000f88:	4b44      	ldr	r3, [pc, #272]	@ (800109c <LCD1602_write+0x1b8>)
 8000f8a:	6818      	ldr	r0, [r3, #0]
 8000f8c:	4b46      	ldr	r3, [pc, #280]	@ (80010a8 <LCD1602_write+0x1c4>)
 8000f8e:	8819      	ldrh	r1, [r3, #0]
 8000f90:	7bbb      	ldrb	r3, [r7, #14]
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	f001 ffb7 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800109c <LCD1602_write+0x1b8>)
 8000fa0:	6818      	ldr	r0, [r3, #0]
 8000fa2:	4b42      	ldr	r3, [pc, #264]	@ (80010ac <LCD1602_write+0x1c8>)
 8000fa4:	8819      	ldrh	r1, [r3, #0]
 8000fa6:	7bbb      	ldrb	r3, [r7, #14]
 8000fa8:	f003 0308 	and.w	r3, r3, #8
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	f001 ffac 	bl	8002f0c <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 8000fb4:	f7ff ff54 	bl	8000e60 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8000fb8:	e05f      	b.n	800107a <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8000fba:	4b32      	ldr	r3, [pc, #200]	@ (8001084 <LCD1602_write+0x1a0>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d15b      	bne.n	800107a <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000fc2:	4b36      	ldr	r3, [pc, #216]	@ (800109c <LCD1602_write+0x1b8>)
 8000fc4:	6818      	ldr	r0, [r3, #0]
 8000fc6:	4b36      	ldr	r3, [pc, #216]	@ (80010a0 <LCD1602_write+0x1bc>)
 8000fc8:	8819      	ldrh	r1, [r3, #0]
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	f001 ff9a 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000fd8:	4b30      	ldr	r3, [pc, #192]	@ (800109c <LCD1602_write+0x1b8>)
 8000fda:	6818      	ldr	r0, [r3, #0]
 8000fdc:	4b31      	ldr	r3, [pc, #196]	@ (80010a4 <LCD1602_write+0x1c0>)
 8000fde:	8819      	ldrh	r1, [r3, #0]
 8000fe0:	7bbb      	ldrb	r3, [r7, #14]
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	f001 ff8f 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000fee:	4b2b      	ldr	r3, [pc, #172]	@ (800109c <LCD1602_write+0x1b8>)
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80010a8 <LCD1602_write+0x1c4>)
 8000ff4:	8819      	ldrh	r1, [r3, #0]
 8000ff6:	7bbb      	ldrb	r3, [r7, #14]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	461a      	mov	r2, r3
 8001000:	f001 ff84 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001004:	4b25      	ldr	r3, [pc, #148]	@ (800109c <LCD1602_write+0x1b8>)
 8001006:	6818      	ldr	r0, [r3, #0]
 8001008:	4b28      	ldr	r3, [pc, #160]	@ (80010ac <LCD1602_write+0x1c8>)
 800100a:	8819      	ldrh	r1, [r3, #0]
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	f003 0308 	and.w	r3, r3, #8
 8001012:	b2db      	uxtb	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	f001 ff79 	bl	8002f0c <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 800101a:	f7ff ff21 	bl	8000e60 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 800101e:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <LCD1602_write+0x1b8>)
 8001020:	6818      	ldr	r0, [r3, #0]
 8001022:	4b1f      	ldr	r3, [pc, #124]	@ (80010a0 <LCD1602_write+0x1bc>)
 8001024:	8819      	ldrh	r1, [r3, #0]
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	461a      	mov	r2, r3
 8001030:	f001 ff6c 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <LCD1602_write+0x1b8>)
 8001036:	6818      	ldr	r0, [r3, #0]
 8001038:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <LCD1602_write+0x1c0>)
 800103a:	8819      	ldrh	r1, [r3, #0]
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	b2db      	uxtb	r3, r3
 8001044:	461a      	mov	r2, r3
 8001046:	f001 ff61 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800104a:	4b14      	ldr	r3, [pc, #80]	@ (800109c <LCD1602_write+0x1b8>)
 800104c:	6818      	ldr	r0, [r3, #0]
 800104e:	4b16      	ldr	r3, [pc, #88]	@ (80010a8 <LCD1602_write+0x1c4>)
 8001050:	8819      	ldrh	r1, [r3, #0]
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	b2db      	uxtb	r3, r3
 800105a:	461a      	mov	r2, r3
 800105c:	f001 ff56 	bl	8002f0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001060:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <LCD1602_write+0x1b8>)
 8001062:	6818      	ldr	r0, [r3, #0]
 8001064:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <LCD1602_write+0x1c8>)
 8001066:	8819      	ldrh	r1, [r3, #0]
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	b2db      	uxtb	r3, r3
 8001070:	461a      	mov	r2, r3
 8001072:	f001 ff4b 	bl	8002f0c <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001076:	f7ff fef3 	bl	8000e60 <LCD1602_EnablePulse>
}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000000 	.word	0x20000000
 8001088:	200000d4 	.word	0x200000d4
 800108c:	200000d8 	.word	0x200000d8
 8001090:	200000da 	.word	0x200000da
 8001094:	200000dc 	.word	0x200000dc
 8001098:	200000de 	.word	0x200000de
 800109c:	200000e0 	.word	0x200000e0
 80010a0:	200000e4 	.word	0x200000e4
 80010a4:	200000e6 	.word	0x200000e6
 80010a8:	200000e8 	.word	0x200000e8
 80010ac:	200000ea 	.word	0x200000ea

080010b0 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 80010b6:	1d3a      	adds	r2, r7, #4
 80010b8:	f107 0308 	add.w	r3, r7, #8
 80010bc:	4611      	mov	r1, r2
 80010be:	4618      	mov	r0, r3
 80010c0:	f002 fc08 	bl	80038d4 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d103      	bne.n	80010d2 <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 80010ca:	f002 fbdb 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 80010ce:	61f8      	str	r0, [r7, #28]
 80010d0:	e004      	b.n	80010dc <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 80010d2:	f002 fbd7 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 80010d6:	4603      	mov	r3, r0
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 80010dc:	69f8      	ldr	r0, [r7, #28]
 80010de:	f7ff fb33 	bl	8000748 <__aeabi_ui2d>
 80010e2:	a321      	add	r3, pc, #132	@ (adr r3, 8001168 <LCD1602_TIM_Config+0xb8>)
 80010e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e8:	f7ff f8c2 	bl	8000270 <__aeabi_dmul>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	f7ff fba2 	bl	800083c <__aeabi_d2uiz>
 80010f8:	4603      	mov	r3, r0
 80010fa:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <LCD1602_TIM_Config+0xb0>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001100:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <LCD1602_TIM_Config+0xb0>)
 8001102:	f043 0302 	orr.w	r3, r3, #2
 8001106:	6413      	str	r3, [r2, #64]	@ 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 8001108:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a15      	ldr	r2, [pc, #84]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 800110e:	f023 0310 	bic.w	r3, r3, #16
 8001112:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 8001114:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a12      	ldr	r2, [pc, #72]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 800111a:	f023 0301 	bic.w	r3, r3, #1
 800111e:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 8001120:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a0f      	ldr	r2, [pc, #60]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001126:	f023 0304 	bic.w	r3, r3, #4
 800112a:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 800112c:	4b0d      	ldr	r3, [pc, #52]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a0c      	ldr	r2, [pc, #48]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001132:	f043 0308 	orr.w	r3, r3, #8
 8001136:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 8001138:	4a0a      	ldr	r2, [pc, #40]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3b01      	subs	r3, #1
 800113e:	6293      	str	r3, [r2, #40]	@ 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001142:	2209      	movs	r2, #9
 8001144:	62da      	str	r2, [r3, #44]	@ 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001148:	2201      	movs	r2, #1
 800114a:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 800114c:	4b05      	ldr	r3, [pc, #20]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 800114e:	691b      	ldr	r3, [r3, #16]
 8001150:	4a04      	ldr	r2, [pc, #16]	@ (8001164 <LCD1602_TIM_Config+0xb4>)
 8001152:	f023 0301 	bic.w	r3, r3, #1
 8001156:	6113      	str	r3, [r2, #16]
}
 8001158:	bf00      	nop
 800115a:	3720      	adds	r7, #32
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40023800 	.word	0x40023800
 8001164:	40000400 	.word	0x40000400
 8001168:	a0b5ed8d 	.word	0xa0b5ed8d
 800116c:	3eb0c6f7 	.word	0x3eb0c6f7

08001170 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 8001178:	4a0e      	ldr	r2, [pc, #56]	@ (80011b4 <LCD1602_TIM_MicorSecDelay+0x44>)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3b01      	subs	r3, #1
 800117e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001180:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001182:	691b      	ldr	r3, [r3, #16]
 8001184:	4a0b      	ldr	r2, [pc, #44]	@ (80011b4 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001186:	f023 0301 	bic.w	r3, r3, #1
 800118a:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 800118c:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <LCD1602_TIM_MicorSecDelay+0x44>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a08      	ldr	r2, [pc, #32]	@ (80011b4 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 8001198:	bf00      	nop
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <LCD1602_TIM_MicorSecDelay+0x44>)
 800119c:	691b      	ldr	r3, [r3, #16]
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d1f9      	bne.n	800119a <LCD1602_TIM_MicorSecDelay+0x2a>
}
 80011a6:	bf00      	nop
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	40000400 	.word	0x40000400

080011b8 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f7ff fe6c 	bl	8000ea0 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fe8a 	bl	8000ee4 <LCD1602_write>
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <LCD1602_writeData>:
//6) Write 8 bits data
static void LCD1602_writeData(uint8_t data)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
	//Set RS to 1
	LCD1602_RS(true);
 80011e2:	2001      	movs	r0, #1
 80011e4:	f7ff fe5c 	bl	8000ea0 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(data);
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fe7a 	bl	8000ee4 <LCD1602_write>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <LCD1602_write4bitCommand>:
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = nibble&0xF;
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f003 030f 	and.w	r3, r3, #15
 8001208:	73fb      	strb	r3, [r7, #15]
	//Set RS to 0
	LCD1602_RS(false);
 800120a:	2000      	movs	r0, #0
 800120c:	f7ff fe48 	bl	8000ea0 <LCD1602_RS>
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001210:	4b18      	ldr	r3, [pc, #96]	@ (8001274 <LCD1602_write4bitCommand+0x7c>)
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	4b18      	ldr	r3, [pc, #96]	@ (8001278 <LCD1602_write4bitCommand+0x80>)
 8001216:	8819      	ldrh	r1, [r3, #0]
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	b2db      	uxtb	r3, r3
 8001220:	461a      	mov	r2, r3
 8001222:	f001 fe73 	bl	8002f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001226:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <LCD1602_write4bitCommand+0x7c>)
 8001228:	6818      	ldr	r0, [r3, #0]
 800122a:	4b14      	ldr	r3, [pc, #80]	@ (800127c <LCD1602_write4bitCommand+0x84>)
 800122c:	8819      	ldrh	r1, [r3, #0]
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	b2db      	uxtb	r3, r3
 8001236:	461a      	mov	r2, r3
 8001238:	f001 fe68 	bl	8002f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800123c:	4b0d      	ldr	r3, [pc, #52]	@ (8001274 <LCD1602_write4bitCommand+0x7c>)
 800123e:	6818      	ldr	r0, [r3, #0]
 8001240:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <LCD1602_write4bitCommand+0x88>)
 8001242:	8819      	ldrh	r1, [r3, #0]
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	b2db      	uxtb	r3, r3
 800124c:	461a      	mov	r2, r3
 800124e:	f001 fe5d 	bl	8002f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001252:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <LCD1602_write4bitCommand+0x7c>)
 8001254:	6818      	ldr	r0, [r3, #0]
 8001256:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <LCD1602_write4bitCommand+0x8c>)
 8001258:	8819      	ldrh	r1, [r3, #0]
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	f003 0308 	and.w	r3, r3, #8
 8001260:	b2db      	uxtb	r3, r3
 8001262:	461a      	mov	r2, r3
 8001264:	f001 fe52 	bl	8002f0c <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
 8001268:	f7ff fdfa 	bl	8000e60 <LCD1602_EnablePulse>
}
 800126c:	bf00      	nop
 800126e:	3710      	adds	r7, #16
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200000e0 	.word	0x200000e0
 8001278:	200000e4 	.word	0x200000e4
 800127c:	200000e6 	.word	0x200000e6
 8001280:	200000e8 	.word	0x200000e8
 8001284:	200000ea 	.word	0x200000ea

08001288 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	460b      	mov	r3, r1
 8001294:	817b      	strh	r3, [r7, #10]
 8001296:	4613      	mov	r3, r2
 8001298:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 800129a:	4a27      	ldr	r2, [pc, #156]	@ (8001338 <LCD1602_Begin4BIT+0xb0>)
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 80012a0:	4a26      	ldr	r2, [pc, #152]	@ (800133c <LCD1602_Begin4BIT+0xb4>)
 80012a2:	897b      	ldrh	r3, [r7, #10]
 80012a4:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 80012a6:	4a26      	ldr	r2, [pc, #152]	@ (8001340 <LCD1602_Begin4BIT+0xb8>)
 80012a8:	893b      	ldrh	r3, [r7, #8]
 80012aa:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 80012ac:	4a25      	ldr	r2, [pc, #148]	@ (8001344 <LCD1602_Begin4BIT+0xbc>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 80012b2:	4a25      	ldr	r2, [pc, #148]	@ (8001348 <LCD1602_Begin4BIT+0xc0>)
 80012b4:	8b3b      	ldrh	r3, [r7, #24]
 80012b6:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 80012b8:	4a24      	ldr	r2, [pc, #144]	@ (800134c <LCD1602_Begin4BIT+0xc4>)
 80012ba:	8bbb      	ldrh	r3, [r7, #28]
 80012bc:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 80012be:	4a24      	ldr	r2, [pc, #144]	@ (8001350 <LCD1602_Begin4BIT+0xc8>)
 80012c0:	8c3b      	ldrh	r3, [r7, #32]
 80012c2:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 80012c4:	4a23      	ldr	r2, [pc, #140]	@ (8001354 <LCD1602_Begin4BIT+0xcc>)
 80012c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012c8:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 80012ca:	f7ff fef1 	bl	80010b0 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 80012ce:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <LCD1602_Begin4BIT+0xd0>)
 80012d0:	2202      	movs	r2, #2
 80012d2:	701a      	strb	r2, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 80012d4:	4b21      	ldr	r3, [pc, #132]	@ (800135c <LCD1602_Begin4BIT+0xd4>)
 80012d6:	2228      	movs	r2, #40	@ 0x28
 80012d8:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 80012da:	2014      	movs	r0, #20
 80012dc:	f000 feca 	bl	8002074 <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 80012e0:	2003      	movs	r0, #3
 80012e2:	f7ff ff89 	bl	80011f8 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 80012e6:	2005      	movs	r0, #5
 80012e8:	f000 fec4 	bl	8002074 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 80012ec:	2003      	movs	r0, #3
 80012ee:	f7ff ff83 	bl	80011f8 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f000 febe 	bl	8002074 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 80012f8:	2003      	movs	r0, #3
 80012fa:	f7ff ff7d 	bl	80011f8 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 80012fe:	2001      	movs	r0, #1
 8001300:	f000 feb8 	bl	8002074 <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 8001304:	2002      	movs	r0, #2
 8001306:	f7ff ff77 	bl	80011f8 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800130a:	2001      	movs	r0, #1
 800130c:	f000 feb2 	bl	8002074 <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 8001310:	200f      	movs	r0, #15
 8001312:	f7ff ff51 	bl	80011b8 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 8001316:	2001      	movs	r0, #1
 8001318:	f7ff ff4e 	bl	80011b8 <LCD1602_writeCommand>
	HAL_Delay(3);
 800131c:	2003      	movs	r0, #3
 800131e:	f000 fea9 	bl	8002074 <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8001322:	2028      	movs	r0, #40	@ 0x28
 8001324:	f7ff ff48 	bl	80011b8 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001328:	2003      	movs	r0, #3
 800132a:	f000 fea3 	bl	8002074 <HAL_Delay>
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200000cc 	.word	0x200000cc
 800133c:	200000d0 	.word	0x200000d0
 8001340:	200000d2 	.word	0x200000d2
 8001344:	200000e0 	.word	0x200000e0
 8001348:	200000e4 	.word	0x200000e4
 800134c:	200000e6 	.word	0x200000e6
 8001350:	200000e8 	.word	0x200000e8
 8001354:	200000ea 	.word	0x200000ea
 8001358:	20000000 	.word	0x20000000
 800135c:	20000002 	.word	0x20000002

08001360 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8001368:	2300      	movs	r3, #0
 800136a:	73fb      	strb	r3, [r7, #15]
 800136c:	e009      	b.n	8001382 <LCD1602_print+0x22>
	{
		LCD1602_writeData((uint8_t)string[i]);
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	4413      	add	r3, r2
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff ff2e 	bl	80011d8 <LCD1602_writeData>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	3301      	adds	r3, #1
 8001380:	73fb      	strb	r3, [r7, #15]
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	2b0f      	cmp	r3, #15
 8001386:	d805      	bhi.n	8001394 <LCD1602_print+0x34>
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1ec      	bne.n	800136e <LCD1602_print+0xe>
	}
}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <LCD1602_setCursor>:
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	460a      	mov	r2, r1
 80013a6:	71fb      	strb	r3, [r7, #7]
 80013a8:	4613      	mov	r3, r2
 80013aa:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 80013ac:	79bb      	ldrb	r3, [r7, #6]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	f003 030f 	and.w	r3, r3, #15
 80013b6:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d108      	bne.n	80013d0 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013c4:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff fef5 	bl	80011b8 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 80013ce:	e007      	b.n	80013e0 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80013d6:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff feec 	bl	80011b8 <LCD1602_writeCommand>
}	
 80013e0:	bf00      	nop
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <LCD1602_1stLine>:
void LCD1602_1stLine(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	LCD1602_setCursor(1,1);
 80013ec:	2101      	movs	r1, #1
 80013ee:	2001      	movs	r0, #1
 80013f0:	f7ff ffd4 	bl	800139c <LCD1602_setCursor>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <LCD1602_2ndLine>:
void LCD1602_2ndLine(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	LCD1602_setCursor(2,1);
 80013fc:	2101      	movs	r1, #1
 80013fe:	2002      	movs	r0, #2
 8001400:	f7ff ffcc 	bl	800139c <LCD1602_setCursor>
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}

08001408 <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800140c:	2001      	movs	r0, #1
 800140e:	f7ff fed3 	bl	80011b8 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001412:	2003      	movs	r0, #3
 8001414:	f000 fe2e 	bl	8002074 <HAL_Delay>
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}

0800141c <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
	DisplayControl &= ~(0x01);
 8001420:	4b06      	ldr	r3, [pc, #24]	@ (800143c <LCD1602_noBlink+0x20>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	f023 0301 	bic.w	r3, r3, #1
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b04      	ldr	r3, [pc, #16]	@ (800143c <LCD1602_noBlink+0x20>)
 800142c:	701a      	strb	r2, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 800142e:	4b03      	ldr	r3, [pc, #12]	@ (800143c <LCD1602_noBlink+0x20>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fec0 	bl	80011b8 <LCD1602_writeCommand>
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000001 	.word	0x20000001

08001440 <HAL_GPIO_EXTI_Callback>:
//extern osSemaphoreId_t SemBinGolpeHandle;
extern osMessageQueueId_t ColaEventoHandle;
//extern osSemaphoreId_t SemBinIRHandle;//Sem√°foro para el sensor IR
extern osEventFlagsId_t InputEventsHandle; // Importamos el handle

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]

	static uint32_t last_ir_time = 0; // Variable est√°tica para recordar el tiempo desde la ultima interrupcion
	    uint32_t current_time = HAL_GetTick();
 800144a:	f000 fe07 	bl	800205c <HAL_GetTick>
 800144e:	60f8      	str	r0, [r7, #12]

	if(GPIO_Pin == GPIO_PIN_0)
 8001450:	88fb      	ldrh	r3, [r7, #6]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d105      	bne.n	8001462 <HAL_GPIO_EXTI_Callback+0x22>
		//osSemaphoreRelease(SemBinGolpeHandle);


		/*PRUEBA CON FLAGS*/
		// Enviamos la se√±al (Flag) directamente
		        osEventFlagsSet(InputEventsHandle, FLAG_GOLPE);
 8001456:	4b11      	ldr	r3, [pc, #68]	@ (800149c <HAL_GPIO_EXTI_Callback+0x5c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2101      	movs	r1, #1
 800145c:	4618      	mov	r0, r3
 800145e:	f004 fa31 	bl	80058c4 <osEventFlagsSet>
	}
	if (GPIO_Pin == IR1_SENSOR_Pin)
 8001462:	88fb      	ldrh	r3, [r7, #6]
 8001464:	2b02      	cmp	r3, #2
 8001466:	d114      	bne.n	8001492 <HAL_GPIO_EXTI_Callback+0x52>
		/*PRUEBA CON FLAGS*/
		/* ANTIRREBOTE POR HARDWARE/SOFTWARE EN LA ISR:
		           Si han pasado menos de 500ms desde el √∫ltimo disparo, IGNORAMOS la interrupci√≥n.
		           Esto evita inundar la cola y cumple con no hacer polling en la tarea.
		        */
		        if ((current_time - last_ir_time) > 500)
 8001468:	4b0d      	ldr	r3, [pc, #52]	@ (80014a0 <HAL_GPIO_EXTI_Callback+0x60>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001474:	d90d      	bls.n	8001492 <HAL_GPIO_EXTI_Callback+0x52>
		        {
		            // Solo si ha pasado el tiempo de seguridad, avisamos a la tarea
		            osEventFlagsSet(InputEventsHandle, FLAG_IR);
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <HAL_GPIO_EXTI_Callback+0x5c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2102      	movs	r1, #2
 800147c:	4618      	mov	r0, r3
 800147e:	f004 fa21 	bl	80058c4 <osEventFlagsSet>
		            last_ir_time = current_time;
 8001482:	4a07      	ldr	r2, [pc, #28]	@ (80014a0 <HAL_GPIO_EXTI_Callback+0x60>)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	6013      	str	r3, [r2, #0]

		            // Debug LED (Opcional)
		            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8001488:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800148c:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <HAL_GPIO_EXTI_Callback+0x64>)
 800148e:	f001 fd56 	bl	8002f3e <HAL_GPIO_TogglePin>
		        }
	    }
}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000234 	.word	0x20000234
 80014a0:	200000f4 	.word	0x200000f4
 80014a4:	40020c00 	.word	0x40020c00

080014a8 <Leer_Joystick_Polling>:

void Leer_Joystick_Polling(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
    // 1. Leer Rank 1 (PA2)
    HAL_ADC_Start(&hadc1);
 80014ac:	4811      	ldr	r0, [pc, #68]	@ (80014f4 <Leer_Joystick_Polling+0x4c>)
 80014ae:	f000 fe49 	bl	8002144 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 80014b2:	210a      	movs	r1, #10
 80014b4:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <Leer_Joystick_Polling+0x4c>)
 80014b6:	f000 ff4a 	bl	800234e <HAL_ADC_PollForConversion>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d106      	bne.n	80014ce <Leer_Joystick_Polling+0x26>
        joyX = HAL_ADC_GetValue(&hadc1);
 80014c0:	480c      	ldr	r0, [pc, #48]	@ (80014f4 <Leer_Joystick_Polling+0x4c>)
 80014c2:	f000 ffcf 	bl	8002464 <HAL_ADC_GetValue>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <Leer_Joystick_Polling+0x50>)
 80014cc:	801a      	strh	r2, [r3, #0]
    }

    // 2. Leer Rank 2 (PA3)
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 80014ce:	210a      	movs	r1, #10
 80014d0:	4808      	ldr	r0, [pc, #32]	@ (80014f4 <Leer_Joystick_Polling+0x4c>)
 80014d2:	f000 ff3c 	bl	800234e <HAL_ADC_PollForConversion>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d106      	bne.n	80014ea <Leer_Joystick_Polling+0x42>
        joyY = HAL_ADC_GetValue(&hadc1);
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <Leer_Joystick_Polling+0x4c>)
 80014de:	f000 ffc1 	bl	8002464 <HAL_ADC_GetValue>
 80014e2:	4603      	mov	r3, r0
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	4b05      	ldr	r3, [pc, #20]	@ (80014fc <Leer_Joystick_Polling+0x54>)
 80014e8:	801a      	strh	r2, [r3, #0]
    }

    HAL_ADC_Stop(&hadc1);
 80014ea:	4802      	ldr	r0, [pc, #8]	@ (80014f4 <Leer_Joystick_Polling+0x4c>)
 80014ec:	f000 fefc 	bl	80022e8 <HAL_ADC_Stop>
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200000f8 	.word	0x200000f8
 80014f8:	200000ec 	.word	0x200000ec
 80014fc:	200000ee 	.word	0x200000ee

08001500 <Start_Input_Task>:
// ASUMIMOS:
// 1. Existe 'SemBinIRHandle' (creado en main.c)
// 2. La ISR de GPIOC_PIN_1 libera 'SemBinIRHandle'.

void Start_Input_Task(void *argument)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

	uint32_t flags_recibidos;

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001508:	2006      	movs	r0, #6
 800150a:	f001 faab 	bl	8002a64 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800150e:	2007      	movs	r0, #7
 8001510:	f001 faa8 	bl	8002a64 <HAL_NVIC_EnableIRQ>

    EventoJuego mensaje_evento;
    // Timeout peque√±o para evitar bloqueo infinito y ceder CPU a otras tareas
    const uint32_t check_timeout = 10;
 8001514:	230a      	movs	r3, #10
 8001516:	617b      	str	r3, [r7, #20]
    {

    	/*PRUEBA CON FLAGS*/
    	// La tarea se BLOQUEA (Dorme) aqu√≠ indefinidamente hasta que
    	// ocurra ALGUNO (osFlagsWaitAny) de los eventos.
    	        flags_recibidos = osEventFlagsWait(InputEventsHandle,
 8001518:	4b29      	ldr	r3, [pc, #164]	@ (80015c0 <Start_Input_Task+0xc0>)
 800151a:	6818      	ldr	r0, [r3, #0]
 800151c:	2314      	movs	r3, #20
 800151e:	2200      	movs	r2, #0
 8001520:	2103      	movs	r1, #3
 8001522:	f004 fa11 	bl	8005948 <osEventFlagsWait>
 8001526:	6138      	str	r0, [r7, #16]
    	                                           FLAG_GOLPE | FLAG_IR,
    	                                           osFlagsWaitAny,
    	                                           20);
    	        // En CMSIS-RTOS v2, los errores tienen el bit m√°s alto en 1, asi que comprueba que
    	        //no est√© enviando la se√±al de error por medio de una m√°scara
     if (!(flags_recibidos & 0x80000000))
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	2b00      	cmp	r3, #0
 800152c:	db35      	blt.n	800159a <Start_Input_Task+0x9a>
    	{
        // ----------------------------------------------------
        // 1. MANEJO DE EVENTO GOLPE (GPIOA, PIN_0)
        // ----------------------------------------------------
        if (flags_recibidos & FLAG_GOLPE)
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d01e      	beq.n	8001576 <Start_Input_Task+0x76>
        {
            // Retardo para el anti-rebote (despu√©s de despertar)
            osDelay(50);
 8001538:	2032      	movs	r0, #50	@ 0x32
 800153a:	f004 f969 	bl	8005810 <osDelay>

            // Confirmamos que la se√±al sigue activa (Golpe)
            if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 800153e:	2101      	movs	r1, #1
 8001540:	4820      	ldr	r0, [pc, #128]	@ (80015c4 <Start_Input_Task+0xc4>)
 8001542:	f001 fccb 	bl	8002edc <HAL_GPIO_ReadPin>
 8001546:	4603      	mov	r3, r0
 8001548:	2b01      	cmp	r3, #1
 800154a:	d114      	bne.n	8001576 <Start_Input_Task+0x76>
            {
                mensaje_evento = Event_GOLPE;
 800154c:	2301      	movs	r3, #1
 800154e:	73fb      	strb	r3, [r7, #15]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 8001550:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <Start_Input_Task+0xc8>)
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	f107 010f 	add.w	r1, r7, #15
 8001558:	2300      	movs	r3, #0
 800155a:	2200      	movs	r2, #0
 800155c:	f004 facc 	bl	8005af8 <osMessageQueuePut>

                // L√≥gica LCD si fuera necesaria para el golpe

                // Esperamos a que se libere el pulsador
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8001560:	e002      	b.n	8001568 <Start_Input_Task+0x68>
                    osDelay(10);
 8001562:	200a      	movs	r0, #10
 8001564:	f004 f954 	bl	8005810 <osDelay>
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8001568:	2101      	movs	r1, #1
 800156a:	4816      	ldr	r0, [pc, #88]	@ (80015c4 <Start_Input_Task+0xc4>)
 800156c:	f001 fcb6 	bl	8002edc <HAL_GPIO_ReadPin>
 8001570:	4603      	mov	r3, r0
 8001572:	2b01      	cmp	r3, #1
 8001574:	d0f5      	beq.n	8001562 <Start_Input_Task+0x62>
        }

        // ----------------------------------------------------
        // 2. MANEJO DE EVENTO IR (GPIOC, PIN_1)
        // ----------------------------------------------------
        if (flags_recibidos & FLAG_IR)
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	f003 0302 	and.w	r3, r3, #2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d00c      	beq.n	800159a <Start_Input_Task+0x9a>
        {
            //el antirebote ya lo habiamos metido en la gestion de la interrupcion


                mensaje_evento = Event_IR_DETECTED;
 8001580:	2302      	movs	r3, #2
 8001582:	73fb      	strb	r3, [r7, #15]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 8001584:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <Start_Input_Task+0xc8>)
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	f107 010f 	add.w	r1, r7, #15
 800158c:	2300      	movs	r3, #0
 800158e:	2200      	movs	r2, #0
 8001590:	f004 fab2 	bl	8005af8 <osMessageQueuePut>
                osDelay(100);
 8001594:	2064      	movs	r0, #100	@ 0x64
 8001596:	f004 f93b 	bl	8005810 <osDelay>
     else
         {
             // AQU√ç LLEGAMOS SI PASARON LOS 20ms (TIMEOUT)
             // No hacemos nada, simplemente seguimos abajo hacia el joystick
         }
        Leer_Joystick_Polling();
 800159a:	f7ff ff85 	bl	80014a8 <Leer_Joystick_Polling>

        		spi_buffer[0] = joyX;
 800159e:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <Start_Input_Task+0xcc>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	4b0a      	ldr	r3, [pc, #40]	@ (80015d0 <Start_Input_Task+0xd0>)
 80015a6:	801a      	strh	r2, [r3, #0]
                spi_buffer[1] = joyY;
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <Start_Input_Task+0xd4>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <Start_Input_Task+0xd0>)
 80015b0:	805a      	strh	r2, [r3, #2]

                // 2. Enviamos.
                // IMPORTANTE: El tercer par√°metro es el n√∫mero de DATOS (en este caso 2 palabras de 16 bits)
                HAL_SPI_Transmit(&hspi1, (uint8_t*)pruebas, 2, 10);
 80015b2:	230a      	movs	r3, #10
 80015b4:	2202      	movs	r2, #2
 80015b6:	4908      	ldr	r1, [pc, #32]	@ (80015d8 <Start_Input_Task+0xd8>)
 80015b8:	4808      	ldr	r0, [pc, #32]	@ (80015dc <Start_Input_Task+0xdc>)
 80015ba:	f002 fa46 	bl	8003a4a <HAL_SPI_Transmit>
    	        flags_recibidos = osEventFlagsWait(InputEventsHandle,
 80015be:	e7ab      	b.n	8001518 <Start_Input_Task+0x18>
 80015c0:	20000234 	.word	0x20000234
 80015c4:	40020000 	.word	0x40020000
 80015c8:	20000230 	.word	0x20000230
 80015cc:	200000ec 	.word	0x200000ec
 80015d0:	200000f0 	.word	0x200000f0
 80015d4:	200000ee 	.word	0x200000ee
 80015d8:	20000004 	.word	0x20000004
 80015dc:	20000140 	.word	0x20000140

080015e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e6:	f000 fd03 	bl	8001ff0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ea:	f000 f867 	bl	80016bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ee:	f000 f9df 	bl	80019b0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80015f2:	f000 f965 	bl	80018c0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80015f6:	f000 f9b1 	bl	800195c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80015fa:	f000 f8c9 	bl	8001790 <MX_ADC1_Init>
  MX_SPI1_Init();
 80015fe:	f000 f927 	bl	8001850 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // INICIALIZACI√ìN DEL LCD
    LCD1602_Begin4BIT(GPIOE, RS_Pin, E_Pin, GPIOD, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 8001602:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001606:	9303      	str	r3, [sp, #12]
 8001608:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800160c:	9302      	str	r3, [sp, #8]
 800160e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <main+0xa4>)
 800161c:	2202      	movs	r2, #2
 800161e:	2101      	movs	r1, #1
 8001620:	4819      	ldr	r0, [pc, #100]	@ (8001688 <main+0xa8>)
 8001622:	f7ff fe31 	bl	8001288 <LCD1602_Begin4BIT>

    // Imprimimos el mensaje en pantalla
    LCD1602_print("  El MINOTAURO");
 8001626:	4819      	ldr	r0, [pc, #100]	@ (800168c <main+0xac>)
 8001628:	f7ff fe9a 	bl	8001360 <LCD1602_print>
    LCD1602_2ndLine();
 800162c:	f7ff fee4 	bl	80013f8 <LCD1602_2ndLine>
    LCD1602_print("    A jugar");
 8001630:	4817      	ldr	r0, [pc, #92]	@ (8001690 <main+0xb0>)
 8001632:	f7ff fe95 	bl	8001360 <LCD1602_print>
    LCD1602_noBlink();
 8001636:	f7ff fef1 	bl	800141c <LCD1602_noBlink>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800163a:	f004 f80d 	bl	8005658 <osKernelInitialize>

  /* Create the semaphores(s) */
  /* creation of SemBinGolpe */
  //SemBinGolpeHandle = osSemaphoreNew(1, 1, &SemBinGolpe_attributes);
  //Flags
    InputEventsHandle = osEventFlagsNew(&InputEvents_attributes);
 800163e:	4815      	ldr	r0, [pc, #84]	@ (8001694 <main+0xb4>)
 8001640:	f004 f901 	bl	8005846 <osEventFlagsNew>
 8001644:	4603      	mov	r3, r0
 8001646:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <main+0xb8>)
 8001648:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ColaEvento */
  ColaEventoHandle = osMessageQueueNew (16, sizeof(uint8_t), &ColaEvento_attributes);
 800164a:	4a14      	ldr	r2, [pc, #80]	@ (800169c <main+0xbc>)
 800164c:	2101      	movs	r1, #1
 800164e:	2010      	movs	r0, #16
 8001650:	f004 f9df 	bl	8005a12 <osMessageQueueNew>
 8001654:	4603      	mov	r3, r0
 8001656:	4a12      	ldr	r2, [pc, #72]	@ (80016a0 <main+0xc0>)
 8001658:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <main+0xc4>)
 800165c:	2100      	movs	r1, #0
 800165e:	4812      	ldr	r0, [pc, #72]	@ (80016a8 <main+0xc8>)
 8001660:	f004 f844 	bl	80056ec <osThreadNew>
 8001664:	4603      	mov	r3, r0
 8001666:	4a11      	ldr	r2, [pc, #68]	@ (80016ac <main+0xcc>)
 8001668:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(Start_Input_Task, NULL, &Input_Task_attributes);
 800166a:	4a11      	ldr	r2, [pc, #68]	@ (80016b0 <main+0xd0>)
 800166c:	2100      	movs	r1, #0
 800166e:	4811      	ldr	r0, [pc, #68]	@ (80016b4 <main+0xd4>)
 8001670:	f004 f83c 	bl	80056ec <osThreadNew>
 8001674:	4603      	mov	r3, r0
 8001676:	4a10      	ldr	r2, [pc, #64]	@ (80016b8 <main+0xd8>)
 8001678:	6013      	str	r3, [r2, #0]
  /* add events, ... */

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800167a:	f004 f811 	bl	80056a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800167e:	bf00      	nop
 8001680:	e7fd      	b.n	800167e <main+0x9e>
 8001682:	bf00      	nop
 8001684:	40020c00 	.word	0x40020c00
 8001688:	40021000 	.word	0x40021000
 800168c:	08009784 	.word	0x08009784
 8001690:	08009794 	.word	0x08009794
 8001694:	08009818 	.word	0x08009818
 8001698:	20000234 	.word	0x20000234
 800169c:	08009800 	.word	0x08009800
 80016a0:	20000230 	.word	0x20000230
 80016a4:	080097b8 	.word	0x080097b8
 80016a8:	08000ba9 	.word	0x08000ba9
 80016ac:	20000228 	.word	0x20000228
 80016b0:	080097dc 	.word	0x080097dc
 80016b4:	08001501 	.word	0x08001501
 80016b8:	2000022c 	.word	0x2000022c

080016bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b094      	sub	sp, #80	@ 0x50
 80016c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c2:	f107 0320 	add.w	r3, r7, #32
 80016c6:	2230      	movs	r2, #48	@ 0x30
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f007 fb36 	bl	8008d3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e0:	2300      	movs	r3, #0
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	4b28      	ldr	r3, [pc, #160]	@ (8001788 <SystemClock_Config+0xcc>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e8:	4a27      	ldr	r2, [pc, #156]	@ (8001788 <SystemClock_Config+0xcc>)
 80016ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f0:	4b25      	ldr	r3, [pc, #148]	@ (8001788 <SystemClock_Config+0xcc>)
 80016f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016fc:	2300      	movs	r3, #0
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	4b22      	ldr	r3, [pc, #136]	@ (800178c <SystemClock_Config+0xd0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a21      	ldr	r2, [pc, #132]	@ (800178c <SystemClock_Config+0xd0>)
 8001706:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	4b1f      	ldr	r3, [pc, #124]	@ (800178c <SystemClock_Config+0xd0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001718:	2302      	movs	r3, #2
 800171a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800171c:	2301      	movs	r3, #1
 800171e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001720:	2310      	movs	r3, #16
 8001722:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001724:	2302      	movs	r3, #2
 8001726:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001728:	2300      	movs	r3, #0
 800172a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800172c:	2308      	movs	r3, #8
 800172e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001730:	2354      	movs	r3, #84	@ 0x54
 8001732:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001734:	2302      	movs	r3, #2
 8001736:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001738:	2307      	movs	r3, #7
 800173a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800173c:	f107 0320 	add.w	r3, r7, #32
 8001740:	4618      	mov	r0, r3
 8001742:	f001 fc2f 	bl	8002fa4 <HAL_RCC_OscConfig>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800174c:	f000 f9e6 	bl	8001b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001750:	230f      	movs	r3, #15
 8001752:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001754:	2302      	movs	r3, #2
 8001756:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8001758:	23a0      	movs	r3, #160	@ 0xa0
 800175a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800175c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001760:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001762:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001766:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001768:	f107 030c 	add.w	r3, r7, #12
 800176c:	2100      	movs	r1, #0
 800176e:	4618      	mov	r0, r3
 8001770:	f001 fe90 	bl	8003494 <HAL_RCC_ClockConfig>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800177a:	f000 f9cf 	bl	8001b1c <Error_Handler>
  }
}
 800177e:	bf00      	nop
 8001780:	3750      	adds	r7, #80	@ 0x50
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800
 800178c:	40007000 	.word	0x40007000

08001790 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017a2:	4b28      	ldr	r3, [pc, #160]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017a4:	4a28      	ldr	r2, [pc, #160]	@ (8001848 <MX_ADC1_Init+0xb8>)
 80017a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80017a8:	4b26      	ldr	r3, [pc, #152]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017ae:	4b25      	ldr	r3, [pc, #148]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80017b4:	4b23      	ldr	r3, [pc, #140]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017ba:	4b22      	ldr	r3, [pc, #136]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017bc:	2200      	movs	r2, #0
 80017be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017c0:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017d0:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <MX_ADC1_Init+0xbc>)
 80017d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80017da:	4b1a      	ldr	r3, [pc, #104]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017dc:	2202      	movs	r2, #2
 80017de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017e0:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017e8:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017ee:	4815      	ldr	r0, [pc, #84]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017f0:	f000 fc64 	bl	80020bc <HAL_ADC_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80017fa:	f000 f98f 	bl	8001b1c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80017fe:	2302      	movs	r3, #2
 8001800:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001802:	2301      	movs	r3, #1
 8001804:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001806:	2303      	movs	r3, #3
 8001808:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800180a:	463b      	mov	r3, r7
 800180c:	4619      	mov	r1, r3
 800180e:	480d      	ldr	r0, [pc, #52]	@ (8001844 <MX_ADC1_Init+0xb4>)
 8001810:	f000 fe36 	bl	8002480 <HAL_ADC_ConfigChannel>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800181a:	f000 f97f 	bl	8001b1c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800181e:	2303      	movs	r3, #3
 8001820:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001822:	2302      	movs	r3, #2
 8001824:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001826:	463b      	mov	r3, r7
 8001828:	4619      	mov	r1, r3
 800182a:	4806      	ldr	r0, [pc, #24]	@ (8001844 <MX_ADC1_Init+0xb4>)
 800182c:	f000 fe28 	bl	8002480 <HAL_ADC_ConfigChannel>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001836:	f000 f971 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200000f8 	.word	0x200000f8
 8001848:	40012000 	.word	0x40012000
 800184c:	0f000001 	.word	0x0f000001

08001850 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001854:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001856:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <MX_SPI1_Init+0x6c>)
 8001858:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800185a:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <MX_SPI1_Init+0x68>)
 800185c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001860:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <MX_SPI1_Init+0x68>)
 800186a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800186e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001872:	2200      	movs	r2, #0
 8001874:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001878:	2200      	movs	r2, #0
 800187a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800187c:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <MX_SPI1_Init+0x68>)
 800187e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001882:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001884:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001886:	2200      	movs	r2, #0
 8001888:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800188a:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <MX_SPI1_Init+0x68>)
 800188c:	2200      	movs	r2, #0
 800188e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001890:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001892:	2200      	movs	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001896:	4b08      	ldr	r3, [pc, #32]	@ (80018b8 <MX_SPI1_Init+0x68>)
 8001898:	2200      	movs	r2, #0
 800189a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <MX_SPI1_Init+0x68>)
 800189e:	220a      	movs	r2, #10
 80018a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018a2:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <MX_SPI1_Init+0x68>)
 80018a4:	f002 f848 	bl	8003938 <HAL_SPI_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80018ae:	f000 f935 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000140 	.word	0x20000140
 80018bc:	40013000 	.word	0x40013000

080018c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d4:	463b      	mov	r3, r7
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001958 <MX_TIM2_Init+0x98>)
 80018de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 80018e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <MX_TIM2_Init+0x98>)
 80018e6:	f241 0267 	movw	r2, #4199	@ 0x1067
 80018ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <MX_TIM2_Init+0x98>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <MX_TIM2_Init+0x98>)
 80018f4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80018f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fa:	4b17      	ldr	r3, [pc, #92]	@ (8001958 <MX_TIM2_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001900:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <MX_TIM2_Init+0x98>)
 8001902:	2280      	movs	r2, #128	@ 0x80
 8001904:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001906:	4814      	ldr	r0, [pc, #80]	@ (8001958 <MX_TIM2_Init+0x98>)
 8001908:	f002 fac0 	bl	8003e8c <HAL_TIM_Base_Init>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001912:	f000 f903 	bl	8001b1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001916:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800191a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800191c:	f107 0308 	add.w	r3, r7, #8
 8001920:	4619      	mov	r1, r3
 8001922:	480d      	ldr	r0, [pc, #52]	@ (8001958 <MX_TIM2_Init+0x98>)
 8001924:	f002 fc62 	bl	80041ec <HAL_TIM_ConfigClockSource>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800192e:	f000 f8f5 	bl	8001b1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800193a:	463b      	mov	r3, r7
 800193c:	4619      	mov	r1, r3
 800193e:	4806      	ldr	r0, [pc, #24]	@ (8001958 <MX_TIM2_Init+0x98>)
 8001940:	f002 fe84 	bl	800464c <HAL_TIMEx_MasterConfigSynchronization>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800194a:	f000 f8e7 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000198 	.word	0x20000198

0800195c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001960:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001962:	4a12      	ldr	r2, [pc, #72]	@ (80019ac <MX_USART2_UART_Init+0x50>)
 8001964:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001966:	4b10      	ldr	r3, [pc, #64]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001968:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800196c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800197a:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001982:	220c      	movs	r2, #12
 8001984:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001992:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <MX_USART2_UART_Init+0x4c>)
 8001994:	f002 feea 	bl	800476c <HAL_UART_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800199e:	f000 f8bd 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200001e0 	.word	0x200001e0
 80019ac:	40004400 	.word	0x40004400

080019b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b6:	f107 0314 	add.w	r3, r7, #20
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
 80019c0:	609a      	str	r2, [r3, #8]
 80019c2:	60da      	str	r2, [r3, #12]
 80019c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
 80019ca:	4b43      	ldr	r3, [pc, #268]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	4a42      	ldr	r2, [pc, #264]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d6:	4b40      	ldr	r3, [pc, #256]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	4a3b      	ldr	r2, [pc, #236]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f2:	4b39      	ldr	r3, [pc, #228]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	4b35      	ldr	r3, [pc, #212]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a34      	ldr	r2, [pc, #208]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 8001a08:	f043 0308 	orr.w	r3, r3, #8
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b32      	ldr	r3, [pc, #200]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f003 0308 	and.w	r3, r3, #8
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	607b      	str	r3, [r7, #4]
 8001a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a2d      	ldr	r2, [pc, #180]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 8001a24:	f043 0310 	orr.w	r3, r3, #16
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad8 <MX_GPIO_Init+0x128>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f003 0310 	and.w	r3, r3, #16
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001a36:	2200      	movs	r2, #0
 8001a38:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001a3c:	4827      	ldr	r0, [pc, #156]	@ (8001adc <MX_GPIO_Init+0x12c>)
 8001a3e:	f001 fa65 	bl	8002f0c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2103      	movs	r1, #3
 8001a46:	4826      	ldr	r0, [pc, #152]	@ (8001ae0 <MX_GPIO_Init+0x130>)
 8001a48:	f001 fa60 	bl	8002f0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IR1_SENSOR_Pin */
  GPIO_InitStruct.Pin = IR1_SENSOR_Pin;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a50:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a56:	2301      	movs	r3, #1
 8001a58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IR1_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4820      	ldr	r0, [pc, #128]	@ (8001ae4 <MX_GPIO_Init+0x134>)
 8001a62:	f001 f89f 	bl	8002ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a66:	2301      	movs	r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	4619      	mov	r1, r3
 8001a7a:	481b      	ldr	r0, [pc, #108]	@ (8001ae8 <MX_GPIO_Init+0x138>)
 8001a7c:	f001 f892 	bl	8002ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001a80:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001a84:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4810      	ldr	r0, [pc, #64]	@ (8001adc <MX_GPIO_Init+0x12c>)
 8001a9a:	f001 f883 	bl	8002ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480a      	ldr	r0, [pc, #40]	@ (8001ae0 <MX_GPIO_Init+0x130>)
 8001ab6:	f001 f875 	bl	8002ba4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2105      	movs	r1, #5
 8001abe:	2006      	movs	r0, #6
 8001ac0:	f000 ffb4 	bl	8002a2c <HAL_NVIC_SetPriority>
  //HAL_NVIC_EnableIRQ(EXTI0_IRQn);


  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	2105      	movs	r1, #5
 8001ac8:	2007      	movs	r0, #7
 8001aca:	f000 ffaf 	bl	8002a2c <HAL_NVIC_SetPriority>
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);
  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ace:	bf00      	nop
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40020c00 	.word	0x40020c00
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020000 	.word	0x40020000

08001aec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a07      	ldr	r2, [pc, #28]	@ (8001b18 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d101      	bne.n	8001b02 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001afe:	f000 fa99 	bl	8002034 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)//esta interrupcion se ejecuta cada segundo
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b0a:	d101      	bne.n	8001b10 <HAL_TIM_PeriodElapsedCallback+0x24>
  {
	  Temp_Tick_Turno();
 8001b0c:	f7ff f992 	bl	8000e34 <Temp_Tick_Turno>
  }

  /* USER CODE END Callback 1 */
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40001000 	.word	0x40001000

08001b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b20:	b672      	cpsid	i
}
 8001b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <Error_Handler+0x8>

08001b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	4b12      	ldr	r3, [pc, #72]	@ (8001b7c <HAL_MspInit+0x54>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	4a11      	ldr	r2, [pc, #68]	@ (8001b7c <HAL_MspInit+0x54>)
 8001b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b7c <HAL_MspInit+0x54>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	603b      	str	r3, [r7, #0]
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b7c <HAL_MspInit+0x54>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	4a0a      	ldr	r2, [pc, #40]	@ (8001b7c <HAL_MspInit+0x54>)
 8001b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5a:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <HAL_MspInit+0x54>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	210f      	movs	r1, #15
 8001b6a:	f06f 0001 	mvn.w	r0, #1
 8001b6e:	f000 ff5d 	bl	8002a2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800

08001b80 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
 8001b96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a17      	ldr	r2, [pc, #92]	@ (8001bfc <HAL_ADC_MspInit+0x7c>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d127      	bne.n	8001bf2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	613b      	str	r3, [r7, #16]
 8001ba6:	4b16      	ldr	r3, [pc, #88]	@ (8001c00 <HAL_ADC_MspInit+0x80>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001baa:	4a15      	ldr	r2, [pc, #84]	@ (8001c00 <HAL_ADC_MspInit+0x80>)
 8001bac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bb2:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <HAL_ADC_MspInit+0x80>)
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c00 <HAL_ADC_MspInit+0x80>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	4a0e      	ldr	r2, [pc, #56]	@ (8001c00 <HAL_ADC_MspInit+0x80>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bce:	4b0c      	ldr	r3, [pc, #48]	@ (8001c00 <HAL_ADC_MspInit+0x80>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bda:	230c      	movs	r3, #12
 8001bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bde:	2303      	movs	r3, #3
 8001be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4619      	mov	r1, r3
 8001bec:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <HAL_ADC_MspInit+0x84>)
 8001bee:	f000 ffd9 	bl	8002ba4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001bf2:	bf00      	nop
 8001bf4:	3728      	adds	r7, #40	@ 0x28
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40012000 	.word	0x40012000
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40020000 	.word	0x40020000

08001c08 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08a      	sub	sp, #40	@ 0x28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a19      	ldr	r2, [pc, #100]	@ (8001c8c <HAL_SPI_MspInit+0x84>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d12b      	bne.n	8001c82 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	4b18      	ldr	r3, [pc, #96]	@ (8001c90 <HAL_SPI_MspInit+0x88>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	4a17      	ldr	r2, [pc, #92]	@ (8001c90 <HAL_SPI_MspInit+0x88>)
 8001c34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c3a:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <HAL_SPI_MspInit+0x88>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <HAL_SPI_MspInit+0x88>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a10      	ldr	r2, [pc, #64]	@ (8001c90 <HAL_SPI_MspInit+0x88>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b0e      	ldr	r3, [pc, #56]	@ (8001c90 <HAL_SPI_MspInit+0x88>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c62:	23a0      	movs	r3, #160	@ 0xa0
 8001c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c72:	2305      	movs	r3, #5
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4805      	ldr	r0, [pc, #20]	@ (8001c94 <HAL_SPI_MspInit+0x8c>)
 8001c7e:	f000 ff91 	bl	8002ba4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	@ 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40013000 	.word	0x40013000
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020000 	.word	0x40020000

08001c98 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca8:	d115      	bne.n	8001cd6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce0 <HAL_TIM_Base_MspInit+0x48>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce0 <HAL_TIM_Base_MspInit+0x48>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_TIM_Base_MspInit+0x48>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2105      	movs	r1, #5
 8001cca:	201c      	movs	r0, #28
 8001ccc:	f000 feae 	bl	8002a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cd0:	201c      	movs	r0, #28
 8001cd2:	f000 fec7 	bl	8002a64 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800

08001ce4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	@ 0x28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1d      	ldr	r2, [pc, #116]	@ (8001d78 <HAL_UART_MspInit+0x94>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d133      	bne.n	8001d6e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d7c <HAL_UART_MspInit+0x98>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8001d7c <HAL_UART_MspInit+0x98>)
 8001d10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d16:	4b19      	ldr	r3, [pc, #100]	@ (8001d7c <HAL_UART_MspInit+0x98>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <HAL_UART_MspInit+0x98>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	4a14      	ldr	r2, [pc, #80]	@ (8001d7c <HAL_UART_MspInit+0x98>)
 8001d2c:	f043 0308 	orr.w	r3, r3, #8
 8001d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d32:	4b12      	ldr	r3, [pc, #72]	@ (8001d7c <HAL_UART_MspInit+0x98>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d3e:	2360      	movs	r3, #96	@ 0x60
 8001d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d4e:	2307      	movs	r3, #7
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d52:	f107 0314 	add.w	r3, r7, #20
 8001d56:	4619      	mov	r1, r3
 8001d58:	4809      	ldr	r0, [pc, #36]	@ (8001d80 <HAL_UART_MspInit+0x9c>)
 8001d5a:	f000 ff23 	bl	8002ba4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2105      	movs	r1, #5
 8001d62:	2026      	movs	r0, #38	@ 0x26
 8001d64:	f000 fe62 	bl	8002a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d68:	2026      	movs	r0, #38	@ 0x26
 8001d6a:	f000 fe7b 	bl	8002a64 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d6e:	bf00      	nop
 8001d70:	3728      	adds	r7, #40	@ 0x28
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40004400 	.word	0x40004400
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020c00 	.word	0x40020c00

08001d84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08e      	sub	sp, #56	@ 0x38
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	4b33      	ldr	r3, [pc, #204]	@ (8001e68 <HAL_InitTick+0xe4>)
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9c:	4a32      	ldr	r2, [pc, #200]	@ (8001e68 <HAL_InitTick+0xe4>)
 8001d9e:	f043 0310 	orr.w	r3, r3, #16
 8001da2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001da4:	4b30      	ldr	r3, [pc, #192]	@ (8001e68 <HAL_InitTick+0xe4>)
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	f003 0310 	and.w	r3, r3, #16
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001db0:	f107 0210 	add.w	r2, r7, #16
 8001db4:	f107 0314 	add.w	r3, r7, #20
 8001db8:	4611      	mov	r1, r2
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f001 fd8a 	bl	80038d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001dc0:	6a3b      	ldr	r3, [r7, #32]
 8001dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d103      	bne.n	8001dd2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001dca:	f001 fd5b 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8001dce:	6378      	str	r0, [r7, #52]	@ 0x34
 8001dd0:	e004      	b.n	8001ddc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001dd2:	f001 fd57 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dde:	4a23      	ldr	r2, [pc, #140]	@ (8001e6c <HAL_InitTick+0xe8>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	0c9b      	lsrs	r3, r3, #18
 8001de6:	3b01      	subs	r3, #1
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001dea:	4b21      	ldr	r3, [pc, #132]	@ (8001e70 <HAL_InitTick+0xec>)
 8001dec:	4a21      	ldr	r2, [pc, #132]	@ (8001e74 <HAL_InitTick+0xf0>)
 8001dee:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001df0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e70 <HAL_InitTick+0xec>)
 8001df2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001df6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001df8:	4a1d      	ldr	r2, [pc, #116]	@ (8001e70 <HAL_InitTick+0xec>)
 8001dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dfc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <HAL_InitTick+0xec>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e04:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <HAL_InitTick+0xec>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0a:	4b19      	ldr	r3, [pc, #100]	@ (8001e70 <HAL_InitTick+0xec>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e10:	4817      	ldr	r0, [pc, #92]	@ (8001e70 <HAL_InitTick+0xec>)
 8001e12:	f002 f83b 	bl	8003e8c <HAL_TIM_Base_Init>
 8001e16:	4603      	mov	r3, r0
 8001e18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d11b      	bne.n	8001e5c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e24:	4812      	ldr	r0, [pc, #72]	@ (8001e70 <HAL_InitTick+0xec>)
 8001e26:	f002 f881 	bl	8003f2c <HAL_TIM_Base_Start_IT>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001e30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d111      	bne.n	8001e5c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e38:	2036      	movs	r0, #54	@ 0x36
 8001e3a:	f000 fe13 	bl	8002a64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b0f      	cmp	r3, #15
 8001e42:	d808      	bhi.n	8001e56 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001e44:	2200      	movs	r2, #0
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	2036      	movs	r0, #54	@ 0x36
 8001e4a:	f000 fdef 	bl	8002a2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e78 <HAL_InitTick+0xf4>)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	e002      	b.n	8001e5c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3738      	adds	r7, #56	@ 0x38
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	431bde83 	.word	0x431bde83
 8001e70:	20000238 	.word	0x20000238
 8001e74:	40001000 	.word	0x40001000
 8001e78:	2000000c 	.word	0x2000000c

08001e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e80:	bf00      	nop
 8001e82:	e7fd      	b.n	8001e80 <NMI_Handler+0x4>

08001e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e88:	bf00      	nop
 8001e8a:	e7fd      	b.n	8001e88 <HardFault_Handler+0x4>

08001e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <MemManage_Handler+0x4>

08001e94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e98:	bf00      	nop
 8001e9a:	e7fd      	b.n	8001e98 <BusFault_Handler+0x4>

08001e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ea0:	bf00      	nop
 8001ea2:	e7fd      	b.n	8001ea0 <UsageFault_Handler+0x4>

08001ea4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	f001 f85c 	bl	8002f74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ebc:	bf00      	nop
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(IR1_SENSOR_Pin);
 8001ec4:	2002      	movs	r0, #2
 8001ec6:	f001 f855 	bl	8002f74 <HAL_GPIO_EXTI_IRQHandler>
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
	...

08001ed0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ed4:	4802      	ldr	r0, [pc, #8]	@ (8001ee0 <TIM2_IRQHandler+0x10>)
 8001ed6:	f002 f899 	bl	800400c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000198 	.word	0x20000198

08001ee4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ee8:	4802      	ldr	r0, [pc, #8]	@ (8001ef4 <USART2_IRQHandler+0x10>)
 8001eea:	f002 fc8f 	bl	800480c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200001e0 	.word	0x200001e0

08001ef8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001efc:	4802      	ldr	r0, [pc, #8]	@ (8001f08 <TIM6_DAC_IRQHandler+0x10>)
 8001efe:	f002 f885 	bl	800400c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000238 	.word	0x20000238

08001f0c <_sbrk>:
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	4a14      	ldr	r2, [pc, #80]	@ (8001f68 <_sbrk+0x5c>)
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <_sbrk+0x60>)
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	613b      	str	r3, [r7, #16]
 8001f20:	4b13      	ldr	r3, [pc, #76]	@ (8001f70 <_sbrk+0x64>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d102      	bne.n	8001f2e <_sbrk+0x22>
 8001f28:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <_sbrk+0x64>)
 8001f2a:	4a12      	ldr	r2, [pc, #72]	@ (8001f74 <_sbrk+0x68>)
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	4b10      	ldr	r3, [pc, #64]	@ (8001f70 <_sbrk+0x64>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d207      	bcs.n	8001f4c <_sbrk+0x40>
 8001f3c:	f006 ff64 	bl	8008e08 <__errno>
 8001f40:	4603      	mov	r3, r0
 8001f42:	220c      	movs	r2, #12
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4a:	e009      	b.n	8001f60 <_sbrk+0x54>
 8001f4c:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <_sbrk+0x64>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <_sbrk+0x64>)
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4413      	add	r3, r2
 8001f5a:	4a05      	ldr	r2, [pc, #20]	@ (8001f70 <_sbrk+0x64>)
 8001f5c:	6013      	str	r3, [r2, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20020000 	.word	0x20020000
 8001f6c:	00000400 	.word	0x00000400
 8001f70:	20000280 	.word	0x20000280
 8001f74:	20004db8 	.word	0x20004db8

08001f78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f7c:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <SystemInit+0x20>)
 8001f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f82:	4a05      	ldr	r2, [pc, #20]	@ (8001f98 <SystemInit+0x20>)
 8001f84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fd4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001fa0:	f7ff ffea 	bl	8001f78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fa4:	480c      	ldr	r0, [pc, #48]	@ (8001fd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fa6:	490d      	ldr	r1, [pc, #52]	@ (8001fdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fac:	e002      	b.n	8001fb4 <LoopCopyDataInit>

08001fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb2:	3304      	adds	r3, #4

08001fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fb8:	d3f9      	bcc.n	8001fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fba:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fbc:	4c0a      	ldr	r4, [pc, #40]	@ (8001fe8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc0:	e001      	b.n	8001fc6 <LoopFillZerobss>

08001fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc4:	3204      	adds	r2, #4

08001fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fc8:	d3fb      	bcc.n	8001fc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fca:	f006 ff23 	bl	8008e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fce:	f7ff fb07 	bl	80015e0 <main>
  bx  lr    
 8001fd2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fdc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001fe0:	08009884 	.word	0x08009884
  ldr r2, =_sbss
 8001fe4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001fe8:	20004db8 	.word	0x20004db8

08001fec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fec:	e7fe      	b.n	8001fec <ADC_IRQHandler>
	...

08001ff0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <HAL_Init+0x40>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8002030 <HAL_Init+0x40>)
 8001ffa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ffe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <HAL_Init+0x40>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <HAL_Init+0x40>)
 8002006:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800200a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800200c:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <HAL_Init+0x40>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a07      	ldr	r2, [pc, #28]	@ (8002030 <HAL_Init+0x40>)
 8002012:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002016:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002018:	2003      	movs	r0, #3
 800201a:	f000 fcfc 	bl	8002a16 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800201e:	200f      	movs	r0, #15
 8002020:	f7ff feb0 	bl	8001d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002024:	f7ff fd80 	bl	8001b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40023c00 	.word	0x40023c00

08002034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002038:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_IncTick+0x20>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_IncTick+0x24>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4413      	add	r3, r2
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <HAL_IncTick+0x24>)
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	20000010 	.word	0x20000010
 8002058:	20000284 	.word	0x20000284

0800205c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return uwTick;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <HAL_GetTick+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000284 	.word	0x20000284

08002074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800207c:	f7ff ffee 	bl	800205c <HAL_GetTick>
 8002080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208c:	d005      	beq.n	800209a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800208e:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <HAL_Delay+0x44>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4413      	add	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800209a:	bf00      	nop
 800209c:	f7ff ffde 	bl	800205c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d8f7      	bhi.n	800209c <HAL_Delay+0x28>
  {
  }
}
 80020ac:	bf00      	nop
 80020ae:	bf00      	nop
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000010 	.word	0x20000010

080020bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c4:	2300      	movs	r3, #0
 80020c6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e033      	b.n	800213a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d109      	bne.n	80020ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff fd50 	bl	8001b80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f003 0310 	and.w	r3, r3, #16
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d118      	bne.n	800212c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002102:	f023 0302 	bic.w	r3, r3, #2
 8002106:	f043 0202 	orr.w	r2, r3, #2
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 fad8 	bl	80026c4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	f023 0303 	bic.w	r3, r3, #3
 8002122:	f043 0201 	orr.w	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	641a      	str	r2, [r3, #64]	@ 0x40
 800212a:	e001      	b.n	8002130 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002138:	7bfb      	ldrb	r3, [r7, #15]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_ADC_Start+0x1a>
 800215a:	2302      	movs	r3, #2
 800215c:	e0b2      	b.n	80022c4 <HAL_ADC_Start+0x180>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b01      	cmp	r3, #1
 8002172:	d018      	beq.n	80021a6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f042 0201 	orr.w	r2, r2, #1
 8002182:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002184:	4b52      	ldr	r3, [pc, #328]	@ (80022d0 <HAL_ADC_Start+0x18c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a52      	ldr	r2, [pc, #328]	@ (80022d4 <HAL_ADC_Start+0x190>)
 800218a:	fba2 2303 	umull	r2, r3, r2, r3
 800218e:	0c9a      	lsrs	r2, r3, #18
 8002190:	4613      	mov	r3, r2
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002198:	e002      	b.n	80021a0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	3b01      	subs	r3, #1
 800219e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f9      	bne.n	800219a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d17a      	bne.n	80022aa <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80021bc:	f023 0301 	bic.w	r3, r3, #1
 80021c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d007      	beq.n	80021e6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021f2:	d106      	bne.n	8002202 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f8:	f023 0206 	bic.w	r2, r3, #6
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	645a      	str	r2, [r3, #68]	@ 0x44
 8002200:	e002      	b.n	8002208 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002210:	4b31      	ldr	r3, [pc, #196]	@ (80022d8 <HAL_ADC_Start+0x194>)
 8002212:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800221c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 031f 	and.w	r3, r3, #31
 8002226:	2b00      	cmp	r3, #0
 8002228:	d12a      	bne.n	8002280 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a2b      	ldr	r2, [pc, #172]	@ (80022dc <HAL_ADC_Start+0x198>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d015      	beq.n	8002260 <HAL_ADC_Start+0x11c>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a29      	ldr	r2, [pc, #164]	@ (80022e0 <HAL_ADC_Start+0x19c>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d105      	bne.n	800224a <HAL_ADC_Start+0x106>
 800223e:	4b26      	ldr	r3, [pc, #152]	@ (80022d8 <HAL_ADC_Start+0x194>)
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 031f 	and.w	r3, r3, #31
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00a      	beq.n	8002260 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a25      	ldr	r2, [pc, #148]	@ (80022e4 <HAL_ADC_Start+0x1a0>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d136      	bne.n	80022c2 <HAL_ADC_Start+0x17e>
 8002254:	4b20      	ldr	r3, [pc, #128]	@ (80022d8 <HAL_ADC_Start+0x194>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f003 0310 	and.w	r3, r3, #16
 800225c:	2b00      	cmp	r3, #0
 800225e:	d130      	bne.n	80022c2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d129      	bne.n	80022c2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	e020      	b.n	80022c2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a15      	ldr	r2, [pc, #84]	@ (80022dc <HAL_ADC_Start+0x198>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d11b      	bne.n	80022c2 <HAL_ADC_Start+0x17e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d114      	bne.n	80022c2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	e00b      	b.n	80022c2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f043 0210 	orr.w	r2, r3, #16
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ba:	f043 0201 	orr.w	r2, r3, #1
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3714      	adds	r7, #20
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	20000008 	.word	0x20000008
 80022d4:	431bde83 	.word	0x431bde83
 80022d8:	40012300 	.word	0x40012300
 80022dc:	40012000 	.word	0x40012000
 80022e0:	40012100 	.word	0x40012100
 80022e4:	40012200 	.word	0x40012200

080022e8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_Stop+0x16>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e021      	b.n	8002342 <HAL_ADC_Stop+0x5a>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689a      	ldr	r2, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0201 	bic.w	r2, r2, #1
 8002314:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	2b00      	cmp	r3, #0
 8002322:	d109      	bne.n	8002338 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800232c:	f023 0301 	bic.w	r3, r3, #1
 8002330:	f043 0201 	orr.w	r2, r3, #1
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b084      	sub	sp, #16
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800236a:	d113      	bne.n	8002394 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002376:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800237a:	d10b      	bne.n	8002394 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002380:	f043 0220 	orr.w	r2, r3, #32
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e063      	b.n	800245c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002394:	f7ff fe62 	bl	800205c <HAL_GetTick>
 8002398:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800239a:	e021      	b.n	80023e0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a2:	d01d      	beq.n	80023e0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d007      	beq.n	80023ba <HAL_ADC_PollForConversion+0x6c>
 80023aa:	f7ff fe57 	bl	800205c <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d212      	bcs.n	80023e0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d00b      	beq.n	80023e0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023cc:	f043 0204 	orr.w	r2, r3, #4
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e03d      	b.n	800245c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d1d6      	bne.n	800239c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f06f 0212 	mvn.w	r2, #18
 80023f6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d123      	bne.n	800245a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002416:	2b00      	cmp	r3, #0
 8002418:	d11f      	bne.n	800245a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002420:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002424:	2b00      	cmp	r3, #0
 8002426:	d006      	beq.n	8002436 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002432:	2b00      	cmp	r3, #0
 8002434:	d111      	bne.n	800245a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d105      	bne.n	800245a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	f043 0201 	orr.w	r2, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002472:	4618      	mov	r0, r3
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
	...

08002480 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800248a:	2300      	movs	r3, #0
 800248c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002494:	2b01      	cmp	r3, #1
 8002496:	d101      	bne.n	800249c <HAL_ADC_ConfigChannel+0x1c>
 8002498:	2302      	movs	r3, #2
 800249a:	e105      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x228>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b09      	cmp	r3, #9
 80024aa:	d925      	bls.n	80024f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	68d9      	ldr	r1, [r3, #12]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	461a      	mov	r2, r3
 80024ba:	4613      	mov	r3, r2
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	3b1e      	subs	r3, #30
 80024c2:	2207      	movs	r2, #7
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43da      	mvns	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	400a      	ands	r2, r1
 80024d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68d9      	ldr	r1, [r3, #12]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	4618      	mov	r0, r3
 80024e4:	4603      	mov	r3, r0
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4403      	add	r3, r0
 80024ea:	3b1e      	subs	r3, #30
 80024ec:	409a      	lsls	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	e022      	b.n	800253e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6919      	ldr	r1, [r3, #16]
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	b29b      	uxth	r3, r3
 8002504:	461a      	mov	r2, r3
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	2207      	movs	r2, #7
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43da      	mvns	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	400a      	ands	r2, r1
 800251a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6919      	ldr	r1, [r3, #16]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	b29b      	uxth	r3, r3
 800252c:	4618      	mov	r0, r3
 800252e:	4603      	mov	r3, r0
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4403      	add	r3, r0
 8002534:	409a      	lsls	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2b06      	cmp	r3, #6
 8002544:	d824      	bhi.n	8002590 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	4613      	mov	r3, r2
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4413      	add	r3, r2
 8002556:	3b05      	subs	r3, #5
 8002558:	221f      	movs	r2, #31
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43da      	mvns	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	400a      	ands	r2, r1
 8002566:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	b29b      	uxth	r3, r3
 8002574:	4618      	mov	r0, r3
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	4413      	add	r3, r2
 8002580:	3b05      	subs	r3, #5
 8002582:	fa00 f203 	lsl.w	r2, r0, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	635a      	str	r2, [r3, #52]	@ 0x34
 800258e:	e04c      	b.n	800262a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2b0c      	cmp	r3, #12
 8002596:	d824      	bhi.n	80025e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	3b23      	subs	r3, #35	@ 0x23
 80025aa:	221f      	movs	r2, #31
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43da      	mvns	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	400a      	ands	r2, r1
 80025b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	4618      	mov	r0, r3
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	3b23      	subs	r3, #35	@ 0x23
 80025d4:	fa00 f203 	lsl.w	r2, r0, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	430a      	orrs	r2, r1
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
 80025e0:	e023      	b.n	800262a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	3b41      	subs	r3, #65	@ 0x41
 80025f4:	221f      	movs	r2, #31
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43da      	mvns	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	400a      	ands	r2, r1
 8002602:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	4618      	mov	r0, r3
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	4613      	mov	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	3b41      	subs	r3, #65	@ 0x41
 800261e:	fa00 f203 	lsl.w	r2, r0, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800262a:	4b22      	ldr	r3, [pc, #136]	@ (80026b4 <HAL_ADC_ConfigChannel+0x234>)
 800262c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a21      	ldr	r2, [pc, #132]	@ (80026b8 <HAL_ADC_ConfigChannel+0x238>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d109      	bne.n	800264c <HAL_ADC_ConfigChannel+0x1cc>
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b12      	cmp	r3, #18
 800263e:	d105      	bne.n	800264c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a19      	ldr	r2, [pc, #100]	@ (80026b8 <HAL_ADC_ConfigChannel+0x238>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d123      	bne.n	800269e <HAL_ADC_ConfigChannel+0x21e>
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2b10      	cmp	r3, #16
 800265c:	d003      	beq.n	8002666 <HAL_ADC_ConfigChannel+0x1e6>
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2b11      	cmp	r3, #17
 8002664:	d11b      	bne.n	800269e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2b10      	cmp	r3, #16
 8002678:	d111      	bne.n	800269e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <HAL_ADC_ConfigChannel+0x23c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a10      	ldr	r2, [pc, #64]	@ (80026c0 <HAL_ADC_ConfigChannel+0x240>)
 8002680:	fba2 2303 	umull	r2, r3, r2, r3
 8002684:	0c9a      	lsrs	r2, r3, #18
 8002686:	4613      	mov	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002690:	e002      	b.n	8002698 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	3b01      	subs	r3, #1
 8002696:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f9      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40012300 	.word	0x40012300
 80026b8:	40012000 	.word	0x40012000
 80026bc:	20000008 	.word	0x20000008
 80026c0:	431bde83 	.word	0x431bde83

080026c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026cc:	4b79      	ldr	r3, [pc, #484]	@ (80028b4 <ADC_Init+0x1f0>)
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	431a      	orrs	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	021a      	lsls	r2, r3, #8
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800271c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6859      	ldr	r1, [r3, #4]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	430a      	orrs	r2, r1
 800272e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689a      	ldr	r2, [r3, #8]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800273e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6899      	ldr	r1, [r3, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	430a      	orrs	r2, r1
 8002750:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002756:	4a58      	ldr	r2, [pc, #352]	@ (80028b8 <ADC_Init+0x1f4>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d022      	beq.n	80027a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800276a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6899      	ldr	r1, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800278c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6899      	ldr	r1, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	e00f      	b.n	80027c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0202 	bic.w	r2, r2, #2
 80027d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6899      	ldr	r1, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	7e1b      	ldrb	r3, [r3, #24]
 80027dc:	005a      	lsls	r2, r3, #1
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d01b      	beq.n	8002828 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027fe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800280e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6859      	ldr	r1, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281a:	3b01      	subs	r3, #1
 800281c:	035a      	lsls	r2, r3, #13
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	605a      	str	r2, [r3, #4]
 8002826:	e007      	b.n	8002838 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002836:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002846:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	3b01      	subs	r3, #1
 8002854:	051a      	lsls	r2, r3, #20
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800286c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6899      	ldr	r1, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800287a:	025a      	lsls	r2, r3, #9
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002892:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6899      	ldr	r1, [r3, #8]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	029a      	lsls	r2, r3, #10
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	609a      	str	r2, [r3, #8]
}
 80028a8:	bf00      	nop
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	40012300 	.word	0x40012300
 80028b8:	0f000001 	.word	0x0f000001

080028bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002900 <__NVIC_SetPriorityGrouping+0x44>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028d8:	4013      	ands	r3, r2
 80028da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ee:	4a04      	ldr	r2, [pc, #16]	@ (8002900 <__NVIC_SetPriorityGrouping+0x44>)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	60d3      	str	r3, [r2, #12]
}
 80028f4:	bf00      	nop
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000ed00 	.word	0xe000ed00

08002904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002908:	4b04      	ldr	r3, [pc, #16]	@ (800291c <__NVIC_GetPriorityGrouping+0x18>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	0a1b      	lsrs	r3, r3, #8
 800290e:	f003 0307 	and.w	r3, r3, #7
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000ed00 	.word	0xe000ed00

08002920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	2b00      	cmp	r3, #0
 8002930:	db0b      	blt.n	800294a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	f003 021f 	and.w	r2, r3, #31
 8002938:	4907      	ldr	r1, [pc, #28]	@ (8002958 <__NVIC_EnableIRQ+0x38>)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	2001      	movs	r0, #1
 8002942:	fa00 f202 	lsl.w	r2, r0, r2
 8002946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	e000e100 	.word	0xe000e100

0800295c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	6039      	str	r1, [r7, #0]
 8002966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	db0a      	blt.n	8002986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	b2da      	uxtb	r2, r3
 8002974:	490c      	ldr	r1, [pc, #48]	@ (80029a8 <__NVIC_SetPriority+0x4c>)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	0112      	lsls	r2, r2, #4
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	440b      	add	r3, r1
 8002980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002984:	e00a      	b.n	800299c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	b2da      	uxtb	r2, r3
 800298a:	4908      	ldr	r1, [pc, #32]	@ (80029ac <__NVIC_SetPriority+0x50>)
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	3b04      	subs	r3, #4
 8002994:	0112      	lsls	r2, r2, #4
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	440b      	add	r3, r1
 800299a:	761a      	strb	r2, [r3, #24]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	e000e100 	.word	0xe000e100
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b089      	sub	sp, #36	@ 0x24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f1c3 0307 	rsb	r3, r3, #7
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	bf28      	it	cs
 80029ce:	2304      	movcs	r3, #4
 80029d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3304      	adds	r3, #4
 80029d6:	2b06      	cmp	r3, #6
 80029d8:	d902      	bls.n	80029e0 <NVIC_EncodePriority+0x30>
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	3b03      	subs	r3, #3
 80029de:	e000      	b.n	80029e2 <NVIC_EncodePriority+0x32>
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	f04f 32ff 	mov.w	r2, #4294967295
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43da      	mvns	r2, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	401a      	ands	r2, r3
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f8:	f04f 31ff 	mov.w	r1, #4294967295
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43d9      	mvns	r1, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a08:	4313      	orrs	r3, r2
         );
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3724      	adds	r7, #36	@ 0x24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b082      	sub	sp, #8
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff ff4c 	bl	80028bc <__NVIC_SetPriorityGrouping>
}
 8002a24:	bf00      	nop
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a3e:	f7ff ff61 	bl	8002904 <__NVIC_GetPriorityGrouping>
 8002a42:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	68b9      	ldr	r1, [r7, #8]
 8002a48:	6978      	ldr	r0, [r7, #20]
 8002a4a:	f7ff ffb1 	bl	80029b0 <NVIC_EncodePriority>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a54:	4611      	mov	r1, r2
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ff80 	bl	800295c <__NVIC_SetPriority>
}
 8002a5c:	bf00      	nop
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff54 	bl	8002920 <__NVIC_EnableIRQ>
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a8e:	f7ff fae5 	bl	800205c <HAL_GetTick>
 8002a92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d008      	beq.n	8002ab2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2280      	movs	r2, #128	@ 0x80
 8002aa4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e052      	b.n	8002b58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0216 	bic.w	r2, r2, #22
 8002ac0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ad0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d103      	bne.n	8002ae2 <HAL_DMA_Abort+0x62>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0208 	bic.w	r2, r2, #8
 8002af0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 0201 	bic.w	r2, r2, #1
 8002b00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b02:	e013      	b.n	8002b2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b04:	f7ff faaa 	bl	800205c <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b05      	cmp	r3, #5
 8002b10:	d90c      	bls.n	8002b2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2220      	movs	r2, #32
 8002b16:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2203      	movs	r2, #3
 8002b1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e015      	b.n	8002b58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e4      	bne.n	8002b04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b3e:	223f      	movs	r2, #63	@ 0x3f
 8002b40:	409a      	lsls	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d004      	beq.n	8002b7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2280      	movs	r2, #128	@ 0x80
 8002b78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e00c      	b.n	8002b98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2205      	movs	r2, #5
 8002b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 0201 	bic.w	r2, r2, #1
 8002b94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b089      	sub	sp, #36	@ 0x24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
 8002bbe:	e16b      	b.n	8002e98 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	f040 815a 	bne.w	8002e92 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d005      	beq.n	8002bf6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d130      	bne.n	8002c58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	2203      	movs	r2, #3
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	091b      	lsrs	r3, r3, #4
 8002c42:	f003 0201 	and.w	r2, r3, #1
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	2b03      	cmp	r3, #3
 8002c62:	d017      	beq.n	8002c94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	2203      	movs	r2, #3
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d123      	bne.n	8002ce8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	08da      	lsrs	r2, r3, #3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3208      	adds	r2, #8
 8002ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	220f      	movs	r2, #15
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	691a      	ldr	r2, [r3, #16]
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	08da      	lsrs	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3208      	adds	r2, #8
 8002ce2:	69b9      	ldr	r1, [r7, #24]
 8002ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 0203 	and.w	r2, r3, #3
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80b4 	beq.w	8002e92 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b60      	ldr	r3, [pc, #384]	@ (8002eb0 <HAL_GPIO_Init+0x30c>)
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	4a5f      	ldr	r2, [pc, #380]	@ (8002eb0 <HAL_GPIO_Init+0x30c>)
 8002d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d3a:	4b5d      	ldr	r3, [pc, #372]	@ (8002eb0 <HAL_GPIO_Init+0x30c>)
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d46:	4a5b      	ldr	r2, [pc, #364]	@ (8002eb4 <HAL_GPIO_Init+0x310>)
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	3302      	adds	r3, #2
 8002d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	220f      	movs	r2, #15
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43db      	mvns	r3, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4013      	ands	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a52      	ldr	r2, [pc, #328]	@ (8002eb8 <HAL_GPIO_Init+0x314>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d02b      	beq.n	8002dca <HAL_GPIO_Init+0x226>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a51      	ldr	r2, [pc, #324]	@ (8002ebc <HAL_GPIO_Init+0x318>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d025      	beq.n	8002dc6 <HAL_GPIO_Init+0x222>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a50      	ldr	r2, [pc, #320]	@ (8002ec0 <HAL_GPIO_Init+0x31c>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d01f      	beq.n	8002dc2 <HAL_GPIO_Init+0x21e>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a4f      	ldr	r2, [pc, #316]	@ (8002ec4 <HAL_GPIO_Init+0x320>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d019      	beq.n	8002dbe <HAL_GPIO_Init+0x21a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec8 <HAL_GPIO_Init+0x324>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d013      	beq.n	8002dba <HAL_GPIO_Init+0x216>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a4d      	ldr	r2, [pc, #308]	@ (8002ecc <HAL_GPIO_Init+0x328>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d00d      	beq.n	8002db6 <HAL_GPIO_Init+0x212>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a4c      	ldr	r2, [pc, #304]	@ (8002ed0 <HAL_GPIO_Init+0x32c>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d007      	beq.n	8002db2 <HAL_GPIO_Init+0x20e>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ed4 <HAL_GPIO_Init+0x330>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d101      	bne.n	8002dae <HAL_GPIO_Init+0x20a>
 8002daa:	2307      	movs	r3, #7
 8002dac:	e00e      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002dae:	2308      	movs	r3, #8
 8002db0:	e00c      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002db2:	2306      	movs	r3, #6
 8002db4:	e00a      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002db6:	2305      	movs	r3, #5
 8002db8:	e008      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002dba:	2304      	movs	r3, #4
 8002dbc:	e006      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e004      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e002      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e000      	b.n	8002dcc <HAL_GPIO_Init+0x228>
 8002dca:	2300      	movs	r3, #0
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	f002 0203 	and.w	r2, r2, #3
 8002dd2:	0092      	lsls	r2, r2, #2
 8002dd4:	4093      	lsls	r3, r2
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ddc:	4935      	ldr	r1, [pc, #212]	@ (8002eb4 <HAL_GPIO_Init+0x310>)
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	089b      	lsrs	r3, r3, #2
 8002de2:	3302      	adds	r3, #2
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dea:	4b3b      	ldr	r3, [pc, #236]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	43db      	mvns	r3, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4013      	ands	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e0e:	4a32      	ldr	r2, [pc, #200]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e14:	4b30      	ldr	r3, [pc, #192]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4013      	ands	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e38:	4a27      	ldr	r2, [pc, #156]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e3e:	4b26      	ldr	r3, [pc, #152]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e62:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e68:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	43db      	mvns	r3, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e8c:	4a12      	ldr	r2, [pc, #72]	@ (8002ed8 <HAL_GPIO_Init+0x334>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3301      	adds	r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	2b0f      	cmp	r3, #15
 8002e9c:	f67f ae90 	bls.w	8002bc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
 8002ea4:	3724      	adds	r7, #36	@ 0x24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40013800 	.word	0x40013800
 8002eb8:	40020000 	.word	0x40020000
 8002ebc:	40020400 	.word	0x40020400
 8002ec0:	40020800 	.word	0x40020800
 8002ec4:	40020c00 	.word	0x40020c00
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40021400 	.word	0x40021400
 8002ed0:	40021800 	.word	0x40021800
 8002ed4:	40021c00 	.word	0x40021c00
 8002ed8:	40013c00 	.word	0x40013c00

08002edc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	887b      	ldrh	r3, [r7, #2]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d002      	beq.n	8002efa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	73fb      	strb	r3, [r7, #15]
 8002ef8:	e001      	b.n	8002efe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002efa:	2300      	movs	r3, #0
 8002efc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	807b      	strh	r3, [r7, #2]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f1c:	787b      	ldrb	r3, [r7, #1]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f22:	887a      	ldrh	r2, [r7, #2]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f28:	e003      	b.n	8002f32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f2a:	887b      	ldrh	r3, [r7, #2]
 8002f2c:	041a      	lsls	r2, r3, #16
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	619a      	str	r2, [r3, #24]
}
 8002f32:	bf00      	nop
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr

08002f3e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b085      	sub	sp, #20
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
 8002f46:	460b      	mov	r3, r1
 8002f48:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f50:	887a      	ldrh	r2, [r7, #2]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4013      	ands	r3, r2
 8002f56:	041a      	lsls	r2, r3, #16
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	43d9      	mvns	r1, r3
 8002f5c:	887b      	ldrh	r3, [r7, #2]
 8002f5e:	400b      	ands	r3, r1
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	619a      	str	r2, [r3, #24]
}
 8002f66:	bf00      	nop
 8002f68:	3714      	adds	r7, #20
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f7e:	4b08      	ldr	r3, [pc, #32]	@ (8002fa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f80:	695a      	ldr	r2, [r3, #20]
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d006      	beq.n	8002f98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f8a:	4a05      	ldr	r2, [pc, #20]	@ (8002fa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f90:	88fb      	ldrh	r3, [r7, #6]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fe fa54 	bl	8001440 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40013c00 	.word	0x40013c00

08002fa4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e267      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d075      	beq.n	80030ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fc2:	4b88      	ldr	r3, [pc, #544]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 030c 	and.w	r3, r3, #12
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	d00c      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fce:	4b85      	ldr	r3, [pc, #532]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d112      	bne.n	8003000 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fda:	4b82      	ldr	r3, [pc, #520]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fe2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fe6:	d10b      	bne.n	8003000 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fe8:	4b7e      	ldr	r3, [pc, #504]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d05b      	beq.n	80030ac <HAL_RCC_OscConfig+0x108>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d157      	bne.n	80030ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e242      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003008:	d106      	bne.n	8003018 <HAL_RCC_OscConfig+0x74>
 800300a:	4b76      	ldr	r3, [pc, #472]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a75      	ldr	r2, [pc, #468]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003014:	6013      	str	r3, [r2, #0]
 8003016:	e01d      	b.n	8003054 <HAL_RCC_OscConfig+0xb0>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0x98>
 8003022:	4b70      	ldr	r3, [pc, #448]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a6f      	ldr	r2, [pc, #444]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	4b6d      	ldr	r3, [pc, #436]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a6c      	ldr	r2, [pc, #432]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	e00b      	b.n	8003054 <HAL_RCC_OscConfig+0xb0>
 800303c:	4b69      	ldr	r3, [pc, #420]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a68      	ldr	r2, [pc, #416]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003042:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b66      	ldr	r3, [pc, #408]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a65      	ldr	r2, [pc, #404]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 800304e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7fe fffe 	bl	800205c <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe fffa 	bl	800205c <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e207      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003076:	4b5b      	ldr	r3, [pc, #364]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0xc0>
 8003082:	e014      	b.n	80030ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003084:	f7fe ffea 	bl	800205c <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7fe ffe6 	bl	800205c <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	@ 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e1f3      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800309e:	4b51      	ldr	r3, [pc, #324]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0xe8>
 80030aa:	e000      	b.n	80030ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d063      	beq.n	8003182 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030ba:	4b4a      	ldr	r3, [pc, #296]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 030c 	and.w	r3, r3, #12
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00b      	beq.n	80030de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030c6:	4b47      	ldr	r3, [pc, #284]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030ce:	2b08      	cmp	r3, #8
 80030d0:	d11c      	bne.n	800310c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030d2:	4b44      	ldr	r3, [pc, #272]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d116      	bne.n	800310c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030de:	4b41      	ldr	r3, [pc, #260]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d005      	beq.n	80030f6 <HAL_RCC_OscConfig+0x152>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d001      	beq.n	80030f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e1c7      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f6:	4b3b      	ldr	r3, [pc, #236]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	00db      	lsls	r3, r3, #3
 8003104:	4937      	ldr	r1, [pc, #220]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003106:	4313      	orrs	r3, r2
 8003108:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800310a:	e03a      	b.n	8003182 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d020      	beq.n	8003156 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003114:	4b34      	ldr	r3, [pc, #208]	@ (80031e8 <HAL_RCC_OscConfig+0x244>)
 8003116:	2201      	movs	r2, #1
 8003118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311a:	f7fe ff9f 	bl	800205c <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003122:	f7fe ff9b 	bl	800205c <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e1a8      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003134:	4b2b      	ldr	r3, [pc, #172]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0f0      	beq.n	8003122 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003140:	4b28      	ldr	r3, [pc, #160]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4925      	ldr	r1, [pc, #148]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003150:	4313      	orrs	r3, r2
 8003152:	600b      	str	r3, [r1, #0]
 8003154:	e015      	b.n	8003182 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003156:	4b24      	ldr	r3, [pc, #144]	@ (80031e8 <HAL_RCC_OscConfig+0x244>)
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315c:	f7fe ff7e 	bl	800205c <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003164:	f7fe ff7a 	bl	800205c <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e187      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003176:	4b1b      	ldr	r3, [pc, #108]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f0      	bne.n	8003164 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b00      	cmp	r3, #0
 800318c:	d036      	beq.n	80031fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d016      	beq.n	80031c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003196:	4b15      	ldr	r3, [pc, #84]	@ (80031ec <HAL_RCC_OscConfig+0x248>)
 8003198:	2201      	movs	r2, #1
 800319a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800319c:	f7fe ff5e 	bl	800205c <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a4:	f7fe ff5a 	bl	800205c <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e167      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b6:	4b0b      	ldr	r3, [pc, #44]	@ (80031e4 <HAL_RCC_OscConfig+0x240>)
 80031b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x200>
 80031c2:	e01b      	b.n	80031fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031c4:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <HAL_RCC_OscConfig+0x248>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ca:	f7fe ff47 	bl	800205c <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d0:	e00e      	b.n	80031f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031d2:	f7fe ff43 	bl	800205c <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d907      	bls.n	80031f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e150      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
 80031e4:	40023800 	.word	0x40023800
 80031e8:	42470000 	.word	0x42470000
 80031ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f0:	4b88      	ldr	r3, [pc, #544]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80031f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1ea      	bne.n	80031d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 8097 	beq.w	8003338 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800320a:	2300      	movs	r3, #0
 800320c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800320e:	4b81      	ldr	r3, [pc, #516]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10f      	bne.n	800323a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800321a:	2300      	movs	r3, #0
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	4b7d      	ldr	r3, [pc, #500]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003222:	4a7c      	ldr	r2, [pc, #496]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003228:	6413      	str	r3, [r2, #64]	@ 0x40
 800322a:	4b7a      	ldr	r3, [pc, #488]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 800322c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003232:	60bb      	str	r3, [r7, #8]
 8003234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003236:	2301      	movs	r3, #1
 8003238:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323a:	4b77      	ldr	r3, [pc, #476]	@ (8003418 <HAL_RCC_OscConfig+0x474>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003242:	2b00      	cmp	r3, #0
 8003244:	d118      	bne.n	8003278 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003246:	4b74      	ldr	r3, [pc, #464]	@ (8003418 <HAL_RCC_OscConfig+0x474>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a73      	ldr	r2, [pc, #460]	@ (8003418 <HAL_RCC_OscConfig+0x474>)
 800324c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003252:	f7fe ff03 	bl	800205c <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325a:	f7fe feff 	bl	800205c <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e10c      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800326c:	4b6a      	ldr	r3, [pc, #424]	@ (8003418 <HAL_RCC_OscConfig+0x474>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0f0      	beq.n	800325a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d106      	bne.n	800328e <HAL_RCC_OscConfig+0x2ea>
 8003280:	4b64      	ldr	r3, [pc, #400]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003284:	4a63      	ldr	r2, [pc, #396]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	6713      	str	r3, [r2, #112]	@ 0x70
 800328c:	e01c      	b.n	80032c8 <HAL_RCC_OscConfig+0x324>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	2b05      	cmp	r3, #5
 8003294:	d10c      	bne.n	80032b0 <HAL_RCC_OscConfig+0x30c>
 8003296:	4b5f      	ldr	r3, [pc, #380]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329a:	4a5e      	ldr	r2, [pc, #376]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 800329c:	f043 0304 	orr.w	r3, r3, #4
 80032a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a2:	4b5c      	ldr	r3, [pc, #368]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a6:	4a5b      	ldr	r2, [pc, #364]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032a8:	f043 0301 	orr.w	r3, r3, #1
 80032ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ae:	e00b      	b.n	80032c8 <HAL_RCC_OscConfig+0x324>
 80032b0:	4b58      	ldr	r3, [pc, #352]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b4:	4a57      	ldr	r2, [pc, #348]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032b6:	f023 0301 	bic.w	r3, r3, #1
 80032ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80032bc:	4b55      	ldr	r3, [pc, #340]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c0:	4a54      	ldr	r2, [pc, #336]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032c2:	f023 0304 	bic.w	r3, r3, #4
 80032c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d015      	beq.n	80032fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d0:	f7fe fec4 	bl	800205c <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d6:	e00a      	b.n	80032ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d8:	f7fe fec0 	bl	800205c <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e0cb      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ee:	4b49      	ldr	r3, [pc, #292]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80032f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0ee      	beq.n	80032d8 <HAL_RCC_OscConfig+0x334>
 80032fa:	e014      	b.n	8003326 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032fc:	f7fe feae 	bl	800205c <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003302:	e00a      	b.n	800331a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003304:	f7fe feaa 	bl	800205c <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003312:	4293      	cmp	r3, r2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e0b5      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331a:	4b3e      	ldr	r3, [pc, #248]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 800331c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1ee      	bne.n	8003304 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003326:	7dfb      	ldrb	r3, [r7, #23]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d105      	bne.n	8003338 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332c:	4b39      	ldr	r3, [pc, #228]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	4a38      	ldr	r2, [pc, #224]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003336:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80a1 	beq.w	8003484 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003342:	4b34      	ldr	r3, [pc, #208]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	2b08      	cmp	r3, #8
 800334c:	d05c      	beq.n	8003408 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	2b02      	cmp	r3, #2
 8003354:	d141      	bne.n	80033da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003356:	4b31      	ldr	r3, [pc, #196]	@ (800341c <HAL_RCC_OscConfig+0x478>)
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335c:	f7fe fe7e 	bl	800205c <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003364:	f7fe fe7a 	bl	800205c <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e087      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003376:	4b27      	ldr	r3, [pc, #156]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69da      	ldr	r2, [r3, #28]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	019b      	lsls	r3, r3, #6
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003398:	085b      	lsrs	r3, r3, #1
 800339a:	3b01      	subs	r3, #1
 800339c:	041b      	lsls	r3, r3, #16
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a4:	061b      	lsls	r3, r3, #24
 80033a6:	491b      	ldr	r1, [pc, #108]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033ac:	4b1b      	ldr	r3, [pc, #108]	@ (800341c <HAL_RCC_OscConfig+0x478>)
 80033ae:	2201      	movs	r2, #1
 80033b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b2:	f7fe fe53 	bl	800205c <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ba:	f7fe fe4f 	bl	800205c <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e05c      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033cc:	4b11      	ldr	r3, [pc, #68]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCC_OscConfig+0x416>
 80033d8:	e054      	b.n	8003484 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033da:	4b10      	ldr	r3, [pc, #64]	@ (800341c <HAL_RCC_OscConfig+0x478>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e0:	f7fe fe3c 	bl	800205c <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e8:	f7fe fe38 	bl	800205c <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e045      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fa:	4b06      	ldr	r3, [pc, #24]	@ (8003414 <HAL_RCC_OscConfig+0x470>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1f0      	bne.n	80033e8 <HAL_RCC_OscConfig+0x444>
 8003406:	e03d      	b.n	8003484 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d107      	bne.n	8003420 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e038      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
 8003414:	40023800 	.word	0x40023800
 8003418:	40007000 	.word	0x40007000
 800341c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003420:	4b1b      	ldr	r3, [pc, #108]	@ (8003490 <HAL_RCC_OscConfig+0x4ec>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d028      	beq.n	8003480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003438:	429a      	cmp	r2, r3
 800343a:	d121      	bne.n	8003480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003446:	429a      	cmp	r2, r3
 8003448:	d11a      	bne.n	8003480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003450:	4013      	ands	r3, r2
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003456:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003458:	4293      	cmp	r3, r2
 800345a:	d111      	bne.n	8003480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003466:	085b      	lsrs	r3, r3, #1
 8003468:	3b01      	subs	r3, #1
 800346a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800346c:	429a      	cmp	r2, r3
 800346e:	d107      	bne.n	8003480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800347c:	429a      	cmp	r2, r3
 800347e:	d001      	beq.n	8003484 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e000      	b.n	8003486 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3718      	adds	r7, #24
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800

08003494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0cc      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034a8:	4b68      	ldr	r3, [pc, #416]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d90c      	bls.n	80034d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b6:	4b65      	ldr	r3, [pc, #404]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034be:	4b63      	ldr	r3, [pc, #396]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d001      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0b8      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d020      	beq.n	800351e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0304 	and.w	r3, r3, #4
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d005      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034e8:	4b59      	ldr	r3, [pc, #356]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	4a58      	ldr	r2, [pc, #352]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0308 	and.w	r3, r3, #8
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003500:	4b53      	ldr	r3, [pc, #332]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4a52      	ldr	r2, [pc, #328]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800350a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800350c:	4b50      	ldr	r3, [pc, #320]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	494d      	ldr	r1, [pc, #308]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	4313      	orrs	r3, r2
 800351c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d044      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d107      	bne.n	8003542 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003532:	4b47      	ldr	r3, [pc, #284]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d119      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e07f      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b02      	cmp	r3, #2
 8003548:	d003      	beq.n	8003552 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800354e:	2b03      	cmp	r3, #3
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003552:	4b3f      	ldr	r3, [pc, #252]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d109      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e06f      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003562:	4b3b      	ldr	r3, [pc, #236]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e067      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003572:	4b37      	ldr	r3, [pc, #220]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f023 0203 	bic.w	r2, r3, #3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	4934      	ldr	r1, [pc, #208]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003580:	4313      	orrs	r3, r2
 8003582:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003584:	f7fe fd6a 	bl	800205c <HAL_GetTick>
 8003588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358a:	e00a      	b.n	80035a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358c:	f7fe fd66 	bl	800205c <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359a:	4293      	cmp	r3, r2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e04f      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 020c 	and.w	r2, r3, #12
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d1eb      	bne.n	800358c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035b4:	4b25      	ldr	r3, [pc, #148]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d20c      	bcs.n	80035dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b22      	ldr	r3, [pc, #136]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0307 	and.w	r3, r3, #7
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e032      	b.n	8003642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e8:	4b19      	ldr	r3, [pc, #100]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4916      	ldr	r1, [pc, #88]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d009      	beq.n	800361a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003606:	4b12      	ldr	r3, [pc, #72]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	490e      	ldr	r1, [pc, #56]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	4313      	orrs	r3, r2
 8003618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800361a:	f000 f821 	bl	8003660 <HAL_RCC_GetSysClockFreq>
 800361e:	4602      	mov	r2, r0
 8003620:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	091b      	lsrs	r3, r3, #4
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	490a      	ldr	r1, [pc, #40]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 800362c:	5ccb      	ldrb	r3, [r1, r3]
 800362e:	fa22 f303 	lsr.w	r3, r2, r3
 8003632:	4a09      	ldr	r2, [pc, #36]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003636:	4b09      	ldr	r3, [pc, #36]	@ (800365c <HAL_RCC_ClockConfig+0x1c8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fba2 	bl	8001d84 <HAL_InitTick>

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023c00 	.word	0x40023c00
 8003650:	40023800 	.word	0x40023800
 8003654:	08009828 	.word	0x08009828
 8003658:	20000008 	.word	0x20000008
 800365c:	2000000c 	.word	0x2000000c

08003660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003664:	b094      	sub	sp, #80	@ 0x50
 8003666:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003678:	4b79      	ldr	r3, [pc, #484]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x200>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 030c 	and.w	r3, r3, #12
 8003680:	2b08      	cmp	r3, #8
 8003682:	d00d      	beq.n	80036a0 <HAL_RCC_GetSysClockFreq+0x40>
 8003684:	2b08      	cmp	r3, #8
 8003686:	f200 80e1 	bhi.w	800384c <HAL_RCC_GetSysClockFreq+0x1ec>
 800368a:	2b00      	cmp	r3, #0
 800368c:	d002      	beq.n	8003694 <HAL_RCC_GetSysClockFreq+0x34>
 800368e:	2b04      	cmp	r3, #4
 8003690:	d003      	beq.n	800369a <HAL_RCC_GetSysClockFreq+0x3a>
 8003692:	e0db      	b.n	800384c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003694:	4b73      	ldr	r3, [pc, #460]	@ (8003864 <HAL_RCC_GetSysClockFreq+0x204>)
 8003696:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003698:	e0db      	b.n	8003852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800369a:	4b73      	ldr	r3, [pc, #460]	@ (8003868 <HAL_RCC_GetSysClockFreq+0x208>)
 800369c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800369e:	e0d8      	b.n	8003852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x200>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036aa:	4b6d      	ldr	r3, [pc, #436]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x200>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d063      	beq.n	800377e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x200>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	099b      	lsrs	r3, r3, #6
 80036bc:	2200      	movs	r2, #0
 80036be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80036ca:	2300      	movs	r3, #0
 80036cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80036ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036d2:	4622      	mov	r2, r4
 80036d4:	462b      	mov	r3, r5
 80036d6:	f04f 0000 	mov.w	r0, #0
 80036da:	f04f 0100 	mov.w	r1, #0
 80036de:	0159      	lsls	r1, r3, #5
 80036e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036e4:	0150      	lsls	r0, r2, #5
 80036e6:	4602      	mov	r2, r0
 80036e8:	460b      	mov	r3, r1
 80036ea:	4621      	mov	r1, r4
 80036ec:	1a51      	subs	r1, r2, r1
 80036ee:	6139      	str	r1, [r7, #16]
 80036f0:	4629      	mov	r1, r5
 80036f2:	eb63 0301 	sbc.w	r3, r3, r1
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003704:	4659      	mov	r1, fp
 8003706:	018b      	lsls	r3, r1, #6
 8003708:	4651      	mov	r1, sl
 800370a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800370e:	4651      	mov	r1, sl
 8003710:	018a      	lsls	r2, r1, #6
 8003712:	4651      	mov	r1, sl
 8003714:	ebb2 0801 	subs.w	r8, r2, r1
 8003718:	4659      	mov	r1, fp
 800371a:	eb63 0901 	sbc.w	r9, r3, r1
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800372a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800372e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003732:	4690      	mov	r8, r2
 8003734:	4699      	mov	r9, r3
 8003736:	4623      	mov	r3, r4
 8003738:	eb18 0303 	adds.w	r3, r8, r3
 800373c:	60bb      	str	r3, [r7, #8]
 800373e:	462b      	mov	r3, r5
 8003740:	eb49 0303 	adc.w	r3, r9, r3
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003752:	4629      	mov	r1, r5
 8003754:	024b      	lsls	r3, r1, #9
 8003756:	4621      	mov	r1, r4
 8003758:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800375c:	4621      	mov	r1, r4
 800375e:	024a      	lsls	r2, r1, #9
 8003760:	4610      	mov	r0, r2
 8003762:	4619      	mov	r1, r3
 8003764:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003766:	2200      	movs	r2, #0
 8003768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800376a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800376c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003770:	f7fd f884 	bl	800087c <__aeabi_uldivmod>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4613      	mov	r3, r2
 800377a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800377c:	e058      	b.n	8003830 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800377e:	4b38      	ldr	r3, [pc, #224]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x200>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	099b      	lsrs	r3, r3, #6
 8003784:	2200      	movs	r2, #0
 8003786:	4618      	mov	r0, r3
 8003788:	4611      	mov	r1, r2
 800378a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800378e:	623b      	str	r3, [r7, #32]
 8003790:	2300      	movs	r3, #0
 8003792:	627b      	str	r3, [r7, #36]	@ 0x24
 8003794:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003798:	4642      	mov	r2, r8
 800379a:	464b      	mov	r3, r9
 800379c:	f04f 0000 	mov.w	r0, #0
 80037a0:	f04f 0100 	mov.w	r1, #0
 80037a4:	0159      	lsls	r1, r3, #5
 80037a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037aa:	0150      	lsls	r0, r2, #5
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4641      	mov	r1, r8
 80037b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80037b6:	4649      	mov	r1, r9
 80037b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80037bc:	f04f 0200 	mov.w	r2, #0
 80037c0:	f04f 0300 	mov.w	r3, #0
 80037c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037d0:	ebb2 040a 	subs.w	r4, r2, sl
 80037d4:	eb63 050b 	sbc.w	r5, r3, fp
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	f04f 0300 	mov.w	r3, #0
 80037e0:	00eb      	lsls	r3, r5, #3
 80037e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037e6:	00e2      	lsls	r2, r4, #3
 80037e8:	4614      	mov	r4, r2
 80037ea:	461d      	mov	r5, r3
 80037ec:	4643      	mov	r3, r8
 80037ee:	18e3      	adds	r3, r4, r3
 80037f0:	603b      	str	r3, [r7, #0]
 80037f2:	464b      	mov	r3, r9
 80037f4:	eb45 0303 	adc.w	r3, r5, r3
 80037f8:	607b      	str	r3, [r7, #4]
 80037fa:	f04f 0200 	mov.w	r2, #0
 80037fe:	f04f 0300 	mov.w	r3, #0
 8003802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003806:	4629      	mov	r1, r5
 8003808:	028b      	lsls	r3, r1, #10
 800380a:	4621      	mov	r1, r4
 800380c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003810:	4621      	mov	r1, r4
 8003812:	028a      	lsls	r2, r1, #10
 8003814:	4610      	mov	r0, r2
 8003816:	4619      	mov	r1, r3
 8003818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800381a:	2200      	movs	r2, #0
 800381c:	61bb      	str	r3, [r7, #24]
 800381e:	61fa      	str	r2, [r7, #28]
 8003820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003824:	f7fd f82a 	bl	800087c <__aeabi_uldivmod>
 8003828:	4602      	mov	r2, r0
 800382a:	460b      	mov	r3, r1
 800382c:	4613      	mov	r3, r2
 800382e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003830:	4b0b      	ldr	r3, [pc, #44]	@ (8003860 <HAL_RCC_GetSysClockFreq+0x200>)
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	0c1b      	lsrs	r3, r3, #16
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	3301      	adds	r3, #1
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003840:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003844:	fbb2 f3f3 	udiv	r3, r2, r3
 8003848:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800384a:	e002      	b.n	8003852 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800384c:	4b05      	ldr	r3, [pc, #20]	@ (8003864 <HAL_RCC_GetSysClockFreq+0x204>)
 800384e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003854:	4618      	mov	r0, r3
 8003856:	3750      	adds	r7, #80	@ 0x50
 8003858:	46bd      	mov	sp, r7
 800385a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800385e:	bf00      	nop
 8003860:	40023800 	.word	0x40023800
 8003864:	00f42400 	.word	0x00f42400
 8003868:	007a1200 	.word	0x007a1200

0800386c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003870:	4b03      	ldr	r3, [pc, #12]	@ (8003880 <HAL_RCC_GetHCLKFreq+0x14>)
 8003872:	681b      	ldr	r3, [r3, #0]
}
 8003874:	4618      	mov	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	20000008 	.word	0x20000008

08003884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003888:	f7ff fff0 	bl	800386c <HAL_RCC_GetHCLKFreq>
 800388c:	4602      	mov	r2, r0
 800388e:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	0a9b      	lsrs	r3, r3, #10
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	4903      	ldr	r1, [pc, #12]	@ (80038a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800389a:	5ccb      	ldrb	r3, [r1, r3]
 800389c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40023800 	.word	0x40023800
 80038a8:	08009838 	.word	0x08009838

080038ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038b0:	f7ff ffdc 	bl	800386c <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b05      	ldr	r3, [pc, #20]	@ (80038cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	0b5b      	lsrs	r3, r3, #13
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4903      	ldr	r1, [pc, #12]	@ (80038d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40023800 	.word	0x40023800
 80038d0:	08009838 	.word	0x08009838

080038d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	220f      	movs	r2, #15
 80038e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80038e4:	4b12      	ldr	r3, [pc, #72]	@ (8003930 <HAL_RCC_GetClockConfig+0x5c>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0203 	and.w	r2, r3, #3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80038f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003930 <HAL_RCC_GetClockConfig+0x5c>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80038fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003930 <HAL_RCC_GetClockConfig+0x5c>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003908:	4b09      	ldr	r3, [pc, #36]	@ (8003930 <HAL_RCC_GetClockConfig+0x5c>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	08db      	lsrs	r3, r3, #3
 800390e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003916:	4b07      	ldr	r3, [pc, #28]	@ (8003934 <HAL_RCC_GetClockConfig+0x60>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0207 	and.w	r2, r3, #7
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	601a      	str	r2, [r3, #0]
}
 8003922:	bf00      	nop
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40023800 	.word	0x40023800
 8003934:	40023c00 	.word	0x40023c00

08003938 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e07b      	b.n	8003a42 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394e:	2b00      	cmp	r3, #0
 8003950:	d108      	bne.n	8003964 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800395a:	d009      	beq.n	8003970 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	61da      	str	r2, [r3, #28]
 8003962:	e005      	b.n	8003970 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d106      	bne.n	8003990 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7fe f93c 	bl	8001c08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039b8:	431a      	orrs	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f003 0301 	and.w	r3, r3, #1
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e0:	431a      	orrs	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69db      	ldr	r3, [r3, #28]
 80039e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f4:	ea42 0103 	orr.w	r1, r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	430a      	orrs	r2, r1
 8003a06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	0c1b      	lsrs	r3, r3, #16
 8003a0e:	f003 0104 	and.w	r1, r3, #4
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a16:	f003 0210 	and.w	r2, r3, #16
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b088      	sub	sp, #32
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	603b      	str	r3, [r7, #0]
 8003a56:	4613      	mov	r3, r2
 8003a58:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a5a:	f7fe faff 	bl	800205c <HAL_GetTick>
 8003a5e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a60:	88fb      	ldrh	r3, [r7, #6]
 8003a62:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d001      	beq.n	8003a74 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a70:	2302      	movs	r3, #2
 8003a72:	e12a      	b.n	8003cca <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <HAL_SPI_Transmit+0x36>
 8003a7a:	88fb      	ldrh	r3, [r7, #6]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d101      	bne.n	8003a84 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e122      	b.n	8003cca <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <HAL_SPI_Transmit+0x48>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	e11b      	b.n	8003cca <HAL_SPI_Transmit+0x280>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2203      	movs	r2, #3
 8003a9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	88fa      	ldrh	r2, [r7, #6]
 8003ab2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	88fa      	ldrh	r2, [r7, #6]
 8003ab8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ae0:	d10f      	bne.n	8003b02 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003af0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b00:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0c:	2b40      	cmp	r3, #64	@ 0x40
 8003b0e:	d007      	beq.n	8003b20 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b28:	d152      	bne.n	8003bd0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <HAL_SPI_Transmit+0xee>
 8003b32:	8b7b      	ldrh	r3, [r7, #26]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d145      	bne.n	8003bc4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3c:	881a      	ldrh	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b48:	1c9a      	adds	r2, r3, #2
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b5c:	e032      	b.n	8003bc4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d112      	bne.n	8003b92 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7c:	1c9a      	adds	r2, r3, #2
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b90:	e018      	b.n	8003bc4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b92:	f7fe fa63 	bl	800205c <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d803      	bhi.n	8003baa <HAL_SPI_Transmit+0x160>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d102      	bne.n	8003bb0 <HAL_SPI_Transmit+0x166>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d109      	bne.n	8003bc4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e082      	b.n	8003cca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1c7      	bne.n	8003b5e <HAL_SPI_Transmit+0x114>
 8003bce:	e053      	b.n	8003c78 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <HAL_SPI_Transmit+0x194>
 8003bd8:	8b7b      	ldrh	r3, [r7, #26]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d147      	bne.n	8003c6e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	330c      	adds	r3, #12
 8003be8:	7812      	ldrb	r2, [r2, #0]
 8003bea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	b29a      	uxth	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c04:	e033      	b.n	8003c6e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d113      	bne.n	8003c3c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	330c      	adds	r3, #12
 8003c1e:	7812      	ldrb	r2, [r2, #0]
 8003c20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c3a:	e018      	b.n	8003c6e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c3c:	f7fe fa0e 	bl	800205c <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d803      	bhi.n	8003c54 <HAL_SPI_Transmit+0x20a>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c52:	d102      	bne.n	8003c5a <HAL_SPI_Transmit+0x210>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d109      	bne.n	8003c6e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e02d      	b.n	8003cca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1c6      	bne.n	8003c06 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c78:	69fa      	ldr	r2, [r7, #28]
 8003c7a:	6839      	ldr	r1, [r7, #0]
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 f8b1 	bl	8003de4 <SPI_EndRxTxTransaction>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10a      	bne.n	8003cac <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	617b      	str	r3, [r7, #20]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e000      	b.n	8003cca <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
  }
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3720      	adds	r7, #32
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
	...

08003cd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ce4:	f7fe f9ba 	bl	800205c <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cec:	1a9b      	subs	r3, r3, r2
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003cf4:	f7fe f9b2 	bl	800205c <HAL_GetTick>
 8003cf8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003cfa:	4b39      	ldr	r3, [pc, #228]	@ (8003de0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	015b      	lsls	r3, r3, #5
 8003d00:	0d1b      	lsrs	r3, r3, #20
 8003d02:	69fa      	ldr	r2, [r7, #28]
 8003d04:	fb02 f303 	mul.w	r3, r2, r3
 8003d08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d0a:	e055      	b.n	8003db8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d12:	d051      	beq.n	8003db8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d14:	f7fe f9a2 	bl	800205c <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	69fa      	ldr	r2, [r7, #28]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d902      	bls.n	8003d2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d13d      	bne.n	8003da6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d42:	d111      	bne.n	8003d68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d4c:	d004      	beq.n	8003d58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d56:	d107      	bne.n	8003d68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d70:	d10f      	bne.n	8003d92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e018      	b.n	8003dd8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d102      	bne.n	8003db2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003dac:	2300      	movs	r3, #0
 8003dae:	61fb      	str	r3, [r7, #28]
 8003db0:	e002      	b.n	8003db8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689a      	ldr	r2, [r3, #8]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	79fb      	ldrb	r3, [r7, #7]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d19a      	bne.n	8003d0c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3720      	adds	r7, #32
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	20000008 	.word	0x20000008

08003de4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b088      	sub	sp, #32
 8003de8:	af02      	add	r7, sp, #8
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	2201      	movs	r2, #1
 8003df8:	2102      	movs	r1, #2
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f7ff ff6a 	bl	8003cd4 <SPI_WaitFlagStateUntilTimeout>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d007      	beq.n	8003e16 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0a:	f043 0220 	orr.w	r2, r3, #32
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e032      	b.n	8003e7c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e16:	4b1b      	ldr	r3, [pc, #108]	@ (8003e84 <SPI_EndRxTxTransaction+0xa0>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <SPI_EndRxTxTransaction+0xa4>)
 8003e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e20:	0d5b      	lsrs	r3, r3, #21
 8003e22:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e26:	fb02 f303 	mul.w	r3, r2, r3
 8003e2a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e34:	d112      	bne.n	8003e5c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2180      	movs	r1, #128	@ 0x80
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f7ff ff47 	bl	8003cd4 <SPI_WaitFlagStateUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d016      	beq.n	8003e7a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e50:	f043 0220 	orr.w	r2, r3, #32
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e00f      	b.n	8003e7c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	3b01      	subs	r3, #1
 8003e66:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e72:	2b80      	cmp	r3, #128	@ 0x80
 8003e74:	d0f2      	beq.n	8003e5c <SPI_EndRxTxTransaction+0x78>
 8003e76:	e000      	b.n	8003e7a <SPI_EndRxTxTransaction+0x96>
        break;
 8003e78:	bf00      	nop
  }

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	20000008 	.word	0x20000008
 8003e88:	165e9f81 	.word	0x165e9f81

08003e8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e041      	b.n	8003f22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d106      	bne.n	8003eb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7fd fef0 	bl	8001c98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3304      	adds	r3, #4
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4610      	mov	r0, r2
 8003ecc:	f000 fa7e 	bl	80043cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3708      	adds	r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
	...

08003f2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d001      	beq.n	8003f44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e04e      	b.n	8003fe2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2202      	movs	r2, #2
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68da      	ldr	r2, [r3, #12]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 0201 	orr.w	r2, r2, #1
 8003f5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a23      	ldr	r2, [pc, #140]	@ (8003ff0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d022      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f6e:	d01d      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a1f      	ldr	r2, [pc, #124]	@ (8003ff4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d018      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ff8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d013      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a1c      	ldr	r2, [pc, #112]	@ (8003ffc <HAL_TIM_Base_Start_IT+0xd0>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d00e      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a1b      	ldr	r2, [pc, #108]	@ (8004000 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d009      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a19      	ldr	r2, [pc, #100]	@ (8004004 <HAL_TIM_Base_Start_IT+0xd8>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d004      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x80>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a18      	ldr	r2, [pc, #96]	@ (8004008 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d111      	bne.n	8003fd0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2b06      	cmp	r3, #6
 8003fbc:	d010      	beq.n	8003fe0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0201 	orr.w	r2, r2, #1
 8003fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fce:	e007      	b.n	8003fe0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f042 0201 	orr.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	40010000 	.word	0x40010000
 8003ff4:	40000400 	.word	0x40000400
 8003ff8:	40000800 	.word	0x40000800
 8003ffc:	40000c00 	.word	0x40000c00
 8004000:	40010400 	.word	0x40010400
 8004004:	40014000 	.word	0x40014000
 8004008:	40001800 	.word	0x40001800

0800400c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d020      	beq.n	8004070 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0302 	and.w	r3, r3, #2
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01b      	beq.n	8004070 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0202 	mvn.w	r2, #2
 8004040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f999 	bl	800438e <HAL_TIM_IC_CaptureCallback>
 800405c:	e005      	b.n	800406a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f98b 	bl	800437a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f99c 	bl	80043a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d020      	beq.n	80040bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d01b      	beq.n	80040bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0204 	mvn.w	r2, #4
 800408c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2202      	movs	r2, #2
 8004092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f973 	bl	800438e <HAL_TIM_IC_CaptureCallback>
 80040a8:	e005      	b.n	80040b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f965 	bl	800437a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 f976 	bl	80043a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f003 0308 	and.w	r3, r3, #8
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d020      	beq.n	8004108 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d01b      	beq.n	8004108 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f06f 0208 	mvn.w	r2, #8
 80040d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2204      	movs	r2, #4
 80040de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	f003 0303 	and.w	r3, r3, #3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 f94d 	bl	800438e <HAL_TIM_IC_CaptureCallback>
 80040f4:	e005      	b.n	8004102 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f93f 	bl	800437a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f950 	bl	80043a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	2b00      	cmp	r3, #0
 8004110:	d020      	beq.n	8004154 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01b      	beq.n	8004154 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0210 	mvn.w	r2, #16
 8004124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2208      	movs	r2, #8
 800412a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f927 	bl	800438e <HAL_TIM_IC_CaptureCallback>
 8004140:	e005      	b.n	800414e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f919 	bl	800437a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f92a 	bl	80043a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00c      	beq.n	8004178 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d007      	beq.n	8004178 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f06f 0201 	mvn.w	r2, #1
 8004170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd fcba 	bl	8001aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00c      	beq.n	800419c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004188:	2b00      	cmp	r3, #0
 800418a:	d007      	beq.n	800419c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 fade 	bl	8004758 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00c      	beq.n	80041c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d007      	beq.n	80041c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 f8fb 	bl	80043b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00c      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d007      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0220 	mvn.w	r2, #32
 80041dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fab0 	bl	8004744 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004200:	2b01      	cmp	r3, #1
 8004202:	d101      	bne.n	8004208 <HAL_TIM_ConfigClockSource+0x1c>
 8004204:	2302      	movs	r3, #2
 8004206:	e0b4      	b.n	8004372 <HAL_TIM_ConfigClockSource+0x186>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800422e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68ba      	ldr	r2, [r7, #8]
 8004236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004240:	d03e      	beq.n	80042c0 <HAL_TIM_ConfigClockSource+0xd4>
 8004242:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004246:	f200 8087 	bhi.w	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 800424a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800424e:	f000 8086 	beq.w	800435e <HAL_TIM_ConfigClockSource+0x172>
 8004252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004256:	d87f      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004258:	2b70      	cmp	r3, #112	@ 0x70
 800425a:	d01a      	beq.n	8004292 <HAL_TIM_ConfigClockSource+0xa6>
 800425c:	2b70      	cmp	r3, #112	@ 0x70
 800425e:	d87b      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004260:	2b60      	cmp	r3, #96	@ 0x60
 8004262:	d050      	beq.n	8004306 <HAL_TIM_ConfigClockSource+0x11a>
 8004264:	2b60      	cmp	r3, #96	@ 0x60
 8004266:	d877      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004268:	2b50      	cmp	r3, #80	@ 0x50
 800426a:	d03c      	beq.n	80042e6 <HAL_TIM_ConfigClockSource+0xfa>
 800426c:	2b50      	cmp	r3, #80	@ 0x50
 800426e:	d873      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004270:	2b40      	cmp	r3, #64	@ 0x40
 8004272:	d058      	beq.n	8004326 <HAL_TIM_ConfigClockSource+0x13a>
 8004274:	2b40      	cmp	r3, #64	@ 0x40
 8004276:	d86f      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004278:	2b30      	cmp	r3, #48	@ 0x30
 800427a:	d064      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0x15a>
 800427c:	2b30      	cmp	r3, #48	@ 0x30
 800427e:	d86b      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004280:	2b20      	cmp	r3, #32
 8004282:	d060      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0x15a>
 8004284:	2b20      	cmp	r3, #32
 8004286:	d867      	bhi.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
 8004288:	2b00      	cmp	r3, #0
 800428a:	d05c      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0x15a>
 800428c:	2b10      	cmp	r3, #16
 800428e:	d05a      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0x15a>
 8004290:	e062      	b.n	8004358 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042a2:	f000 f9b3 	bl	800460c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80042b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	609a      	str	r2, [r3, #8]
      break;
 80042be:	e04f      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042d0:	f000 f99c 	bl	800460c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042e2:	609a      	str	r2, [r3, #8]
      break;
 80042e4:	e03c      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042f2:	461a      	mov	r2, r3
 80042f4:	f000 f910 	bl	8004518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2150      	movs	r1, #80	@ 0x50
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 f969 	bl	80045d6 <TIM_ITRx_SetConfig>
      break;
 8004304:	e02c      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004312:	461a      	mov	r2, r3
 8004314:	f000 f92f 	bl	8004576 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2160      	movs	r1, #96	@ 0x60
 800431e:	4618      	mov	r0, r3
 8004320:	f000 f959 	bl	80045d6 <TIM_ITRx_SetConfig>
      break;
 8004324:	e01c      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004332:	461a      	mov	r2, r3
 8004334:	f000 f8f0 	bl	8004518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2140      	movs	r1, #64	@ 0x40
 800433e:	4618      	mov	r0, r3
 8004340:	f000 f949 	bl	80045d6 <TIM_ITRx_SetConfig>
      break;
 8004344:	e00c      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4619      	mov	r1, r3
 8004350:	4610      	mov	r0, r2
 8004352:	f000 f940 	bl	80045d6 <TIM_ITRx_SetConfig>
      break;
 8004356:	e003      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      break;
 800435c:	e000      	b.n	8004360 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800435e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004370:	7bfb      	ldrb	r3, [r7, #15]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
	...

080043cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a43      	ldr	r2, [pc, #268]	@ (80044ec <TIM_Base_SetConfig+0x120>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d013      	beq.n	800440c <TIM_Base_SetConfig+0x40>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ea:	d00f      	beq.n	800440c <TIM_Base_SetConfig+0x40>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	4a40      	ldr	r2, [pc, #256]	@ (80044f0 <TIM_Base_SetConfig+0x124>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d00b      	beq.n	800440c <TIM_Base_SetConfig+0x40>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a3f      	ldr	r2, [pc, #252]	@ (80044f4 <TIM_Base_SetConfig+0x128>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d007      	beq.n	800440c <TIM_Base_SetConfig+0x40>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	4a3e      	ldr	r2, [pc, #248]	@ (80044f8 <TIM_Base_SetConfig+0x12c>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d003      	beq.n	800440c <TIM_Base_SetConfig+0x40>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a3d      	ldr	r2, [pc, #244]	@ (80044fc <TIM_Base_SetConfig+0x130>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d108      	bne.n	800441e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	4313      	orrs	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a32      	ldr	r2, [pc, #200]	@ (80044ec <TIM_Base_SetConfig+0x120>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d02b      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800442c:	d027      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a2f      	ldr	r2, [pc, #188]	@ (80044f0 <TIM_Base_SetConfig+0x124>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d023      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a2e      	ldr	r2, [pc, #184]	@ (80044f4 <TIM_Base_SetConfig+0x128>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d01f      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a2d      	ldr	r2, [pc, #180]	@ (80044f8 <TIM_Base_SetConfig+0x12c>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d01b      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a2c      	ldr	r2, [pc, #176]	@ (80044fc <TIM_Base_SetConfig+0x130>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d017      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a2b      	ldr	r2, [pc, #172]	@ (8004500 <TIM_Base_SetConfig+0x134>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d013      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a2a      	ldr	r2, [pc, #168]	@ (8004504 <TIM_Base_SetConfig+0x138>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d00f      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a29      	ldr	r2, [pc, #164]	@ (8004508 <TIM_Base_SetConfig+0x13c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d00b      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a28      	ldr	r2, [pc, #160]	@ (800450c <TIM_Base_SetConfig+0x140>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d007      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a27      	ldr	r2, [pc, #156]	@ (8004510 <TIM_Base_SetConfig+0x144>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d003      	beq.n	800447e <TIM_Base_SetConfig+0xb2>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a26      	ldr	r2, [pc, #152]	@ (8004514 <TIM_Base_SetConfig+0x148>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d108      	bne.n	8004490 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a0e      	ldr	r2, [pc, #56]	@ (80044ec <TIM_Base_SetConfig+0x120>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d003      	beq.n	80044be <TIM_Base_SetConfig+0xf2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a10      	ldr	r2, [pc, #64]	@ (80044fc <TIM_Base_SetConfig+0x130>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d103      	bne.n	80044c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	691a      	ldr	r2, [r3, #16]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f043 0204 	orr.w	r2, r3, #4
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	601a      	str	r2, [r3, #0]
}
 80044de:	bf00      	nop
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	40010000 	.word	0x40010000
 80044f0:	40000400 	.word	0x40000400
 80044f4:	40000800 	.word	0x40000800
 80044f8:	40000c00 	.word	0x40000c00
 80044fc:	40010400 	.word	0x40010400
 8004500:	40014000 	.word	0x40014000
 8004504:	40014400 	.word	0x40014400
 8004508:	40014800 	.word	0x40014800
 800450c:	40001800 	.word	0x40001800
 8004510:	40001c00 	.word	0x40001c00
 8004514:	40002000 	.word	0x40002000

08004518 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a1b      	ldr	r3, [r3, #32]
 800452e:	f023 0201 	bic.w	r2, r3, #1
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	4313      	orrs	r3, r2
 800454c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	f023 030a 	bic.w	r3, r3, #10
 8004554:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	4313      	orrs	r3, r2
 800455c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	621a      	str	r2, [r3, #32]
}
 800456a:	bf00      	nop
 800456c:	371c      	adds	r7, #28
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004576:	b480      	push	{r7}
 8004578:	b087      	sub	sp, #28
 800457a:	af00      	add	r7, sp, #0
 800457c:	60f8      	str	r0, [r7, #12]
 800457e:	60b9      	str	r1, [r7, #8]
 8004580:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	f023 0210 	bic.w	r2, r3, #16
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	031b      	lsls	r3, r3, #12
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	011b      	lsls	r3, r3, #4
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	621a      	str	r2, [r3, #32]
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b085      	sub	sp, #20
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045ee:	683a      	ldr	r2, [r7, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f043 0307 	orr.w	r3, r3, #7
 80045f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	609a      	str	r2, [r3, #8]
}
 8004600:	bf00      	nop
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800460c:	b480      	push	{r7}
 800460e:	b087      	sub	sp, #28
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	607a      	str	r2, [r7, #4]
 8004618:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004626:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	021a      	lsls	r2, r3, #8
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	431a      	orrs	r2, r3
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	4313      	orrs	r3, r2
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	4313      	orrs	r3, r2
 8004638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	609a      	str	r2, [r3, #8]
}
 8004640:	bf00      	nop
 8004642:	371c      	adds	r7, #28
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004660:	2302      	movs	r3, #2
 8004662:	e05a      	b.n	800471a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2202      	movs	r2, #2
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800468a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a21      	ldr	r2, [pc, #132]	@ (8004728 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d022      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b0:	d01d      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1d      	ldr	r2, [pc, #116]	@ (800472c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d018      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004730 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d013      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004734 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00e      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a18      	ldr	r2, [pc, #96]	@ (8004738 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d009      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a17      	ldr	r2, [pc, #92]	@ (800473c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d004      	beq.n	80046ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a15      	ldr	r2, [pc, #84]	@ (8004740 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d10c      	bne.n	8004708 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	40010000 	.word	0x40010000
 800472c:	40000400 	.word	0x40000400
 8004730:	40000800 	.word	0x40000800
 8004734:	40000c00 	.word	0x40000c00
 8004738:	40010400 	.word	0x40010400
 800473c:	40014000 	.word	0x40014000
 8004740:	40001800 	.word	0x40001800

08004744 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e042      	b.n	8004804 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7fd faa6 	bl	8001ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2224      	movs	r2, #36	@ 0x24
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68da      	ldr	r2, [r3, #12]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fc99 	bl	80050e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80047d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b0ba      	sub	sp, #232	@ 0xe8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004832:	2300      	movs	r3, #0
 8004834:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004838:	2300      	movs	r3, #0
 800483a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800483e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004842:	f003 030f 	and.w	r3, r3, #15
 8004846:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800484a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d10f      	bne.n	8004872 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004856:	f003 0320 	and.w	r3, r3, #32
 800485a:	2b00      	cmp	r3, #0
 800485c:	d009      	beq.n	8004872 <HAL_UART_IRQHandler+0x66>
 800485e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004862:	f003 0320 	and.w	r3, r3, #32
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 fb7e 	bl	8004f6c <UART_Receive_IT>
      return;
 8004870:	e273      	b.n	8004d5a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004872:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 80de 	beq.w	8004a38 <HAL_UART_IRQHandler+0x22c>
 800487c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d106      	bne.n	8004896 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800488c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004890:	2b00      	cmp	r3, #0
 8004892:	f000 80d1 	beq.w	8004a38 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00b      	beq.n	80048ba <HAL_UART_IRQHandler+0xae>
 80048a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d005      	beq.n	80048ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b2:	f043 0201 	orr.w	r2, r3, #1
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048be:	f003 0304 	and.w	r3, r3, #4
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00b      	beq.n	80048de <HAL_UART_IRQHandler+0xd2>
 80048c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d005      	beq.n	80048de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d6:	f043 0202 	orr.w	r2, r3, #2
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00b      	beq.n	8004902 <HAL_UART_IRQHandler+0xf6>
 80048ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d005      	beq.n	8004902 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fa:	f043 0204 	orr.w	r2, r3, #4
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004906:	f003 0308 	and.w	r3, r3, #8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d011      	beq.n	8004932 <HAL_UART_IRQHandler+0x126>
 800490e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004912:	f003 0320 	and.w	r3, r3, #32
 8004916:	2b00      	cmp	r3, #0
 8004918:	d105      	bne.n	8004926 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800491a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d005      	beq.n	8004932 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492a:	f043 0208 	orr.w	r2, r3, #8
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 820a 	beq.w	8004d50 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800493c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <HAL_UART_IRQHandler+0x14e>
 8004948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800494c:	f003 0320 	and.w	r3, r3, #32
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 fb09 	bl	8004f6c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004964:	2b40      	cmp	r3, #64	@ 0x40
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b00      	cmp	r3, #0
 800497c:	d103      	bne.n	8004986 <HAL_UART_IRQHandler+0x17a>
 800497e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004982:	2b00      	cmp	r3, #0
 8004984:	d04f      	beq.n	8004a26 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 fa14 	bl	8004db4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004996:	2b40      	cmp	r3, #64	@ 0x40
 8004998:	d141      	bne.n	8004a1e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3314      	adds	r3, #20
 80049a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80049a8:	e853 3f00 	ldrex	r3, [r3]
 80049ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80049b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80049b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3314      	adds	r3, #20
 80049c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80049c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80049ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80049d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80049d6:	e841 2300 	strex	r3, r2, [r1]
 80049da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80049de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1d9      	bne.n	800499a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d013      	beq.n	8004a16 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f2:	4a8a      	ldr	r2, [pc, #552]	@ (8004c1c <HAL_UART_IRQHandler+0x410>)
 80049f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7fe f8b0 	bl	8002b60 <HAL_DMA_Abort_IT>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d016      	beq.n	8004a34 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a10:	4610      	mov	r0, r2
 8004a12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a14:	e00e      	b.n	8004a34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f9b6 	bl	8004d88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a1c:	e00a      	b.n	8004a34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f9b2 	bl	8004d88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a24:	e006      	b.n	8004a34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f9ae 	bl	8004d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a32:	e18d      	b.n	8004d50 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a34:	bf00      	nop
    return;
 8004a36:	e18b      	b.n	8004d50 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	f040 8167 	bne.w	8004d10 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a46:	f003 0310 	and.w	r3, r3, #16
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f000 8160 	beq.w	8004d10 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a54:	f003 0310 	and.w	r3, r3, #16
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 8159 	beq.w	8004d10 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60bb      	str	r3, [r7, #8]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	60bb      	str	r3, [r7, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	60bb      	str	r3, [r7, #8]
 8004a72:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7e:	2b40      	cmp	r3, #64	@ 0x40
 8004a80:	f040 80ce 	bne.w	8004c20 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f000 80a9 	beq.w	8004bec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	f080 80a2 	bcs.w	8004bec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004aae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aba:	f000 8088 	beq.w	8004bce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	330c      	adds	r3, #12
 8004ac4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004acc:	e853 3f00 	ldrex	r3, [r3]
 8004ad0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ad4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004adc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	330c      	adds	r3, #12
 8004ae6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004aea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004aee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004af6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004afa:	e841 2300 	strex	r3, r2, [r1]
 8004afe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1d9      	bne.n	8004abe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3314      	adds	r3, #20
 8004b10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b14:	e853 3f00 	ldrex	r3, [r3]
 8004b18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b1c:	f023 0301 	bic.w	r3, r3, #1
 8004b20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3314      	adds	r3, #20
 8004b2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004b3a:	e841 2300 	strex	r3, r2, [r1]
 8004b3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004b40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1e1      	bne.n	8004b0a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	3314      	adds	r3, #20
 8004b4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b50:	e853 3f00 	ldrex	r3, [r3]
 8004b54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004b56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	3314      	adds	r3, #20
 8004b66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004b6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004b70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004b72:	e841 2300 	strex	r3, r2, [r1]
 8004b76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004b78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1e3      	bne.n	8004b46 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	330c      	adds	r3, #12
 8004b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b96:	e853 3f00 	ldrex	r3, [r3]
 8004b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b9e:	f023 0310 	bic.w	r3, r3, #16
 8004ba2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	330c      	adds	r3, #12
 8004bac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004bb0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004bb2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004bb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004bb8:	e841 2300 	strex	r3, r2, [r1]
 8004bbc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004bbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1e3      	bne.n	8004b8c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f7fd ff59 	bl	8002a80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	4619      	mov	r1, r3
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f8d9 	bl	8004d9c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004bea:	e0b3      	b.n	8004d54 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bf0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	f040 80ad 	bne.w	8004d54 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bfe:	69db      	ldr	r3, [r3, #28]
 8004c00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c04:	f040 80a6 	bne.w	8004d54 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c12:	4619      	mov	r1, r3
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f8c1 	bl	8004d9c <HAL_UARTEx_RxEventCallback>
      return;
 8004c1a:	e09b      	b.n	8004d54 <HAL_UART_IRQHandler+0x548>
 8004c1c:	08004e7b 	.word	0x08004e7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f000 808e 	beq.w	8004d58 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004c3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	f000 8089 	beq.w	8004d58 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	330c      	adds	r3, #12
 8004c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c50:	e853 3f00 	ldrex	r3, [r3]
 8004c54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	330c      	adds	r3, #12
 8004c66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004c6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8004c6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c72:	e841 2300 	strex	r3, r2, [r1]
 8004c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1e3      	bne.n	8004c46 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	3314      	adds	r3, #20
 8004c84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	e853 3f00 	ldrex	r3, [r3]
 8004c8c:	623b      	str	r3, [r7, #32]
   return(result);
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	f023 0301 	bic.w	r3, r3, #1
 8004c94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	3314      	adds	r3, #20
 8004c9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ca2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e3      	bne.n	8004c7e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	330c      	adds	r3, #12
 8004cca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 0310 	bic.w	r3, r3, #16
 8004cda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	330c      	adds	r3, #12
 8004ce4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ce8:	61fa      	str	r2, [r7, #28]
 8004cea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cec:	69b9      	ldr	r1, [r7, #24]
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	e841 2300 	strex	r3, r2, [r1]
 8004cf4:	617b      	str	r3, [r7, #20]
   return(result);
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1e3      	bne.n	8004cc4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d06:	4619      	mov	r1, r3
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f847 	bl	8004d9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d0e:	e023      	b.n	8004d58 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d009      	beq.n	8004d30 <HAL_UART_IRQHandler+0x524>
 8004d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f8b7 	bl	8004e9c <UART_Transmit_IT>
    return;
 8004d2e:	e014      	b.n	8004d5a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00e      	beq.n	8004d5a <HAL_UART_IRQHandler+0x54e>
 8004d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f8f7 	bl	8004f3c <UART_EndTransmit_IT>
    return;
 8004d4e:	e004      	b.n	8004d5a <HAL_UART_IRQHandler+0x54e>
    return;
 8004d50:	bf00      	nop
 8004d52:	e002      	b.n	8004d5a <HAL_UART_IRQHandler+0x54e>
      return;
 8004d54:	bf00      	nop
 8004d56:	e000      	b.n	8004d5a <HAL_UART_IRQHandler+0x54e>
      return;
 8004d58:	bf00      	nop
  }
}
 8004d5a:	37e8      	adds	r7, #232	@ 0xe8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d90:	bf00      	nop
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b095      	sub	sp, #84	@ 0x54
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dc6:	e853 3f00 	ldrex	r3, [r3]
 8004dca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	330c      	adds	r3, #12
 8004dda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ddc:	643a      	str	r2, [r7, #64]	@ 0x40
 8004dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004de2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004de4:	e841 2300 	strex	r3, r2, [r1]
 8004de8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1e5      	bne.n	8004dbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3314      	adds	r3, #20
 8004df6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	e853 3f00 	ldrex	r3, [r3]
 8004dfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f023 0301 	bic.w	r3, r3, #1
 8004e06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3314      	adds	r3, #20
 8004e0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e18:	e841 2300 	strex	r3, r2, [r1]
 8004e1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e5      	bne.n	8004df0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d119      	bne.n	8004e60 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	330c      	adds	r3, #12
 8004e32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	e853 3f00 	ldrex	r3, [r3]
 8004e3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f023 0310 	bic.w	r3, r3, #16
 8004e42:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	330c      	adds	r3, #12
 8004e4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e4c:	61ba      	str	r2, [r7, #24]
 8004e4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e50:	6979      	ldr	r1, [r7, #20]
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	e841 2300 	strex	r3, r2, [r1]
 8004e58:	613b      	str	r3, [r7, #16]
   return(result);
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e6e:	bf00      	nop
 8004e70:	3754      	adds	r7, #84	@ 0x54
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b084      	sub	sp, #16
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f7ff ff7a 	bl	8004d88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e94:	bf00      	nop
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b21      	cmp	r3, #33	@ 0x21
 8004eae:	d13e      	bne.n	8004f2e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eb8:	d114      	bne.n	8004ee4 <UART_Transmit_IT+0x48>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d110      	bne.n	8004ee4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	881b      	ldrh	r3, [r3, #0]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ed6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	1c9a      	adds	r2, r3, #2
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	621a      	str	r2, [r3, #32]
 8004ee2:	e008      	b.n	8004ef6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	1c59      	adds	r1, r3, #1
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6211      	str	r1, [r2, #32]
 8004eee:	781a      	ldrb	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	3b01      	subs	r3, #1
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	4619      	mov	r1, r3
 8004f04:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10f      	bne.n	8004f2a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68da      	ldr	r2, [r3, #12]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f18:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68da      	ldr	r2, [r3, #12]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f28:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	e000      	b.n	8004f30 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f2e:	2302      	movs	r3, #2
  }
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3714      	adds	r7, #20
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f52:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f7ff feff 	bl	8004d60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3708      	adds	r7, #8
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08c      	sub	sp, #48	@ 0x30
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004f74:	2300      	movs	r3, #0
 8004f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b22      	cmp	r3, #34	@ 0x22
 8004f86:	f040 80aa 	bne.w	80050de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f92:	d115      	bne.n	8004fc0 <UART_Receive_IT+0x54>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d111      	bne.n	8004fc0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb8:	1c9a      	adds	r2, r3, #2
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fbe:	e024      	b.n	800500a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fce:	d007      	beq.n	8004fe0 <UART_Receive_IT+0x74>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d10a      	bne.n	8004fee <UART_Receive_IT+0x82>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d106      	bne.n	8004fee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fea:	701a      	strb	r2, [r3, #0]
 8004fec:	e008      	b.n	8005000 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ffe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29b      	uxth	r3, r3
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	4619      	mov	r1, r3
 8005018:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800501a:	2b00      	cmp	r3, #0
 800501c:	d15d      	bne.n	80050da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0220 	bic.w	r2, r2, #32
 800502c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68da      	ldr	r2, [r3, #12]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800503c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	695a      	ldr	r2, [r3, #20]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0201 	bic.w	r2, r2, #1
 800504c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005060:	2b01      	cmp	r3, #1
 8005062:	d135      	bne.n	80050d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	330c      	adds	r3, #12
 8005070:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	613b      	str	r3, [r7, #16]
   return(result);
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	f023 0310 	bic.w	r3, r3, #16
 8005080:	627b      	str	r3, [r7, #36]	@ 0x24
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	330c      	adds	r3, #12
 8005088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800508a:	623a      	str	r2, [r7, #32]
 800508c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508e:	69f9      	ldr	r1, [r7, #28]
 8005090:	6a3a      	ldr	r2, [r7, #32]
 8005092:	e841 2300 	strex	r3, r2, [r1]
 8005096:	61bb      	str	r3, [r7, #24]
   return(result);
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1e5      	bne.n	800506a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0310 	and.w	r3, r3, #16
 80050a8:	2b10      	cmp	r3, #16
 80050aa:	d10a      	bne.n	80050c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050ac:	2300      	movs	r3, #0
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	60fb      	str	r3, [r7, #12]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	60fb      	str	r3, [r7, #12]
 80050c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050c6:	4619      	mov	r1, r3
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f7ff fe67 	bl	8004d9c <HAL_UARTEx_RxEventCallback>
 80050ce:	e002      	b.n	80050d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7ff fe4f 	bl	8004d74 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	e002      	b.n	80050e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	e000      	b.n	80050e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80050de:	2302      	movs	r3, #2
  }
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3730      	adds	r7, #48	@ 0x30
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050ec:	b0c0      	sub	sp, #256	@ 0x100
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005104:	68d9      	ldr	r1, [r3, #12]
 8005106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	ea40 0301 	orr.w	r3, r0, r1
 8005110:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005116:	689a      	ldr	r2, [r3, #8]
 8005118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	431a      	orrs	r2, r3
 8005120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	431a      	orrs	r2, r3
 8005128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005140:	f021 010c 	bic.w	r1, r1, #12
 8005144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800514e:	430b      	orrs	r3, r1
 8005150:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800515e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005162:	6999      	ldr	r1, [r3, #24]
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	ea40 0301 	orr.w	r3, r0, r1
 800516e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4b8f      	ldr	r3, [pc, #572]	@ (80053b4 <UART_SetConfig+0x2cc>)
 8005178:	429a      	cmp	r2, r3
 800517a:	d005      	beq.n	8005188 <UART_SetConfig+0xa0>
 800517c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	4b8d      	ldr	r3, [pc, #564]	@ (80053b8 <UART_SetConfig+0x2d0>)
 8005184:	429a      	cmp	r2, r3
 8005186:	d104      	bne.n	8005192 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005188:	f7fe fb90 	bl	80038ac <HAL_RCC_GetPCLK2Freq>
 800518c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005190:	e003      	b.n	800519a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005192:	f7fe fb77 	bl	8003884 <HAL_RCC_GetPCLK1Freq>
 8005196:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800519a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051a4:	f040 810c 	bne.w	80053c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ac:	2200      	movs	r2, #0
 80051ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80051b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80051b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80051ba:	4622      	mov	r2, r4
 80051bc:	462b      	mov	r3, r5
 80051be:	1891      	adds	r1, r2, r2
 80051c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80051c2:	415b      	adcs	r3, r3
 80051c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051ca:	4621      	mov	r1, r4
 80051cc:	eb12 0801 	adds.w	r8, r2, r1
 80051d0:	4629      	mov	r1, r5
 80051d2:	eb43 0901 	adc.w	r9, r3, r1
 80051d6:	f04f 0200 	mov.w	r2, #0
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051ea:	4690      	mov	r8, r2
 80051ec:	4699      	mov	r9, r3
 80051ee:	4623      	mov	r3, r4
 80051f0:	eb18 0303 	adds.w	r3, r8, r3
 80051f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051f8:	462b      	mov	r3, r5
 80051fa:	eb49 0303 	adc.w	r3, r9, r3
 80051fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800520e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005212:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005216:	460b      	mov	r3, r1
 8005218:	18db      	adds	r3, r3, r3
 800521a:	653b      	str	r3, [r7, #80]	@ 0x50
 800521c:	4613      	mov	r3, r2
 800521e:	eb42 0303 	adc.w	r3, r2, r3
 8005222:	657b      	str	r3, [r7, #84]	@ 0x54
 8005224:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005228:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800522c:	f7fb fb26 	bl	800087c <__aeabi_uldivmod>
 8005230:	4602      	mov	r2, r0
 8005232:	460b      	mov	r3, r1
 8005234:	4b61      	ldr	r3, [pc, #388]	@ (80053bc <UART_SetConfig+0x2d4>)
 8005236:	fba3 2302 	umull	r2, r3, r3, r2
 800523a:	095b      	lsrs	r3, r3, #5
 800523c:	011c      	lsls	r4, r3, #4
 800523e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005242:	2200      	movs	r2, #0
 8005244:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005248:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800524c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005250:	4642      	mov	r2, r8
 8005252:	464b      	mov	r3, r9
 8005254:	1891      	adds	r1, r2, r2
 8005256:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005258:	415b      	adcs	r3, r3
 800525a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800525c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005260:	4641      	mov	r1, r8
 8005262:	eb12 0a01 	adds.w	sl, r2, r1
 8005266:	4649      	mov	r1, r9
 8005268:	eb43 0b01 	adc.w	fp, r3, r1
 800526c:	f04f 0200 	mov.w	r2, #0
 8005270:	f04f 0300 	mov.w	r3, #0
 8005274:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005278:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800527c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005280:	4692      	mov	sl, r2
 8005282:	469b      	mov	fp, r3
 8005284:	4643      	mov	r3, r8
 8005286:	eb1a 0303 	adds.w	r3, sl, r3
 800528a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800528e:	464b      	mov	r3, r9
 8005290:	eb4b 0303 	adc.w	r3, fp, r3
 8005294:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80052a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80052ac:	460b      	mov	r3, r1
 80052ae:	18db      	adds	r3, r3, r3
 80052b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80052b2:	4613      	mov	r3, r2
 80052b4:	eb42 0303 	adc.w	r3, r2, r3
 80052b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80052be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80052c2:	f7fb fadb 	bl	800087c <__aeabi_uldivmod>
 80052c6:	4602      	mov	r2, r0
 80052c8:	460b      	mov	r3, r1
 80052ca:	4611      	mov	r1, r2
 80052cc:	4b3b      	ldr	r3, [pc, #236]	@ (80053bc <UART_SetConfig+0x2d4>)
 80052ce:	fba3 2301 	umull	r2, r3, r3, r1
 80052d2:	095b      	lsrs	r3, r3, #5
 80052d4:	2264      	movs	r2, #100	@ 0x64
 80052d6:	fb02 f303 	mul.w	r3, r2, r3
 80052da:	1acb      	subs	r3, r1, r3
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052e2:	4b36      	ldr	r3, [pc, #216]	@ (80053bc <UART_SetConfig+0x2d4>)
 80052e4:	fba3 2302 	umull	r2, r3, r3, r2
 80052e8:	095b      	lsrs	r3, r3, #5
 80052ea:	005b      	lsls	r3, r3, #1
 80052ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052f0:	441c      	add	r4, r3
 80052f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052f6:	2200      	movs	r2, #0
 80052f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005300:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005304:	4642      	mov	r2, r8
 8005306:	464b      	mov	r3, r9
 8005308:	1891      	adds	r1, r2, r2
 800530a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800530c:	415b      	adcs	r3, r3
 800530e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005310:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005314:	4641      	mov	r1, r8
 8005316:	1851      	adds	r1, r2, r1
 8005318:	6339      	str	r1, [r7, #48]	@ 0x30
 800531a:	4649      	mov	r1, r9
 800531c:	414b      	adcs	r3, r1
 800531e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005320:	f04f 0200 	mov.w	r2, #0
 8005324:	f04f 0300 	mov.w	r3, #0
 8005328:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800532c:	4659      	mov	r1, fp
 800532e:	00cb      	lsls	r3, r1, #3
 8005330:	4651      	mov	r1, sl
 8005332:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005336:	4651      	mov	r1, sl
 8005338:	00ca      	lsls	r2, r1, #3
 800533a:	4610      	mov	r0, r2
 800533c:	4619      	mov	r1, r3
 800533e:	4603      	mov	r3, r0
 8005340:	4642      	mov	r2, r8
 8005342:	189b      	adds	r3, r3, r2
 8005344:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005348:	464b      	mov	r3, r9
 800534a:	460a      	mov	r2, r1
 800534c:	eb42 0303 	adc.w	r3, r2, r3
 8005350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005360:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005364:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005368:	460b      	mov	r3, r1
 800536a:	18db      	adds	r3, r3, r3
 800536c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800536e:	4613      	mov	r3, r2
 8005370:	eb42 0303 	adc.w	r3, r2, r3
 8005374:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005376:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800537a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800537e:	f7fb fa7d 	bl	800087c <__aeabi_uldivmod>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	4b0d      	ldr	r3, [pc, #52]	@ (80053bc <UART_SetConfig+0x2d4>)
 8005388:	fba3 1302 	umull	r1, r3, r3, r2
 800538c:	095b      	lsrs	r3, r3, #5
 800538e:	2164      	movs	r1, #100	@ 0x64
 8005390:	fb01 f303 	mul.w	r3, r1, r3
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	00db      	lsls	r3, r3, #3
 8005398:	3332      	adds	r3, #50	@ 0x32
 800539a:	4a08      	ldr	r2, [pc, #32]	@ (80053bc <UART_SetConfig+0x2d4>)
 800539c:	fba2 2303 	umull	r2, r3, r2, r3
 80053a0:	095b      	lsrs	r3, r3, #5
 80053a2:	f003 0207 	and.w	r2, r3, #7
 80053a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4422      	add	r2, r4
 80053ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80053b0:	e106      	b.n	80055c0 <UART_SetConfig+0x4d8>
 80053b2:	bf00      	nop
 80053b4:	40011000 	.word	0x40011000
 80053b8:	40011400 	.word	0x40011400
 80053bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053c4:	2200      	movs	r2, #0
 80053c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80053ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053d2:	4642      	mov	r2, r8
 80053d4:	464b      	mov	r3, r9
 80053d6:	1891      	adds	r1, r2, r2
 80053d8:	6239      	str	r1, [r7, #32]
 80053da:	415b      	adcs	r3, r3
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80053de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053e2:	4641      	mov	r1, r8
 80053e4:	1854      	adds	r4, r2, r1
 80053e6:	4649      	mov	r1, r9
 80053e8:	eb43 0501 	adc.w	r5, r3, r1
 80053ec:	f04f 0200 	mov.w	r2, #0
 80053f0:	f04f 0300 	mov.w	r3, #0
 80053f4:	00eb      	lsls	r3, r5, #3
 80053f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053fa:	00e2      	lsls	r2, r4, #3
 80053fc:	4614      	mov	r4, r2
 80053fe:	461d      	mov	r5, r3
 8005400:	4643      	mov	r3, r8
 8005402:	18e3      	adds	r3, r4, r3
 8005404:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005408:	464b      	mov	r3, r9
 800540a:	eb45 0303 	adc.w	r3, r5, r3
 800540e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800541e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005422:	f04f 0200 	mov.w	r2, #0
 8005426:	f04f 0300 	mov.w	r3, #0
 800542a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800542e:	4629      	mov	r1, r5
 8005430:	008b      	lsls	r3, r1, #2
 8005432:	4621      	mov	r1, r4
 8005434:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005438:	4621      	mov	r1, r4
 800543a:	008a      	lsls	r2, r1, #2
 800543c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005440:	f7fb fa1c 	bl	800087c <__aeabi_uldivmod>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	4b60      	ldr	r3, [pc, #384]	@ (80055cc <UART_SetConfig+0x4e4>)
 800544a:	fba3 2302 	umull	r2, r3, r3, r2
 800544e:	095b      	lsrs	r3, r3, #5
 8005450:	011c      	lsls	r4, r3, #4
 8005452:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005456:	2200      	movs	r2, #0
 8005458:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800545c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005460:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005464:	4642      	mov	r2, r8
 8005466:	464b      	mov	r3, r9
 8005468:	1891      	adds	r1, r2, r2
 800546a:	61b9      	str	r1, [r7, #24]
 800546c:	415b      	adcs	r3, r3
 800546e:	61fb      	str	r3, [r7, #28]
 8005470:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005474:	4641      	mov	r1, r8
 8005476:	1851      	adds	r1, r2, r1
 8005478:	6139      	str	r1, [r7, #16]
 800547a:	4649      	mov	r1, r9
 800547c:	414b      	adcs	r3, r1
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	f04f 0200 	mov.w	r2, #0
 8005484:	f04f 0300 	mov.w	r3, #0
 8005488:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800548c:	4659      	mov	r1, fp
 800548e:	00cb      	lsls	r3, r1, #3
 8005490:	4651      	mov	r1, sl
 8005492:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005496:	4651      	mov	r1, sl
 8005498:	00ca      	lsls	r2, r1, #3
 800549a:	4610      	mov	r0, r2
 800549c:	4619      	mov	r1, r3
 800549e:	4603      	mov	r3, r0
 80054a0:	4642      	mov	r2, r8
 80054a2:	189b      	adds	r3, r3, r2
 80054a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054a8:	464b      	mov	r3, r9
 80054aa:	460a      	mov	r2, r1
 80054ac:	eb42 0303 	adc.w	r3, r2, r3
 80054b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80054c0:	f04f 0200 	mov.w	r2, #0
 80054c4:	f04f 0300 	mov.w	r3, #0
 80054c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80054cc:	4649      	mov	r1, r9
 80054ce:	008b      	lsls	r3, r1, #2
 80054d0:	4641      	mov	r1, r8
 80054d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054d6:	4641      	mov	r1, r8
 80054d8:	008a      	lsls	r2, r1, #2
 80054da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054de:	f7fb f9cd 	bl	800087c <__aeabi_uldivmod>
 80054e2:	4602      	mov	r2, r0
 80054e4:	460b      	mov	r3, r1
 80054e6:	4611      	mov	r1, r2
 80054e8:	4b38      	ldr	r3, [pc, #224]	@ (80055cc <UART_SetConfig+0x4e4>)
 80054ea:	fba3 2301 	umull	r2, r3, r3, r1
 80054ee:	095b      	lsrs	r3, r3, #5
 80054f0:	2264      	movs	r2, #100	@ 0x64
 80054f2:	fb02 f303 	mul.w	r3, r2, r3
 80054f6:	1acb      	subs	r3, r1, r3
 80054f8:	011b      	lsls	r3, r3, #4
 80054fa:	3332      	adds	r3, #50	@ 0x32
 80054fc:	4a33      	ldr	r2, [pc, #204]	@ (80055cc <UART_SetConfig+0x4e4>)
 80054fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005502:	095b      	lsrs	r3, r3, #5
 8005504:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005508:	441c      	add	r4, r3
 800550a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800550e:	2200      	movs	r2, #0
 8005510:	673b      	str	r3, [r7, #112]	@ 0x70
 8005512:	677a      	str	r2, [r7, #116]	@ 0x74
 8005514:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005518:	4642      	mov	r2, r8
 800551a:	464b      	mov	r3, r9
 800551c:	1891      	adds	r1, r2, r2
 800551e:	60b9      	str	r1, [r7, #8]
 8005520:	415b      	adcs	r3, r3
 8005522:	60fb      	str	r3, [r7, #12]
 8005524:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005528:	4641      	mov	r1, r8
 800552a:	1851      	adds	r1, r2, r1
 800552c:	6039      	str	r1, [r7, #0]
 800552e:	4649      	mov	r1, r9
 8005530:	414b      	adcs	r3, r1
 8005532:	607b      	str	r3, [r7, #4]
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005540:	4659      	mov	r1, fp
 8005542:	00cb      	lsls	r3, r1, #3
 8005544:	4651      	mov	r1, sl
 8005546:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800554a:	4651      	mov	r1, sl
 800554c:	00ca      	lsls	r2, r1, #3
 800554e:	4610      	mov	r0, r2
 8005550:	4619      	mov	r1, r3
 8005552:	4603      	mov	r3, r0
 8005554:	4642      	mov	r2, r8
 8005556:	189b      	adds	r3, r3, r2
 8005558:	66bb      	str	r3, [r7, #104]	@ 0x68
 800555a:	464b      	mov	r3, r9
 800555c:	460a      	mov	r2, r1
 800555e:	eb42 0303 	adc.w	r3, r2, r3
 8005562:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	663b      	str	r3, [r7, #96]	@ 0x60
 800556e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800557c:	4649      	mov	r1, r9
 800557e:	008b      	lsls	r3, r1, #2
 8005580:	4641      	mov	r1, r8
 8005582:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005586:	4641      	mov	r1, r8
 8005588:	008a      	lsls	r2, r1, #2
 800558a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800558e:	f7fb f975 	bl	800087c <__aeabi_uldivmod>
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4b0d      	ldr	r3, [pc, #52]	@ (80055cc <UART_SetConfig+0x4e4>)
 8005598:	fba3 1302 	umull	r1, r3, r3, r2
 800559c:	095b      	lsrs	r3, r3, #5
 800559e:	2164      	movs	r1, #100	@ 0x64
 80055a0:	fb01 f303 	mul.w	r3, r1, r3
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	3332      	adds	r3, #50	@ 0x32
 80055aa:	4a08      	ldr	r2, [pc, #32]	@ (80055cc <UART_SetConfig+0x4e4>)
 80055ac:	fba2 2303 	umull	r2, r3, r2, r3
 80055b0:	095b      	lsrs	r3, r3, #5
 80055b2:	f003 020f 	and.w	r2, r3, #15
 80055b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4422      	add	r2, r4
 80055be:	609a      	str	r2, [r3, #8]
}
 80055c0:	bf00      	nop
 80055c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80055c6:	46bd      	mov	sp, r7
 80055c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055cc:	51eb851f 	.word	0x51eb851f

080055d0 <__NVIC_SetPriority>:
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	6039      	str	r1, [r7, #0]
 80055da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	db0a      	blt.n	80055fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	490c      	ldr	r1, [pc, #48]	@ (800561c <__NVIC_SetPriority+0x4c>)
 80055ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ee:	0112      	lsls	r2, r2, #4
 80055f0:	b2d2      	uxtb	r2, r2
 80055f2:	440b      	add	r3, r1
 80055f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80055f8:	e00a      	b.n	8005610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	b2da      	uxtb	r2, r3
 80055fe:	4908      	ldr	r1, [pc, #32]	@ (8005620 <__NVIC_SetPriority+0x50>)
 8005600:	79fb      	ldrb	r3, [r7, #7]
 8005602:	f003 030f 	and.w	r3, r3, #15
 8005606:	3b04      	subs	r3, #4
 8005608:	0112      	lsls	r2, r2, #4
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	440b      	add	r3, r1
 800560e:	761a      	strb	r2, [r3, #24]
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	e000e100 	.word	0xe000e100
 8005620:	e000ed00 	.word	0xe000ed00

08005624 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <SysTick_Handler+0x1c>)
 800562a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800562c:	f002 fab2 	bl	8007b94 <xTaskGetSchedulerState>
 8005630:	4603      	mov	r3, r0
 8005632:	2b01      	cmp	r3, #1
 8005634:	d001      	beq.n	800563a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005636:	f003 f8df 	bl	80087f8 <xPortSysTickHandler>
  }
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	e000e010 	.word	0xe000e010

08005644 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005648:	2100      	movs	r1, #0
 800564a:	f06f 0004 	mvn.w	r0, #4
 800564e:	f7ff ffbf 	bl	80055d0 <__NVIC_SetPriority>
#endif
}
 8005652:	bf00      	nop
 8005654:	bd80      	pop	{r7, pc}
	...

08005658 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800565e:	f3ef 8305 	mrs	r3, IPSR
 8005662:	603b      	str	r3, [r7, #0]
  return(result);
 8005664:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005666:	2b00      	cmp	r3, #0
 8005668:	d003      	beq.n	8005672 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800566a:	f06f 0305 	mvn.w	r3, #5
 800566e:	607b      	str	r3, [r7, #4]
 8005670:	e00c      	b.n	800568c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005672:	4b0a      	ldr	r3, [pc, #40]	@ (800569c <osKernelInitialize+0x44>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d105      	bne.n	8005686 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800567a:	4b08      	ldr	r3, [pc, #32]	@ (800569c <osKernelInitialize+0x44>)
 800567c:	2201      	movs	r2, #1
 800567e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005680:	2300      	movs	r3, #0
 8005682:	607b      	str	r3, [r7, #4]
 8005684:	e002      	b.n	800568c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005686:	f04f 33ff 	mov.w	r3, #4294967295
 800568a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800568c:	687b      	ldr	r3, [r7, #4]
}
 800568e:	4618      	mov	r0, r3
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	20000288 	.word	0x20000288

080056a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056a6:	f3ef 8305 	mrs	r3, IPSR
 80056aa:	603b      	str	r3, [r7, #0]
  return(result);
 80056ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80056b2:	f06f 0305 	mvn.w	r3, #5
 80056b6:	607b      	str	r3, [r7, #4]
 80056b8:	e010      	b.n	80056dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80056ba:	4b0b      	ldr	r3, [pc, #44]	@ (80056e8 <osKernelStart+0x48>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d109      	bne.n	80056d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80056c2:	f7ff ffbf 	bl	8005644 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80056c6:	4b08      	ldr	r3, [pc, #32]	@ (80056e8 <osKernelStart+0x48>)
 80056c8:	2202      	movs	r2, #2
 80056ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80056cc:	f001 fd5c 	bl	8007188 <vTaskStartScheduler>
      stat = osOK;
 80056d0:	2300      	movs	r3, #0
 80056d2:	607b      	str	r3, [r7, #4]
 80056d4:	e002      	b.n	80056dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80056d6:	f04f 33ff 	mov.w	r3, #4294967295
 80056da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80056dc:	687b      	ldr	r3, [r7, #4]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	20000288 	.word	0x20000288

080056ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08e      	sub	sp, #56	@ 0x38
 80056f0:	af04      	add	r7, sp, #16
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80056f8:	2300      	movs	r3, #0
 80056fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056fc:	f3ef 8305 	mrs	r3, IPSR
 8005700:	617b      	str	r3, [r7, #20]
  return(result);
 8005702:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005704:	2b00      	cmp	r3, #0
 8005706:	d17e      	bne.n	8005806 <osThreadNew+0x11a>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d07b      	beq.n	8005806 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800570e:	2380      	movs	r3, #128	@ 0x80
 8005710:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005712:	2318      	movs	r3, #24
 8005714:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005716:	2300      	movs	r3, #0
 8005718:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800571a:	f04f 33ff 	mov.w	r3, #4294967295
 800571e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d045      	beq.n	80057b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <osThreadNew+0x48>
        name = attr->name;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d008      	beq.n	800575a <osThreadNew+0x6e>
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	2b38      	cmp	r3, #56	@ 0x38
 800574c:	d805      	bhi.n	800575a <osThreadNew+0x6e>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <osThreadNew+0x72>
        return (NULL);
 800575a:	2300      	movs	r3, #0
 800575c:	e054      	b.n	8005808 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	089b      	lsrs	r3, r3, #2
 800576c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00e      	beq.n	8005794 <osThreadNew+0xa8>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	2ba7      	cmp	r3, #167	@ 0xa7
 800577c:	d90a      	bls.n	8005794 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005782:	2b00      	cmp	r3, #0
 8005784:	d006      	beq.n	8005794 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d002      	beq.n	8005794 <osThreadNew+0xa8>
        mem = 1;
 800578e:	2301      	movs	r3, #1
 8005790:	61bb      	str	r3, [r7, #24]
 8005792:	e010      	b.n	80057b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10c      	bne.n	80057b6 <osThreadNew+0xca>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d108      	bne.n	80057b6 <osThreadNew+0xca>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d104      	bne.n	80057b6 <osThreadNew+0xca>
          mem = 0;
 80057ac:	2300      	movs	r3, #0
 80057ae:	61bb      	str	r3, [r7, #24]
 80057b0:	e001      	b.n	80057b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d110      	bne.n	80057de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80057c4:	9202      	str	r2, [sp, #8]
 80057c6:	9301      	str	r3, [sp, #4]
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	6a3a      	ldr	r2, [r7, #32]
 80057d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f001 fae4 	bl	8006da0 <xTaskCreateStatic>
 80057d8:	4603      	mov	r3, r0
 80057da:	613b      	str	r3, [r7, #16]
 80057dc:	e013      	b.n	8005806 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d110      	bne.n	8005806 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	f107 0310 	add.w	r3, r7, #16
 80057ec:	9301      	str	r3, [sp, #4]
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f001 fb32 	bl	8006e60 <xTaskCreate>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d001      	beq.n	8005806 <osThreadNew+0x11a>
            hTask = NULL;
 8005802:	2300      	movs	r3, #0
 8005804:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005806:	693b      	ldr	r3, [r7, #16]
}
 8005808:	4618      	mov	r0, r3
 800580a:	3728      	adds	r7, #40	@ 0x28
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005818:	f3ef 8305 	mrs	r3, IPSR
 800581c:	60bb      	str	r3, [r7, #8]
  return(result);
 800581e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005820:	2b00      	cmp	r3, #0
 8005822:	d003      	beq.n	800582c <osDelay+0x1c>
    stat = osErrorISR;
 8005824:	f06f 0305 	mvn.w	r3, #5
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	e007      	b.n	800583c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800582c:	2300      	movs	r3, #0
 800582e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d002      	beq.n	800583c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f001 fc70 	bl	800711c <vTaskDelay>
    }
  }

  return (stat);
 800583c:	68fb      	ldr	r3, [r7, #12]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8005846:	b580      	push	{r7, lr}
 8005848:	b086      	sub	sp, #24
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800584e:	2300      	movs	r3, #0
 8005850:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005852:	f3ef 8305 	mrs	r3, IPSR
 8005856:	60fb      	str	r3, [r7, #12]
  return(result);
 8005858:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800585a:	2b00      	cmp	r3, #0
 800585c:	d12d      	bne.n	80058ba <osEventFlagsNew+0x74>
    mem = -1;
 800585e:	f04f 33ff 	mov.w	r3, #4294967295
 8005862:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d015      	beq.n	8005896 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d006      	beq.n	8005880 <osEventFlagsNew+0x3a>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	2b1f      	cmp	r3, #31
 8005878:	d902      	bls.n	8005880 <osEventFlagsNew+0x3a>
        mem = 1;
 800587a:	2301      	movs	r3, #1
 800587c:	613b      	str	r3, [r7, #16]
 800587e:	e00c      	b.n	800589a <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d108      	bne.n	800589a <osEventFlagsNew+0x54>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d104      	bne.n	800589a <osEventFlagsNew+0x54>
          mem = 0;
 8005890:	2300      	movs	r3, #0
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	e001      	b.n	800589a <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d106      	bne.n	80058ae <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f000 fa19 	bl	8005cdc <xEventGroupCreateStatic>
 80058aa:	6178      	str	r0, [r7, #20]
 80058ac:	e005      	b.n	80058ba <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d102      	bne.n	80058ba <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80058b4:	f000 fa4b 	bl	8005d4e <xEventGroupCreate>
 80058b8:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80058ba:	697b      	ldr	r3, [r7, #20]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <osEventFlagsSet+0x1c>
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058de:	d303      	bcc.n	80058e8 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80058e0:	f06f 0303 	mvn.w	r3, #3
 80058e4:	617b      	str	r3, [r7, #20]
 80058e6:	e028      	b.n	800593a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058e8:	f3ef 8305 	mrs	r3, IPSR
 80058ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80058ee:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d01d      	beq.n	8005930 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80058f4:	2300      	movs	r3, #0
 80058f6:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80058f8:	f107 0308 	add.w	r3, r7, #8
 80058fc:	461a      	mov	r2, r3
 80058fe:	6839      	ldr	r1, [r7, #0]
 8005900:	6938      	ldr	r0, [r7, #16]
 8005902:	f000 fbcd 	bl	80060a0 <xEventGroupSetBitsFromISR>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d103      	bne.n	8005914 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800590c:	f06f 0302 	mvn.w	r3, #2
 8005910:	617b      	str	r3, [r7, #20]
 8005912:	e012      	b.n	800593a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00d      	beq.n	800593a <osEventFlagsSet+0x76>
 800591e:	4b09      	ldr	r3, [pc, #36]	@ (8005944 <osEventFlagsSet+0x80>)
 8005920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	f3bf 8f6f 	isb	sy
 800592e:	e004      	b.n	800593a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8005930:	6839      	ldr	r1, [r7, #0]
 8005932:	6938      	ldr	r0, [r7, #16]
 8005934:	f000 faf8 	bl	8005f28 <xEventGroupSetBits>
 8005938:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800593a:	697b      	ldr	r3, [r7, #20]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	e000ed04 	.word	0xe000ed04

08005948 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8005948:	b580      	push	{r7, lr}
 800594a:	b08c      	sub	sp, #48	@ 0x30
 800594c:	af02      	add	r7, sp, #8
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d003      	beq.n	8005968 <osEventFlagsWait+0x20>
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005966:	d303      	bcc.n	8005970 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8005968:	f06f 0303 	mvn.w	r3, #3
 800596c:	61fb      	str	r3, [r7, #28]
 800596e:	e04b      	b.n	8005a08 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005970:	f3ef 8305 	mrs	r3, IPSR
 8005974:	617b      	str	r3, [r7, #20]
  return(result);
 8005976:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800597c:	f06f 0305 	mvn.w	r3, #5
 8005980:	61fb      	str	r3, [r7, #28]
 8005982:	e041      	b.n	8005a08 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800598e:	2301      	movs	r3, #1
 8005990:	627b      	str	r3, [r7, #36]	@ 0x24
 8005992:	e001      	b.n	8005998 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8005994:	2300      	movs	r3, #0
 8005996:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f003 0302 	and.w	r3, r3, #2
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80059a2:	2300      	movs	r3, #0
 80059a4:	623b      	str	r3, [r7, #32]
 80059a6:	e001      	b.n	80059ac <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80059a8:	2301      	movs	r3, #1
 80059aa:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	9300      	str	r3, [sp, #0]
 80059b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b2:	6a3a      	ldr	r2, [r7, #32]
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	69b8      	ldr	r0, [r7, #24]
 80059b8:	f000 f9e4 	bl	8005d84 <xEventGroupWaitBits>
 80059bc:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d010      	beq.n	80059ea <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	4013      	ands	r3, r2
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d019      	beq.n	8005a08 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80059da:	f06f 0301 	mvn.w	r3, #1
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	e012      	b.n	8005a08 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80059e2:	f06f 0302 	mvn.w	r3, #2
 80059e6:	61fb      	str	r3, [r7, #28]
 80059e8:	e00e      	b.n	8005a08 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	4013      	ands	r3, r2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d109      	bne.n	8005a08 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d003      	beq.n	8005a02 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 80059fa:	f06f 0301 	mvn.w	r3, #1
 80059fe:	61fb      	str	r3, [r7, #28]
 8005a00:	e002      	b.n	8005a08 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8005a02:	f06f 0302 	mvn.w	r3, #2
 8005a06:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8005a08:	69fb      	ldr	r3, [r7, #28]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3728      	adds	r7, #40	@ 0x28
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b08a      	sub	sp, #40	@ 0x28
 8005a16:	af02      	add	r7, sp, #8
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	60b9      	str	r1, [r7, #8]
 8005a1c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a22:	f3ef 8305 	mrs	r3, IPSR
 8005a26:	613b      	str	r3, [r7, #16]
  return(result);
 8005a28:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d15f      	bne.n	8005aee <osMessageQueueNew+0xdc>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d05c      	beq.n	8005aee <osMessageQueueNew+0xdc>
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d059      	beq.n	8005aee <osMessageQueueNew+0xdc>
    mem = -1;
 8005a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d029      	beq.n	8005a9a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d012      	beq.n	8005a74 <osMessageQueueNew+0x62>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	2b4f      	cmp	r3, #79	@ 0x4f
 8005a54:	d90e      	bls.n	8005a74 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695a      	ldr	r2, [r3, #20]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	68b9      	ldr	r1, [r7, #8]
 8005a66:	fb01 f303 	mul.w	r3, r1, r3
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d302      	bcc.n	8005a74 <osMessageQueueNew+0x62>
        mem = 1;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	61bb      	str	r3, [r7, #24]
 8005a72:	e014      	b.n	8005a9e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d110      	bne.n	8005a9e <osMessageQueueNew+0x8c>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10c      	bne.n	8005a9e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d108      	bne.n	8005a9e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	695b      	ldr	r3, [r3, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d104      	bne.n	8005a9e <osMessageQueueNew+0x8c>
          mem = 0;
 8005a94:	2300      	movs	r3, #0
 8005a96:	61bb      	str	r3, [r7, #24]
 8005a98:	e001      	b.n	8005a9e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d10b      	bne.n	8005abc <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	691a      	ldr	r2, [r3, #16]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	2100      	movs	r1, #0
 8005aae:	9100      	str	r1, [sp, #0]
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 fc26 	bl	8006304 <xQueueGenericCreateStatic>
 8005ab8:	61f8      	str	r0, [r7, #28]
 8005aba:	e008      	b.n	8005ace <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d105      	bne.n	8005ace <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	68b9      	ldr	r1, [r7, #8]
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 fc99 	bl	80063fe <xQueueGenericCreate>
 8005acc:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00c      	beq.n	8005aee <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	617b      	str	r3, [r7, #20]
 8005ae0:	e001      	b.n	8005ae6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005ae6:	6979      	ldr	r1, [r7, #20]
 8005ae8:	69f8      	ldr	r0, [r7, #28]
 8005aea:	f001 f8fb 	bl	8006ce4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005aee:	69fb      	ldr	r3, [r7, #28]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3720      	adds	r7, #32
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b088      	sub	sp, #32
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	603b      	str	r3, [r7, #0]
 8005b04:	4613      	mov	r3, r2
 8005b06:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b10:	f3ef 8305 	mrs	r3, IPSR
 8005b14:	617b      	str	r3, [r7, #20]
  return(result);
 8005b16:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d028      	beq.n	8005b6e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d005      	beq.n	8005b2e <osMessageQueuePut+0x36>
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d002      	beq.n	8005b2e <osMessageQueuePut+0x36>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d003      	beq.n	8005b36 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005b2e:	f06f 0303 	mvn.w	r3, #3
 8005b32:	61fb      	str	r3, [r7, #28]
 8005b34:	e038      	b.n	8005ba8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005b36:	2300      	movs	r3, #0
 8005b38:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005b3a:	f107 0210 	add.w	r2, r7, #16
 8005b3e:	2300      	movs	r3, #0
 8005b40:	68b9      	ldr	r1, [r7, #8]
 8005b42:	69b8      	ldr	r0, [r7, #24]
 8005b44:	f000 fdbc 	bl	80066c0 <xQueueGenericSendFromISR>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d003      	beq.n	8005b56 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005b4e:	f06f 0302 	mvn.w	r3, #2
 8005b52:	61fb      	str	r3, [r7, #28]
 8005b54:	e028      	b.n	8005ba8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d025      	beq.n	8005ba8 <osMessageQueuePut+0xb0>
 8005b5c:	4b15      	ldr	r3, [pc, #84]	@ (8005bb4 <osMessageQueuePut+0xbc>)
 8005b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	e01c      	b.n	8005ba8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <osMessageQueuePut+0x82>
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d103      	bne.n	8005b82 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005b7a:	f06f 0303 	mvn.w	r3, #3
 8005b7e:	61fb      	str	r3, [r7, #28]
 8005b80:	e012      	b.n	8005ba8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b82:	2300      	movs	r3, #0
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	68b9      	ldr	r1, [r7, #8]
 8005b88:	69b8      	ldr	r0, [r7, #24]
 8005b8a:	f000 fc97 	bl	80064bc <xQueueGenericSend>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d009      	beq.n	8005ba8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005b9a:	f06f 0301 	mvn.w	r3, #1
 8005b9e:	61fb      	str	r3, [r7, #28]
 8005ba0:	e002      	b.n	8005ba8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005ba2:	f06f 0302 	mvn.w	r3, #2
 8005ba6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005ba8:	69fb      	ldr	r3, [r7, #28]
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3720      	adds	r7, #32
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	e000ed04 	.word	0xe000ed04

08005bb8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
 8005bc4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bce:	f3ef 8305 	mrs	r3, IPSR
 8005bd2:	617b      	str	r3, [r7, #20]
  return(result);
 8005bd4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d028      	beq.n	8005c2c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d005      	beq.n	8005bec <osMessageQueueGet+0x34>
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <osMessageQueueGet+0x34>
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d003      	beq.n	8005bf4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005bec:	f06f 0303 	mvn.w	r3, #3
 8005bf0:	61fb      	str	r3, [r7, #28]
 8005bf2:	e037      	b.n	8005c64 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005bf8:	f107 0310 	add.w	r3, r7, #16
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	68b9      	ldr	r1, [r7, #8]
 8005c00:	69b8      	ldr	r0, [r7, #24]
 8005c02:	f000 fedd 	bl	80069c0 <xQueueReceiveFromISR>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d003      	beq.n	8005c14 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005c0c:	f06f 0302 	mvn.w	r3, #2
 8005c10:	61fb      	str	r3, [r7, #28]
 8005c12:	e027      	b.n	8005c64 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d024      	beq.n	8005c64 <osMessageQueueGet+0xac>
 8005c1a:	4b15      	ldr	r3, [pc, #84]	@ (8005c70 <osMessageQueueGet+0xb8>)
 8005c1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c20:	601a      	str	r2, [r3, #0]
 8005c22:	f3bf 8f4f 	dsb	sy
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	e01b      	b.n	8005c64 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <osMessageQueueGet+0x80>
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d103      	bne.n	8005c40 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005c38:	f06f 0303 	mvn.w	r3, #3
 8005c3c:	61fb      	str	r3, [r7, #28]
 8005c3e:	e011      	b.n	8005c64 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	68b9      	ldr	r1, [r7, #8]
 8005c44:	69b8      	ldr	r0, [r7, #24]
 8005c46:	f000 fdd9 	bl	80067fc <xQueueReceive>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d009      	beq.n	8005c64 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005c56:	f06f 0301 	mvn.w	r3, #1
 8005c5a:	61fb      	str	r3, [r7, #28]
 8005c5c:	e002      	b.n	8005c64 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005c5e:	f06f 0302 	mvn.w	r3, #2
 8005c62:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005c64:	69fb      	ldr	r3, [r7, #28]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3720      	adds	r7, #32
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	e000ed04 	.word	0xe000ed04

08005c74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4a07      	ldr	r2, [pc, #28]	@ (8005ca0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	4a06      	ldr	r2, [pc, #24]	@ (8005ca4 <vApplicationGetIdleTaskMemory+0x30>)
 8005c8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2280      	movs	r2, #128	@ 0x80
 8005c90:	601a      	str	r2, [r3, #0]
}
 8005c92:	bf00      	nop
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	2000028c 	.word	0x2000028c
 8005ca4:	20000334 	.word	0x20000334

08005ca8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	4a07      	ldr	r2, [pc, #28]	@ (8005cd4 <vApplicationGetTimerTaskMemory+0x2c>)
 8005cb8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	4a06      	ldr	r2, [pc, #24]	@ (8005cd8 <vApplicationGetTimerTaskMemory+0x30>)
 8005cbe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005cc6:	601a      	str	r2, [r3, #0]
}
 8005cc8:	bf00      	nop
 8005cca:	3714      	adds	r7, #20
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	20000534 	.word	0x20000534
 8005cd8:	200005dc 	.word	0x200005dc

08005cdc <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10b      	bne.n	8005d02 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cee:	f383 8811 	msr	BASEPRI, r3
 8005cf2:	f3bf 8f6f 	isb	sy
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005cfc:	bf00      	nop
 8005cfe:	bf00      	nop
 8005d00:	e7fd      	b.n	8005cfe <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005d02:	2320      	movs	r3, #32
 8005d04:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2b20      	cmp	r3, #32
 8005d0a:	d00b      	beq.n	8005d24 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8005d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d10:	f383 8811 	msr	BASEPRI, r3
 8005d14:	f3bf 8f6f 	isb	sy
 8005d18:	f3bf 8f4f 	dsb	sy
 8005d1c:	60fb      	str	r3, [r7, #12]
}
 8005d1e:	bf00      	nop
 8005d20:	bf00      	nop
 8005d22:	e7fd      	b.n	8005d20 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2200      	movs	r2, #0
 8005d32:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	3304      	adds	r3, #4
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 f9c5 	bl	80060c8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2201      	movs	r2, #1
 8005d42:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8005d44:	697b      	ldr	r3, [r7, #20]
	}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3718      	adds	r7, #24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}

08005d4e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b082      	sub	sp, #8
 8005d52:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005d54:	2020      	movs	r0, #32
 8005d56:	f002 fde1 	bl	800891c <pvPortMalloc>
 8005d5a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00a      	beq.n	8005d78 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	3304      	adds	r3, #4
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f000 f9ab 	bl	80060c8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8005d78:	687b      	ldr	r3, [r7, #4]
	}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b090      	sub	sp, #64	@ 0x40
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8005d96:	2300      	movs	r3, #0
 8005d98:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10b      	bne.n	8005dbc <xEventGroupWaitBits+0x38>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	623b      	str	r3, [r7, #32]
}
 8005db6:	bf00      	nop
 8005db8:	bf00      	nop
 8005dba:	e7fd      	b.n	8005db8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dc2:	d30b      	bcc.n	8005ddc <xEventGroupWaitBits+0x58>
	__asm volatile
 8005dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc8:	f383 8811 	msr	BASEPRI, r3
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	61fb      	str	r3, [r7, #28]
}
 8005dd6:	bf00      	nop
 8005dd8:	bf00      	nop
 8005dda:	e7fd      	b.n	8005dd8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10b      	bne.n	8005dfa <xEventGroupWaitBits+0x76>
	__asm volatile
 8005de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de6:	f383 8811 	msr	BASEPRI, r3
 8005dea:	f3bf 8f6f 	isb	sy
 8005dee:	f3bf 8f4f 	dsb	sy
 8005df2:	61bb      	str	r3, [r7, #24]
}
 8005df4:	bf00      	nop
 8005df6:	bf00      	nop
 8005df8:	e7fd      	b.n	8005df6 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dfa:	f001 fecb 	bl	8007b94 <xTaskGetSchedulerState>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d102      	bne.n	8005e0a <xEventGroupWaitBits+0x86>
 8005e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <xEventGroupWaitBits+0x8a>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e000      	b.n	8005e10 <xEventGroupWaitBits+0x8c>
 8005e0e:	2300      	movs	r3, #0
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10b      	bne.n	8005e2c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8005e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e18:	f383 8811 	msr	BASEPRI, r3
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	f3bf 8f4f 	dsb	sy
 8005e24:	617b      	str	r3, [r7, #20]
}
 8005e26:	bf00      	nop
 8005e28:	bf00      	nop
 8005e2a:	e7fd      	b.n	8005e28 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8005e2c:	f001 fa1c 	bl	8007268 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	68b9      	ldr	r1, [r7, #8]
 8005e3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e3c:	f000 f90d 	bl	800605a <prvTestWaitCondition>
 8005e40:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8005e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00e      	beq.n	8005e66 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d028      	beq.n	8005ea8 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	401a      	ands	r2, r3
 8005e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	e020      	b.n	8005ea8 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d104      	bne.n	8005e76 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8005e70:	2301      	movs	r3, #1
 8005e72:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e74:	e018      	b.n	8005ea8 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e82:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e90:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e94:	1d18      	adds	r0, r3, #4
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	f001 fbe4 	bl	800766c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8005ea8:	f001 f9ec 	bl	8007284 <xTaskResumeAll>
 8005eac:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8005eae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d031      	beq.n	8005f18 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d107      	bne.n	8005eca <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8005eba:	4b1a      	ldr	r3, [pc, #104]	@ (8005f24 <xEventGroupWaitBits+0x1a0>)
 8005ebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec0:	601a      	str	r2, [r3, #0]
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8005eca:	f001 fef1 	bl	8007cb0 <uxTaskResetEventItemValue>
 8005ece:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d11a      	bne.n	8005f10 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8005eda:	f002 fbfd 	bl	80086d8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8005ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	68b9      	ldr	r1, [r7, #8]
 8005ee8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005eea:	f000 f8b6 	bl	800605a <prvTestWaitCondition>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d009      	beq.n	8005f08 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d006      	beq.n	8005f08 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	43db      	mvns	r3, r3
 8005f02:	401a      	ands	r2, r3
 8005f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f06:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8005f0c:	f002 fc16 	bl	800873c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005f10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f12:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005f18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3740      	adds	r7, #64	@ 0x40
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	e000ed04 	.word	0xe000ed04

08005f28 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08e      	sub	sp, #56	@ 0x38
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005f32:	2300      	movs	r3, #0
 8005f34:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d10b      	bne.n	8005f5c <xEventGroupSetBits+0x34>
	__asm volatile
 8005f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f48:	f383 8811 	msr	BASEPRI, r3
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f3bf 8f4f 	dsb	sy
 8005f54:	613b      	str	r3, [r7, #16]
}
 8005f56:	bf00      	nop
 8005f58:	bf00      	nop
 8005f5a:	e7fd      	b.n	8005f58 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f62:	d30b      	bcc.n	8005f7c <xEventGroupSetBits+0x54>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	60fb      	str	r3, [r7, #12]
}
 8005f76:	bf00      	nop
 8005f78:	bf00      	nop
 8005f7a:	e7fd      	b.n	8005f78 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7e:	3304      	adds	r3, #4
 8005f80:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	3308      	adds	r3, #8
 8005f86:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8005f88:	f001 f96e 	bl	8007268 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	431a      	orrs	r2, r3
 8005f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9c:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8005f9e:	e03c      	b.n	800601a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8005fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8005fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8005fac:	2300      	movs	r3, #0
 8005fae:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005fb6:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005fbe:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d108      	bne.n	8005fdc <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8005fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00b      	beq.n	8005fee <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fda:	e008      	b.n	8005fee <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d101      	bne.n	8005fee <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005fea:	2301      	movs	r3, #1
 8005fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d010      	beq.n	8006016 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	4313      	orrs	r3, r2
 8006004:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800600e:	4619      	mov	r1, r3
 8006010:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006012:	f001 fbf9 	bl	8007808 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800601a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	429a      	cmp	r2, r3
 8006020:	d1be      	bne.n	8005fa0 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8006022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006028:	43db      	mvns	r3, r3
 800602a:	401a      	ands	r2, r3
 800602c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800602e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8006030:	f001 f928 	bl	8007284 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006036:	681b      	ldr	r3, [r3, #0]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3738      	adds	r7, #56	@ 0x38
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b082      	sub	sp, #8
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800604a:	6839      	ldr	r1, [r7, #0]
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7ff ff6b 	bl	8005f28 <xEventGroupSetBits>
}
 8006052:	bf00      	nop
 8006054:	3708      	adds	r7, #8
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800605a:	b480      	push	{r7}
 800605c:	b087      	sub	sp, #28
 800605e:	af00      	add	r7, sp, #0
 8006060:	60f8      	str	r0, [r7, #12]
 8006062:	60b9      	str	r1, [r7, #8]
 8006064:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8006066:	2300      	movs	r3, #0
 8006068:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d107      	bne.n	8006080 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	4013      	ands	r3, r2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00a      	beq.n	8006090 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800607a:	2301      	movs	r3, #1
 800607c:	617b      	str	r3, [r7, #20]
 800607e:	e007      	b.n	8006090 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	4013      	ands	r3, r2
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	429a      	cmp	r2, r3
 800608a:	d101      	bne.n	8006090 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800608c:	2301      	movs	r3, #1
 800608e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8006090:	697b      	ldr	r3, [r7, #20]
}
 8006092:	4618      	mov	r0, r3
 8006094:	371c      	adds	r7, #28
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
	...

080060a0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68ba      	ldr	r2, [r7, #8]
 80060b0:	68f9      	ldr	r1, [r7, #12]
 80060b2:	4804      	ldr	r0, [pc, #16]	@ (80060c4 <xEventGroupSetBitsFromISR+0x24>)
 80060b4:	f002 f9c2 	bl	800843c <xTimerPendFunctionCallFromISR>
 80060b8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80060ba:	697b      	ldr	r3, [r7, #20]
	}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	08006041 	.word	0x08006041

080060c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f103 0208 	add.w	r2, r3, #8
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f04f 32ff 	mov.w	r2, #4294967295
 80060e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f103 0208 	add.w	r2, r3, #8
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f103 0208 	add.w	r2, r3, #8
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006116:	bf00      	nop
 8006118:	370c      	adds	r7, #12
 800611a:	46bd      	mov	sp, r7
 800611c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006120:	4770      	bx	lr

08006122 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006122:	b480      	push	{r7}
 8006124:	b085      	sub	sp, #20
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
 800612a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	689a      	ldr	r2, [r3, #8]
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	601a      	str	r2, [r3, #0]
}
 800615e:	bf00      	nop
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800616a:	b480      	push	{r7}
 800616c:	b085      	sub	sp, #20
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006180:	d103      	bne.n	800618a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	60fb      	str	r3, [r7, #12]
 8006188:	e00c      	b.n	80061a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	3308      	adds	r3, #8
 800618e:	60fb      	str	r3, [r7, #12]
 8006190:	e002      	b.n	8006198 <vListInsert+0x2e>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	60fb      	str	r3, [r7, #12]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d2f6      	bcs.n	8006192 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	683a      	ldr	r2, [r7, #0]
 80061be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	1c5a      	adds	r2, r3, #1
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	601a      	str	r2, [r3, #0]
}
 80061d0:	bf00      	nop
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6892      	ldr	r2, [r2, #8]
 80061f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	6852      	ldr	r2, [r2, #4]
 80061fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	429a      	cmp	r2, r3
 8006206:	d103      	bne.n	8006210 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	1e5a      	subs	r2, r3, #1
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
}
 8006224:	4618      	mov	r0, r3
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10b      	bne.n	800625c <xQueueGenericReset+0x2c>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	60bb      	str	r3, [r7, #8]
}
 8006256:	bf00      	nop
 8006258:	bf00      	nop
 800625a:	e7fd      	b.n	8006258 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800625c:	f002 fa3c 	bl	80086d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006268:	68f9      	ldr	r1, [r7, #12]
 800626a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800626c:	fb01 f303 	mul.w	r3, r1, r3
 8006270:	441a      	add	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628c:	3b01      	subs	r3, #1
 800628e:	68f9      	ldr	r1, [r7, #12]
 8006290:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006292:	fb01 f303 	mul.w	r3, r1, r3
 8006296:	441a      	add	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	22ff      	movs	r2, #255	@ 0xff
 80062a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	22ff      	movs	r2, #255	@ 0xff
 80062a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d114      	bne.n	80062dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d01a      	beq.n	80062f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	3310      	adds	r3, #16
 80062be:	4618      	mov	r0, r3
 80062c0:	f001 fa3e 	bl	8007740 <xTaskRemoveFromEventList>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d012      	beq.n	80062f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80062ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006300 <xQueueGenericReset+0xd0>)
 80062cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062d0:	601a      	str	r2, [r3, #0]
 80062d2:	f3bf 8f4f 	dsb	sy
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	e009      	b.n	80062f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	3310      	adds	r3, #16
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7ff fef1 	bl	80060c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3324      	adds	r3, #36	@ 0x24
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7ff feec 	bl	80060c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80062f0:	f002 fa24 	bl	800873c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80062f4:	2301      	movs	r3, #1
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	e000ed04 	.word	0xe000ed04

08006304 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006304:	b580      	push	{r7, lr}
 8006306:	b08e      	sub	sp, #56	@ 0x38
 8006308:	af02      	add	r7, sp, #8
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
 8006310:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d10b      	bne.n	8006330 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631c:	f383 8811 	msr	BASEPRI, r3
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	f3bf 8f4f 	dsb	sy
 8006328:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800632a:	bf00      	nop
 800632c:	bf00      	nop
 800632e:	e7fd      	b.n	800632c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10b      	bne.n	800634e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006348:	bf00      	nop
 800634a:	bf00      	nop
 800634c:	e7fd      	b.n	800634a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d002      	beq.n	800635a <xQueueGenericCreateStatic+0x56>
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d001      	beq.n	800635e <xQueueGenericCreateStatic+0x5a>
 800635a:	2301      	movs	r3, #1
 800635c:	e000      	b.n	8006360 <xQueueGenericCreateStatic+0x5c>
 800635e:	2300      	movs	r3, #0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10b      	bne.n	800637c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006368:	f383 8811 	msr	BASEPRI, r3
 800636c:	f3bf 8f6f 	isb	sy
 8006370:	f3bf 8f4f 	dsb	sy
 8006374:	623b      	str	r3, [r7, #32]
}
 8006376:	bf00      	nop
 8006378:	bf00      	nop
 800637a:	e7fd      	b.n	8006378 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d102      	bne.n	8006388 <xQueueGenericCreateStatic+0x84>
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <xQueueGenericCreateStatic+0x88>
 8006388:	2301      	movs	r3, #1
 800638a:	e000      	b.n	800638e <xQueueGenericCreateStatic+0x8a>
 800638c:	2300      	movs	r3, #0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d10b      	bne.n	80063aa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006396:	f383 8811 	msr	BASEPRI, r3
 800639a:	f3bf 8f6f 	isb	sy
 800639e:	f3bf 8f4f 	dsb	sy
 80063a2:	61fb      	str	r3, [r7, #28]
}
 80063a4:	bf00      	nop
 80063a6:	bf00      	nop
 80063a8:	e7fd      	b.n	80063a6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80063aa:	2350      	movs	r3, #80	@ 0x50
 80063ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	2b50      	cmp	r3, #80	@ 0x50
 80063b2:	d00b      	beq.n	80063cc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80063b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b8:	f383 8811 	msr	BASEPRI, r3
 80063bc:	f3bf 8f6f 	isb	sy
 80063c0:	f3bf 8f4f 	dsb	sy
 80063c4:	61bb      	str	r3, [r7, #24]
}
 80063c6:	bf00      	nop
 80063c8:	bf00      	nop
 80063ca:	e7fd      	b.n	80063c8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80063cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80063d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00d      	beq.n	80063f4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80063d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80063e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	4613      	mov	r3, r2
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	68b9      	ldr	r1, [r7, #8]
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f000 f840 	bl	8006474 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80063f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3730      	adds	r7, #48	@ 0x30
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}

080063fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80063fe:	b580      	push	{r7, lr}
 8006400:	b08a      	sub	sp, #40	@ 0x28
 8006402:	af02      	add	r7, sp, #8
 8006404:	60f8      	str	r0, [r7, #12]
 8006406:	60b9      	str	r1, [r7, #8]
 8006408:	4613      	mov	r3, r2
 800640a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10b      	bne.n	800642a <xQueueGenericCreate+0x2c>
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	613b      	str	r3, [r7, #16]
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	e7fd      	b.n	8006426 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	fb02 f303 	mul.w	r3, r2, r3
 8006432:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	3350      	adds	r3, #80	@ 0x50
 8006438:	4618      	mov	r0, r3
 800643a:	f002 fa6f 	bl	800891c <pvPortMalloc>
 800643e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d011      	beq.n	800646a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	3350      	adds	r3, #80	@ 0x50
 800644e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006458:	79fa      	ldrb	r2, [r7, #7]
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	9300      	str	r3, [sp, #0]
 800645e:	4613      	mov	r3, r2
 8006460:	697a      	ldr	r2, [r7, #20]
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f000 f805 	bl	8006474 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800646a:	69bb      	ldr	r3, [r7, #24]
	}
 800646c:	4618      	mov	r0, r3
 800646e:	3720      	adds	r7, #32
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d103      	bne.n	8006490 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	e002      	b.n	8006496 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	68ba      	ldr	r2, [r7, #8]
 80064a0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064a2:	2101      	movs	r1, #1
 80064a4:	69b8      	ldr	r0, [r7, #24]
 80064a6:	f7ff fec3 	bl	8006230 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	78fa      	ldrb	r2, [r7, #3]
 80064ae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80064b2:	bf00      	nop
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
	...

080064bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08e      	sub	sp, #56	@ 0x38
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
 80064c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80064ca:	2300      	movs	r3, #0
 80064cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80064d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10b      	bne.n	80064f0 <xQueueGenericSend+0x34>
	__asm volatile
 80064d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064dc:	f383 8811 	msr	BASEPRI, r3
 80064e0:	f3bf 8f6f 	isb	sy
 80064e4:	f3bf 8f4f 	dsb	sy
 80064e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80064ea:	bf00      	nop
 80064ec:	bf00      	nop
 80064ee:	e7fd      	b.n	80064ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d103      	bne.n	80064fe <xQueueGenericSend+0x42>
 80064f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <xQueueGenericSend+0x46>
 80064fe:	2301      	movs	r3, #1
 8006500:	e000      	b.n	8006504 <xQueueGenericSend+0x48>
 8006502:	2300      	movs	r3, #0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10b      	bne.n	8006520 <xQueueGenericSend+0x64>
	__asm volatile
 8006508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650c:	f383 8811 	msr	BASEPRI, r3
 8006510:	f3bf 8f6f 	isb	sy
 8006514:	f3bf 8f4f 	dsb	sy
 8006518:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800651a:	bf00      	nop
 800651c:	bf00      	nop
 800651e:	e7fd      	b.n	800651c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	2b02      	cmp	r3, #2
 8006524:	d103      	bne.n	800652e <xQueueGenericSend+0x72>
 8006526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800652a:	2b01      	cmp	r3, #1
 800652c:	d101      	bne.n	8006532 <xQueueGenericSend+0x76>
 800652e:	2301      	movs	r3, #1
 8006530:	e000      	b.n	8006534 <xQueueGenericSend+0x78>
 8006532:	2300      	movs	r3, #0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d10b      	bne.n	8006550 <xQueueGenericSend+0x94>
	__asm volatile
 8006538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653c:	f383 8811 	msr	BASEPRI, r3
 8006540:	f3bf 8f6f 	isb	sy
 8006544:	f3bf 8f4f 	dsb	sy
 8006548:	623b      	str	r3, [r7, #32]
}
 800654a:	bf00      	nop
 800654c:	bf00      	nop
 800654e:	e7fd      	b.n	800654c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006550:	f001 fb20 	bl	8007b94 <xTaskGetSchedulerState>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d102      	bne.n	8006560 <xQueueGenericSend+0xa4>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d101      	bne.n	8006564 <xQueueGenericSend+0xa8>
 8006560:	2301      	movs	r3, #1
 8006562:	e000      	b.n	8006566 <xQueueGenericSend+0xaa>
 8006564:	2300      	movs	r3, #0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10b      	bne.n	8006582 <xQueueGenericSend+0xc6>
	__asm volatile
 800656a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656e:	f383 8811 	msr	BASEPRI, r3
 8006572:	f3bf 8f6f 	isb	sy
 8006576:	f3bf 8f4f 	dsb	sy
 800657a:	61fb      	str	r3, [r7, #28]
}
 800657c:	bf00      	nop
 800657e:	bf00      	nop
 8006580:	e7fd      	b.n	800657e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006582:	f002 f8a9 	bl	80086d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006588:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800658a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800658e:	429a      	cmp	r2, r3
 8006590:	d302      	bcc.n	8006598 <xQueueGenericSend+0xdc>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b02      	cmp	r3, #2
 8006596:	d129      	bne.n	80065ec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006598:	683a      	ldr	r2, [r7, #0]
 800659a:	68b9      	ldr	r1, [r7, #8]
 800659c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800659e:	f000 fa91 	bl	8006ac4 <prvCopyDataToQueue>
 80065a2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d010      	beq.n	80065ce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ae:	3324      	adds	r3, #36	@ 0x24
 80065b0:	4618      	mov	r0, r3
 80065b2:	f001 f8c5 	bl	8007740 <xTaskRemoveFromEventList>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d013      	beq.n	80065e4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80065bc:	4b3f      	ldr	r3, [pc, #252]	@ (80066bc <xQueueGenericSend+0x200>)
 80065be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065c2:	601a      	str	r2, [r3, #0]
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	e00a      	b.n	80065e4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80065ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d007      	beq.n	80065e4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80065d4:	4b39      	ldr	r3, [pc, #228]	@ (80066bc <xQueueGenericSend+0x200>)
 80065d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065da:	601a      	str	r2, [r3, #0]
 80065dc:	f3bf 8f4f 	dsb	sy
 80065e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80065e4:	f002 f8aa 	bl	800873c <vPortExitCritical>
				return pdPASS;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e063      	b.n	80066b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d103      	bne.n	80065fa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065f2:	f002 f8a3 	bl	800873c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80065f6:	2300      	movs	r3, #0
 80065f8:	e05c      	b.n	80066b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d106      	bne.n	800660e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006600:	f107 0314 	add.w	r3, r7, #20
 8006604:	4618      	mov	r0, r3
 8006606:	f001 f963 	bl	80078d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800660a:	2301      	movs	r3, #1
 800660c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800660e:	f002 f895 	bl	800873c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006612:	f000 fe29 	bl	8007268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006616:	f002 f85f 	bl	80086d8 <vPortEnterCritical>
 800661a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006620:	b25b      	sxtb	r3, r3
 8006622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006626:	d103      	bne.n	8006630 <xQueueGenericSend+0x174>
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	2200      	movs	r2, #0
 800662c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006636:	b25b      	sxtb	r3, r3
 8006638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800663c:	d103      	bne.n	8006646 <xQueueGenericSend+0x18a>
 800663e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006640:	2200      	movs	r2, #0
 8006642:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006646:	f002 f879 	bl	800873c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800664a:	1d3a      	adds	r2, r7, #4
 800664c:	f107 0314 	add.w	r3, r7, #20
 8006650:	4611      	mov	r1, r2
 8006652:	4618      	mov	r0, r3
 8006654:	f001 f952 	bl	80078fc <xTaskCheckForTimeOut>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d124      	bne.n	80066a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800665e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006660:	f000 fb28 	bl	8006cb4 <prvIsQueueFull>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d018      	beq.n	800669c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666c:	3310      	adds	r3, #16
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	4611      	mov	r1, r2
 8006672:	4618      	mov	r0, r3
 8006674:	f000 ffd4 	bl	8007620 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006678:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800667a:	f000 fab3 	bl	8006be4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800667e:	f000 fe01 	bl	8007284 <xTaskResumeAll>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	f47f af7c 	bne.w	8006582 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800668a:	4b0c      	ldr	r3, [pc, #48]	@ (80066bc <xQueueGenericSend+0x200>)
 800668c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006690:	601a      	str	r2, [r3, #0]
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	e772      	b.n	8006582 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800669c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800669e:	f000 faa1 	bl	8006be4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066a2:	f000 fdef 	bl	8007284 <xTaskResumeAll>
 80066a6:	e76c      	b.n	8006582 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066aa:	f000 fa9b 	bl	8006be4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066ae:	f000 fde9 	bl	8007284 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3738      	adds	r7, #56	@ 0x38
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	e000ed04 	.word	0xe000ed04

080066c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b090      	sub	sp, #64	@ 0x40
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
 80066cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80066d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10b      	bne.n	80066f0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80066d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066dc:	f383 8811 	msr	BASEPRI, r3
 80066e0:	f3bf 8f6f 	isb	sy
 80066e4:	f3bf 8f4f 	dsb	sy
 80066e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80066ea:	bf00      	nop
 80066ec:	bf00      	nop
 80066ee:	e7fd      	b.n	80066ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d103      	bne.n	80066fe <xQueueGenericSendFromISR+0x3e>
 80066f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <xQueueGenericSendFromISR+0x42>
 80066fe:	2301      	movs	r3, #1
 8006700:	e000      	b.n	8006704 <xQueueGenericSendFromISR+0x44>
 8006702:	2300      	movs	r3, #0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d10b      	bne.n	8006720 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800670c:	f383 8811 	msr	BASEPRI, r3
 8006710:	f3bf 8f6f 	isb	sy
 8006714:	f3bf 8f4f 	dsb	sy
 8006718:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800671a:	bf00      	nop
 800671c:	bf00      	nop
 800671e:	e7fd      	b.n	800671c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	2b02      	cmp	r3, #2
 8006724:	d103      	bne.n	800672e <xQueueGenericSendFromISR+0x6e>
 8006726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800672a:	2b01      	cmp	r3, #1
 800672c:	d101      	bne.n	8006732 <xQueueGenericSendFromISR+0x72>
 800672e:	2301      	movs	r3, #1
 8006730:	e000      	b.n	8006734 <xQueueGenericSendFromISR+0x74>
 8006732:	2300      	movs	r3, #0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10b      	bne.n	8006750 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	623b      	str	r3, [r7, #32]
}
 800674a:	bf00      	nop
 800674c:	bf00      	nop
 800674e:	e7fd      	b.n	800674c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006750:	f002 f8a2 	bl	8008898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006754:	f3ef 8211 	mrs	r2, BASEPRI
 8006758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675c:	f383 8811 	msr	BASEPRI, r3
 8006760:	f3bf 8f6f 	isb	sy
 8006764:	f3bf 8f4f 	dsb	sy
 8006768:	61fa      	str	r2, [r7, #28]
 800676a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800676c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800676e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006778:	429a      	cmp	r2, r3
 800677a:	d302      	bcc.n	8006782 <xQueueGenericSendFromISR+0xc2>
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	2b02      	cmp	r3, #2
 8006780:	d12f      	bne.n	80067e2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006784:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006788:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800678c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800678e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006790:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	68b9      	ldr	r1, [r7, #8]
 8006796:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006798:	f000 f994 	bl	8006ac4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800679c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80067a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a4:	d112      	bne.n	80067cc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d016      	beq.n	80067dc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b0:	3324      	adds	r3, #36	@ 0x24
 80067b2:	4618      	mov	r0, r3
 80067b4:	f000 ffc4 	bl	8007740 <xTaskRemoveFromEventList>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00e      	beq.n	80067dc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00b      	beq.n	80067dc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	e007      	b.n	80067dc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80067cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80067d0:	3301      	adds	r3, #1
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	b25a      	sxtb	r2, r3
 80067d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80067dc:	2301      	movs	r3, #1
 80067de:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80067e0:	e001      	b.n	80067e6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80067f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3740      	adds	r7, #64	@ 0x40
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b08c      	sub	sp, #48	@ 0x30
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006808:	2300      	movs	r3, #0
 800680a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006812:	2b00      	cmp	r3, #0
 8006814:	d10b      	bne.n	800682e <xQueueReceive+0x32>
	__asm volatile
 8006816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800681a:	f383 8811 	msr	BASEPRI, r3
 800681e:	f3bf 8f6f 	isb	sy
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	623b      	str	r3, [r7, #32]
}
 8006828:	bf00      	nop
 800682a:	bf00      	nop
 800682c:	e7fd      	b.n	800682a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d103      	bne.n	800683c <xQueueReceive+0x40>
 8006834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <xQueueReceive+0x44>
 800683c:	2301      	movs	r3, #1
 800683e:	e000      	b.n	8006842 <xQueueReceive+0x46>
 8006840:	2300      	movs	r3, #0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10b      	bne.n	800685e <xQueueReceive+0x62>
	__asm volatile
 8006846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684a:	f383 8811 	msr	BASEPRI, r3
 800684e:	f3bf 8f6f 	isb	sy
 8006852:	f3bf 8f4f 	dsb	sy
 8006856:	61fb      	str	r3, [r7, #28]
}
 8006858:	bf00      	nop
 800685a:	bf00      	nop
 800685c:	e7fd      	b.n	800685a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800685e:	f001 f999 	bl	8007b94 <xTaskGetSchedulerState>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d102      	bne.n	800686e <xQueueReceive+0x72>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d101      	bne.n	8006872 <xQueueReceive+0x76>
 800686e:	2301      	movs	r3, #1
 8006870:	e000      	b.n	8006874 <xQueueReceive+0x78>
 8006872:	2300      	movs	r3, #0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10b      	bne.n	8006890 <xQueueReceive+0x94>
	__asm volatile
 8006878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687c:	f383 8811 	msr	BASEPRI, r3
 8006880:	f3bf 8f6f 	isb	sy
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	61bb      	str	r3, [r7, #24]
}
 800688a:	bf00      	nop
 800688c:	bf00      	nop
 800688e:	e7fd      	b.n	800688c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006890:	f001 ff22 	bl	80086d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006898:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	2b00      	cmp	r3, #0
 800689e:	d01f      	beq.n	80068e0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068a4:	f000 f978 	bl	8006b98 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80068a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068aa:	1e5a      	subs	r2, r3, #1
 80068ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00f      	beq.n	80068d8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	3310      	adds	r3, #16
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 ff3f 	bl	8007740 <xTaskRemoveFromEventList>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d007      	beq.n	80068d8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80068c8:	4b3c      	ldr	r3, [pc, #240]	@ (80069bc <xQueueReceive+0x1c0>)
 80068ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ce:	601a      	str	r2, [r3, #0]
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80068d8:	f001 ff30 	bl	800873c <vPortExitCritical>
				return pdPASS;
 80068dc:	2301      	movs	r3, #1
 80068de:	e069      	b.n	80069b4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d103      	bne.n	80068ee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80068e6:	f001 ff29 	bl	800873c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068ea:	2300      	movs	r3, #0
 80068ec:	e062      	b.n	80069b4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d106      	bne.n	8006902 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068f4:	f107 0310 	add.w	r3, r7, #16
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 ffe9 	bl	80078d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068fe:	2301      	movs	r3, #1
 8006900:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006902:	f001 ff1b 	bl	800873c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006906:	f000 fcaf 	bl	8007268 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800690a:	f001 fee5 	bl	80086d8 <vPortEnterCritical>
 800690e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006910:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006914:	b25b      	sxtb	r3, r3
 8006916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691a:	d103      	bne.n	8006924 <xQueueReceive+0x128>
 800691c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691e:	2200      	movs	r2, #0
 8006920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006926:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800692a:	b25b      	sxtb	r3, r3
 800692c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006930:	d103      	bne.n	800693a <xQueueReceive+0x13e>
 8006932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006934:	2200      	movs	r2, #0
 8006936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800693a:	f001 feff 	bl	800873c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800693e:	1d3a      	adds	r2, r7, #4
 8006940:	f107 0310 	add.w	r3, r7, #16
 8006944:	4611      	mov	r1, r2
 8006946:	4618      	mov	r0, r3
 8006948:	f000 ffd8 	bl	80078fc <xTaskCheckForTimeOut>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d123      	bne.n	800699a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006954:	f000 f998 	bl	8006c88 <prvIsQueueEmpty>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d017      	beq.n	800698e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	3324      	adds	r3, #36	@ 0x24
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	4611      	mov	r1, r2
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fe5a 	bl	8007620 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800696c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800696e:	f000 f939 	bl	8006be4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006972:	f000 fc87 	bl	8007284 <xTaskResumeAll>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d189      	bne.n	8006890 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800697c:	4b0f      	ldr	r3, [pc, #60]	@ (80069bc <xQueueReceive+0x1c0>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	f3bf 8f4f 	dsb	sy
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	e780      	b.n	8006890 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800698e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006990:	f000 f928 	bl	8006be4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006994:	f000 fc76 	bl	8007284 <xTaskResumeAll>
 8006998:	e77a      	b.n	8006890 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800699a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800699c:	f000 f922 	bl	8006be4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069a0:	f000 fc70 	bl	8007284 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069a6:	f000 f96f 	bl	8006c88 <prvIsQueueEmpty>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f43f af6f 	beq.w	8006890 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3730      	adds	r7, #48	@ 0x30
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	e000ed04 	.word	0xe000ed04

080069c0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b08e      	sub	sp, #56	@ 0x38
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d10b      	bne.n	80069ee <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80069d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069da:	f383 8811 	msr	BASEPRI, r3
 80069de:	f3bf 8f6f 	isb	sy
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	623b      	str	r3, [r7, #32]
}
 80069e8:	bf00      	nop
 80069ea:	bf00      	nop
 80069ec:	e7fd      	b.n	80069ea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d103      	bne.n	80069fc <xQueueReceiveFromISR+0x3c>
 80069f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d101      	bne.n	8006a00 <xQueueReceiveFromISR+0x40>
 80069fc:	2301      	movs	r3, #1
 80069fe:	e000      	b.n	8006a02 <xQueueReceiveFromISR+0x42>
 8006a00:	2300      	movs	r3, #0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10b      	bne.n	8006a1e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0a:	f383 8811 	msr	BASEPRI, r3
 8006a0e:	f3bf 8f6f 	isb	sy
 8006a12:	f3bf 8f4f 	dsb	sy
 8006a16:	61fb      	str	r3, [r7, #28]
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	e7fd      	b.n	8006a1a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a1e:	f001 ff3b 	bl	8008898 <vPortValidateInterruptPriority>
	__asm volatile
 8006a22:	f3ef 8211 	mrs	r2, BASEPRI
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	61ba      	str	r2, [r7, #24]
 8006a38:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a3a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a42:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d02f      	beq.n	8006aaa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a54:	68b9      	ldr	r1, [r7, #8]
 8006a56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006a58:	f000 f89e 	bl	8006b98 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5e:	1e5a      	subs	r2, r3, #1
 8006a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a62:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6c:	d112      	bne.n	8006a94 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d016      	beq.n	8006aa4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a78:	3310      	adds	r3, #16
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 fe60 	bl	8007740 <xTaskRemoveFromEventList>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00e      	beq.n	8006aa4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d00b      	beq.n	8006aa4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	601a      	str	r2, [r3, #0]
 8006a92:	e007      	b.n	8006aa4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a98:	3301      	adds	r3, #1
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	b25a      	sxtb	r2, r3
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aa8:	e001      	b.n	8006aae <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f383 8811 	msr	BASEPRI, r3
}
 8006ab8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3738      	adds	r7, #56	@ 0x38
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b086      	sub	sp, #24
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d10d      	bne.n	8006afe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d14d      	bne.n	8006b86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	4618      	mov	r0, r3
 8006af0:	f001 f86e 	bl	8007bd0 <xTaskPriorityDisinherit>
 8006af4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	609a      	str	r2, [r3, #8]
 8006afc:	e043      	b.n	8006b86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d119      	bne.n	8006b38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6858      	ldr	r0, [r3, #4]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	68b9      	ldr	r1, [r7, #8]
 8006b10:	f002 f9a6 	bl	8008e60 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1c:	441a      	add	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d32b      	bcc.n	8006b86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	605a      	str	r2, [r3, #4]
 8006b36:	e026      	b.n	8006b86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	68d8      	ldr	r0, [r3, #12]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b40:	461a      	mov	r2, r3
 8006b42:	68b9      	ldr	r1, [r7, #8]
 8006b44:	f002 f98c 	bl	8008e60 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b50:	425b      	negs	r3, r3
 8006b52:	441a      	add	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	68da      	ldr	r2, [r3, #12]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d207      	bcs.n	8006b74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6c:	425b      	negs	r3, r3
 8006b6e:	441a      	add	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d105      	bne.n	8006b86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d002      	beq.n	8006b86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	1c5a      	adds	r2, r3, #1
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006b8e:	697b      	ldr	r3, [r7, #20]
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3718      	adds	r7, #24
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d018      	beq.n	8006bdc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68da      	ldr	r2, [r3, #12]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bb2:	441a      	add	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	68da      	ldr	r2, [r3, #12]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d303      	bcc.n	8006bcc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68d9      	ldr	r1, [r3, #12]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	6838      	ldr	r0, [r7, #0]
 8006bd8:	f002 f942 	bl	8008e60 <memcpy>
	}
}
 8006bdc:	bf00      	nop
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006bec:	f001 fd74 	bl	80086d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bf6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006bf8:	e011      	b.n	8006c1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d012      	beq.n	8006c28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	3324      	adds	r3, #36	@ 0x24
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 fd9a 	bl	8007740 <xTaskRemoveFromEventList>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d001      	beq.n	8006c16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c12:	f000 fed7 	bl	80079c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c16:	7bfb      	ldrb	r3, [r7, #15]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	dce9      	bgt.n	8006bfa <prvUnlockQueue+0x16>
 8006c26:	e000      	b.n	8006c2a <prvUnlockQueue+0x46>
					break;
 8006c28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	22ff      	movs	r2, #255	@ 0xff
 8006c2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006c32:	f001 fd83 	bl	800873c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c36:	f001 fd4f 	bl	80086d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c42:	e011      	b.n	8006c68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d012      	beq.n	8006c72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	3310      	adds	r3, #16
 8006c50:	4618      	mov	r0, r3
 8006c52:	f000 fd75 	bl	8007740 <xTaskRemoveFromEventList>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d001      	beq.n	8006c60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006c5c:	f000 feb2 	bl	80079c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006c60:	7bbb      	ldrb	r3, [r7, #14]
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	dce9      	bgt.n	8006c44 <prvUnlockQueue+0x60>
 8006c70:	e000      	b.n	8006c74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006c72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	22ff      	movs	r2, #255	@ 0xff
 8006c78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006c7c:	f001 fd5e 	bl	800873c <vPortExitCritical>
}
 8006c80:	bf00      	nop
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c90:	f001 fd22 	bl	80086d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d102      	bne.n	8006ca2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	60fb      	str	r3, [r7, #12]
 8006ca0:	e001      	b.n	8006ca6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ca6:	f001 fd49 	bl	800873c <vPortExitCritical>

	return xReturn;
 8006caa:	68fb      	ldr	r3, [r7, #12]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cbc:	f001 fd0c 	bl	80086d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d102      	bne.n	8006cd2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	60fb      	str	r3, [r7, #12]
 8006cd0:	e001      	b.n	8006cd6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006cd6:	f001 fd31 	bl	800873c <vPortExitCritical>

	return xReturn;
 8006cda:	68fb      	ldr	r3, [r7, #12]
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006cee:	2300      	movs	r3, #0
 8006cf0:	60fb      	str	r3, [r7, #12]
 8006cf2:	e014      	b.n	8006d1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006cf4:	4a0f      	ldr	r2, [pc, #60]	@ (8006d34 <vQueueAddToRegistry+0x50>)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10b      	bne.n	8006d18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d00:	490c      	ldr	r1, [pc, #48]	@ (8006d34 <vQueueAddToRegistry+0x50>)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	683a      	ldr	r2, [r7, #0]
 8006d06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8006d34 <vQueueAddToRegistry+0x50>)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	4413      	add	r3, r2
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006d16:	e006      	b.n	8006d26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	60fb      	str	r3, [r7, #12]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2b07      	cmp	r3, #7
 8006d22:	d9e7      	bls.n	8006cf4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006d24:	bf00      	nop
 8006d26:	bf00      	nop
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	200009dc 	.word	0x200009dc

08006d38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006d48:	f001 fcc6 	bl	80086d8 <vPortEnterCritical>
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d52:	b25b      	sxtb	r3, r3
 8006d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d58:	d103      	bne.n	8006d62 <vQueueWaitForMessageRestricted+0x2a>
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d68:	b25b      	sxtb	r3, r3
 8006d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d6e:	d103      	bne.n	8006d78 <vQueueWaitForMessageRestricted+0x40>
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d78:	f001 fce0 	bl	800873c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d106      	bne.n	8006d92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	3324      	adds	r3, #36	@ 0x24
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	68b9      	ldr	r1, [r7, #8]
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f000 fcab 	bl	80076e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006d92:	6978      	ldr	r0, [r7, #20]
 8006d94:	f7ff ff26 	bl	8006be4 <prvUnlockQueue>
	}
 8006d98:	bf00      	nop
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b08e      	sub	sp, #56	@ 0x38
 8006da4:	af04      	add	r7, sp, #16
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
 8006dac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10b      	bne.n	8006dcc <xTaskCreateStatic+0x2c>
	__asm volatile
 8006db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db8:	f383 8811 	msr	BASEPRI, r3
 8006dbc:	f3bf 8f6f 	isb	sy
 8006dc0:	f3bf 8f4f 	dsb	sy
 8006dc4:	623b      	str	r3, [r7, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	bf00      	nop
 8006dca:	e7fd      	b.n	8006dc8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d10b      	bne.n	8006dea <xTaskCreateStatic+0x4a>
	__asm volatile
 8006dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd6:	f383 8811 	msr	BASEPRI, r3
 8006dda:	f3bf 8f6f 	isb	sy
 8006dde:	f3bf 8f4f 	dsb	sy
 8006de2:	61fb      	str	r3, [r7, #28]
}
 8006de4:	bf00      	nop
 8006de6:	bf00      	nop
 8006de8:	e7fd      	b.n	8006de6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006dea:	23a8      	movs	r3, #168	@ 0xa8
 8006dec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	2ba8      	cmp	r3, #168	@ 0xa8
 8006df2:	d00b      	beq.n	8006e0c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	61bb      	str	r3, [r7, #24]
}
 8006e06:	bf00      	nop
 8006e08:	bf00      	nop
 8006e0a:	e7fd      	b.n	8006e08 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006e0c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d01e      	beq.n	8006e52 <xTaskCreateStatic+0xb2>
 8006e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d01b      	beq.n	8006e52 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e1c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e22:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e26:	2202      	movs	r2, #2
 8006e28:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	9303      	str	r3, [sp, #12]
 8006e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e32:	9302      	str	r3, [sp, #8]
 8006e34:	f107 0314 	add.w	r3, r7, #20
 8006e38:	9301      	str	r3, [sp, #4]
 8006e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3c:	9300      	str	r3, [sp, #0]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	68b9      	ldr	r1, [r7, #8]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 f851 	bl	8006eec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006e4c:	f000 f8f6 	bl	800703c <prvAddNewTaskToReadyList>
 8006e50:	e001      	b.n	8006e56 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006e52:	2300      	movs	r3, #0
 8006e54:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006e56:	697b      	ldr	r3, [r7, #20]
	}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3728      	adds	r7, #40	@ 0x28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b08c      	sub	sp, #48	@ 0x30
 8006e64:	af04      	add	r7, sp, #16
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	603b      	str	r3, [r7, #0]
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006e70:	88fb      	ldrh	r3, [r7, #6]
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4618      	mov	r0, r3
 8006e76:	f001 fd51 	bl	800891c <pvPortMalloc>
 8006e7a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00e      	beq.n	8006ea0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006e82:	20a8      	movs	r0, #168	@ 0xa8
 8006e84:	f001 fd4a 	bl	800891c <pvPortMalloc>
 8006e88:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	631a      	str	r2, [r3, #48]	@ 0x30
 8006e96:	e005      	b.n	8006ea4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006e98:	6978      	ldr	r0, [r7, #20]
 8006e9a:	f001 fe0d 	bl	8008ab8 <vPortFree>
 8006e9e:	e001      	b.n	8006ea4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d017      	beq.n	8006eda <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006eb2:	88fa      	ldrh	r2, [r7, #6]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	9303      	str	r3, [sp, #12]
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	9302      	str	r3, [sp, #8]
 8006ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ebe:	9301      	str	r3, [sp, #4]
 8006ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	68b9      	ldr	r1, [r7, #8]
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f000 f80f 	bl	8006eec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ece:	69f8      	ldr	r0, [r7, #28]
 8006ed0:	f000 f8b4 	bl	800703c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	61bb      	str	r3, [r7, #24]
 8006ed8:	e002      	b.n	8006ee0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006eda:	f04f 33ff 	mov.w	r3, #4294967295
 8006ede:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ee0:	69bb      	ldr	r3, [r7, #24]
	}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3720      	adds	r7, #32
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
	...

08006eec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
 8006ef8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006efc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	461a      	mov	r2, r3
 8006f04:	21a5      	movs	r1, #165	@ 0xa5
 8006f06:	f001 ff19 	bl	8008d3c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006f14:	3b01      	subs	r3, #1
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4413      	add	r3, r2
 8006f1a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	f023 0307 	bic.w	r3, r3, #7
 8006f22:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	f003 0307 	and.w	r3, r3, #7
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00b      	beq.n	8006f46 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f32:	f383 8811 	msr	BASEPRI, r3
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	f3bf 8f4f 	dsb	sy
 8006f3e:	617b      	str	r3, [r7, #20]
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	e7fd      	b.n	8006f42 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d01f      	beq.n	8006f8c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	61fb      	str	r3, [r7, #28]
 8006f50:	e012      	b.n	8006f78 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006f52:	68ba      	ldr	r2, [r7, #8]
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	4413      	add	r3, r2
 8006f58:	7819      	ldrb	r1, [r3, #0]
 8006f5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	4413      	add	r3, r2
 8006f60:	3334      	adds	r3, #52	@ 0x34
 8006f62:	460a      	mov	r2, r1
 8006f64:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006f66:	68ba      	ldr	r2, [r7, #8]
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d006      	beq.n	8006f80 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	3301      	adds	r3, #1
 8006f76:	61fb      	str	r3, [r7, #28]
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	2b0f      	cmp	r3, #15
 8006f7c:	d9e9      	bls.n	8006f52 <prvInitialiseNewTask+0x66>
 8006f7e:	e000      	b.n	8006f82 <prvInitialiseNewTask+0x96>
			{
				break;
 8006f80:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f8a:	e003      	b.n	8006f94 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f96:	2b37      	cmp	r3, #55	@ 0x37
 8006f98:	d901      	bls.n	8006f9e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f9a:	2337      	movs	r3, #55	@ 0x37
 8006f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fa2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fa8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fac:	2200      	movs	r2, #0
 8006fae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7ff f8a7 	bl	8006108 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbc:	3318      	adds	r3, #24
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff f8a2 	bl	8006108 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fc8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fcc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fd8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fec:	3354      	adds	r3, #84	@ 0x54
 8006fee:	224c      	movs	r2, #76	@ 0x4c
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f001 fea2 	bl	8008d3c <memset>
 8006ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ffa:	4a0d      	ldr	r2, [pc, #52]	@ (8007030 <prvInitialiseNewTask+0x144>)
 8006ffc:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007000:	4a0c      	ldr	r2, [pc, #48]	@ (8007034 <prvInitialiseNewTask+0x148>)
 8007002:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007006:	4a0c      	ldr	r2, [pc, #48]	@ (8007038 <prvInitialiseNewTask+0x14c>)
 8007008:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	68f9      	ldr	r1, [r7, #12]
 800700e:	69b8      	ldr	r0, [r7, #24]
 8007010:	f001 fa34 	bl	800847c <pxPortInitialiseStack>
 8007014:	4602      	mov	r2, r0
 8007016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007018:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800701a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007022:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007024:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007026:	bf00      	nop
 8007028:	3720      	adds	r7, #32
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	20004c70 	.word	0x20004c70
 8007034:	20004cd8 	.word	0x20004cd8
 8007038:	20004d40 	.word	0x20004d40

0800703c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007044:	f001 fb48 	bl	80086d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007048:	4b2d      	ldr	r3, [pc, #180]	@ (8007100 <prvAddNewTaskToReadyList+0xc4>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	3301      	adds	r3, #1
 800704e:	4a2c      	ldr	r2, [pc, #176]	@ (8007100 <prvAddNewTaskToReadyList+0xc4>)
 8007050:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007052:	4b2c      	ldr	r3, [pc, #176]	@ (8007104 <prvAddNewTaskToReadyList+0xc8>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d109      	bne.n	800706e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800705a:	4a2a      	ldr	r2, [pc, #168]	@ (8007104 <prvAddNewTaskToReadyList+0xc8>)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007060:	4b27      	ldr	r3, [pc, #156]	@ (8007100 <prvAddNewTaskToReadyList+0xc4>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d110      	bne.n	800708a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007068:	f000 fcd0 	bl	8007a0c <prvInitialiseTaskLists>
 800706c:	e00d      	b.n	800708a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800706e:	4b26      	ldr	r3, [pc, #152]	@ (8007108 <prvAddNewTaskToReadyList+0xcc>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d109      	bne.n	800708a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007076:	4b23      	ldr	r3, [pc, #140]	@ (8007104 <prvAddNewTaskToReadyList+0xc8>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007080:	429a      	cmp	r2, r3
 8007082:	d802      	bhi.n	800708a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007084:	4a1f      	ldr	r2, [pc, #124]	@ (8007104 <prvAddNewTaskToReadyList+0xc8>)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800708a:	4b20      	ldr	r3, [pc, #128]	@ (800710c <prvAddNewTaskToReadyList+0xd0>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	3301      	adds	r3, #1
 8007090:	4a1e      	ldr	r2, [pc, #120]	@ (800710c <prvAddNewTaskToReadyList+0xd0>)
 8007092:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007094:	4b1d      	ldr	r3, [pc, #116]	@ (800710c <prvAddNewTaskToReadyList+0xd0>)
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070a0:	4b1b      	ldr	r3, [pc, #108]	@ (8007110 <prvAddNewTaskToReadyList+0xd4>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d903      	bls.n	80070b0 <prvAddNewTaskToReadyList+0x74>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ac:	4a18      	ldr	r2, [pc, #96]	@ (8007110 <prvAddNewTaskToReadyList+0xd4>)
 80070ae:	6013      	str	r3, [r2, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070b4:	4613      	mov	r3, r2
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4413      	add	r3, r2
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	4a15      	ldr	r2, [pc, #84]	@ (8007114 <prvAddNewTaskToReadyList+0xd8>)
 80070be:	441a      	add	r2, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3304      	adds	r3, #4
 80070c4:	4619      	mov	r1, r3
 80070c6:	4610      	mov	r0, r2
 80070c8:	f7ff f82b 	bl	8006122 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80070cc:	f001 fb36 	bl	800873c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80070d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007108 <prvAddNewTaskToReadyList+0xcc>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00e      	beq.n	80070f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80070d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007104 <prvAddNewTaskToReadyList+0xc8>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d207      	bcs.n	80070f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80070e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007118 <prvAddNewTaskToReadyList+0xdc>)
 80070e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070ec:	601a      	str	r2, [r3, #0]
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070f6:	bf00      	nop
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	20000ef0 	.word	0x20000ef0
 8007104:	20000a1c 	.word	0x20000a1c
 8007108:	20000efc 	.word	0x20000efc
 800710c:	20000f0c 	.word	0x20000f0c
 8007110:	20000ef8 	.word	0x20000ef8
 8007114:	20000a20 	.word	0x20000a20
 8007118:	e000ed04 	.word	0xe000ed04

0800711c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007124:	2300      	movs	r3, #0
 8007126:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d018      	beq.n	8007160 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800712e:	4b14      	ldr	r3, [pc, #80]	@ (8007180 <vTaskDelay+0x64>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00b      	beq.n	800714e <vTaskDelay+0x32>
	__asm volatile
 8007136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	60bb      	str	r3, [r7, #8]
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	e7fd      	b.n	800714a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800714e:	f000 f88b 	bl	8007268 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007152:	2100      	movs	r1, #0
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 fdc3 	bl	8007ce0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800715a:	f000 f893 	bl	8007284 <xTaskResumeAll>
 800715e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d107      	bne.n	8007176 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007166:	4b07      	ldr	r3, [pc, #28]	@ (8007184 <vTaskDelay+0x68>)
 8007168:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800716c:	601a      	str	r2, [r3, #0]
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007176:	bf00      	nop
 8007178:	3710      	adds	r7, #16
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	20000f18 	.word	0x20000f18
 8007184:	e000ed04 	.word	0xe000ed04

08007188 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08a      	sub	sp, #40	@ 0x28
 800718c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800718e:	2300      	movs	r3, #0
 8007190:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007192:	2300      	movs	r3, #0
 8007194:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007196:	463a      	mov	r2, r7
 8007198:	1d39      	adds	r1, r7, #4
 800719a:	f107 0308 	add.w	r3, r7, #8
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe fd68 	bl	8005c74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80071a4:	6839      	ldr	r1, [r7, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	9202      	str	r2, [sp, #8]
 80071ac:	9301      	str	r3, [sp, #4]
 80071ae:	2300      	movs	r3, #0
 80071b0:	9300      	str	r3, [sp, #0]
 80071b2:	2300      	movs	r3, #0
 80071b4:	460a      	mov	r2, r1
 80071b6:	4924      	ldr	r1, [pc, #144]	@ (8007248 <vTaskStartScheduler+0xc0>)
 80071b8:	4824      	ldr	r0, [pc, #144]	@ (800724c <vTaskStartScheduler+0xc4>)
 80071ba:	f7ff fdf1 	bl	8006da0 <xTaskCreateStatic>
 80071be:	4603      	mov	r3, r0
 80071c0:	4a23      	ldr	r2, [pc, #140]	@ (8007250 <vTaskStartScheduler+0xc8>)
 80071c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80071c4:	4b22      	ldr	r3, [pc, #136]	@ (8007250 <vTaskStartScheduler+0xc8>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d002      	beq.n	80071d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80071cc:	2301      	movs	r3, #1
 80071ce:	617b      	str	r3, [r7, #20]
 80071d0:	e001      	b.n	80071d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80071d2:	2300      	movs	r3, #0
 80071d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d102      	bne.n	80071e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80071dc:	f000 fdd4 	bl	8007d88 <xTimerCreateTimerTask>
 80071e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d11b      	bne.n	8007220 <vTaskStartScheduler+0x98>
	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ec:	f383 8811 	msr	BASEPRI, r3
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	f3bf 8f4f 	dsb	sy
 80071f8:	613b      	str	r3, [r7, #16]
}
 80071fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80071fc:	4b15      	ldr	r3, [pc, #84]	@ (8007254 <vTaskStartScheduler+0xcc>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	3354      	adds	r3, #84	@ 0x54
 8007202:	4a15      	ldr	r2, [pc, #84]	@ (8007258 <vTaskStartScheduler+0xd0>)
 8007204:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007206:	4b15      	ldr	r3, [pc, #84]	@ (800725c <vTaskStartScheduler+0xd4>)
 8007208:	f04f 32ff 	mov.w	r2, #4294967295
 800720c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800720e:	4b14      	ldr	r3, [pc, #80]	@ (8007260 <vTaskStartScheduler+0xd8>)
 8007210:	2201      	movs	r2, #1
 8007212:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007214:	4b13      	ldr	r3, [pc, #76]	@ (8007264 <vTaskStartScheduler+0xdc>)
 8007216:	2200      	movs	r2, #0
 8007218:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800721a:	f001 f9b9 	bl	8008590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800721e:	e00f      	b.n	8007240 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007226:	d10b      	bne.n	8007240 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722c:	f383 8811 	msr	BASEPRI, r3
 8007230:	f3bf 8f6f 	isb	sy
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	60fb      	str	r3, [r7, #12]
}
 800723a:	bf00      	nop
 800723c:	bf00      	nop
 800723e:	e7fd      	b.n	800723c <vTaskStartScheduler+0xb4>
}
 8007240:	bf00      	nop
 8007242:	3718      	adds	r7, #24
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	080097a0 	.word	0x080097a0
 800724c:	080079dd 	.word	0x080079dd
 8007250:	20000f14 	.word	0x20000f14
 8007254:	20000a1c 	.word	0x20000a1c
 8007258:	20000018 	.word	0x20000018
 800725c:	20000f10 	.word	0x20000f10
 8007260:	20000efc 	.word	0x20000efc
 8007264:	20000ef4 	.word	0x20000ef4

08007268 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007268:	b480      	push	{r7}
 800726a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800726c:	4b04      	ldr	r3, [pc, #16]	@ (8007280 <vTaskSuspendAll+0x18>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	3301      	adds	r3, #1
 8007272:	4a03      	ldr	r2, [pc, #12]	@ (8007280 <vTaskSuspendAll+0x18>)
 8007274:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007276:	bf00      	nop
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr
 8007280:	20000f18 	.word	0x20000f18

08007284 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b084      	sub	sp, #16
 8007288:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800728a:	2300      	movs	r3, #0
 800728c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800728e:	2300      	movs	r3, #0
 8007290:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007292:	4b42      	ldr	r3, [pc, #264]	@ (800739c <xTaskResumeAll+0x118>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10b      	bne.n	80072b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	603b      	str	r3, [r7, #0]
}
 80072ac:	bf00      	nop
 80072ae:	bf00      	nop
 80072b0:	e7fd      	b.n	80072ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80072b2:	f001 fa11 	bl	80086d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80072b6:	4b39      	ldr	r3, [pc, #228]	@ (800739c <xTaskResumeAll+0x118>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	4a37      	ldr	r2, [pc, #220]	@ (800739c <xTaskResumeAll+0x118>)
 80072be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072c0:	4b36      	ldr	r3, [pc, #216]	@ (800739c <xTaskResumeAll+0x118>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d162      	bne.n	800738e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80072c8:	4b35      	ldr	r3, [pc, #212]	@ (80073a0 <xTaskResumeAll+0x11c>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d05e      	beq.n	800738e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80072d0:	e02f      	b.n	8007332 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072d2:	4b34      	ldr	r3, [pc, #208]	@ (80073a4 <xTaskResumeAll+0x120>)
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	3318      	adds	r3, #24
 80072de:	4618      	mov	r0, r3
 80072e0:	f7fe ff7c 	bl	80061dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3304      	adds	r3, #4
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fe ff77 	bl	80061dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072f2:	4b2d      	ldr	r3, [pc, #180]	@ (80073a8 <xTaskResumeAll+0x124>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d903      	bls.n	8007302 <xTaskResumeAll+0x7e>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072fe:	4a2a      	ldr	r2, [pc, #168]	@ (80073a8 <xTaskResumeAll+0x124>)
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007306:	4613      	mov	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4413      	add	r3, r2
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	4a27      	ldr	r2, [pc, #156]	@ (80073ac <xTaskResumeAll+0x128>)
 8007310:	441a      	add	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	3304      	adds	r3, #4
 8007316:	4619      	mov	r1, r3
 8007318:	4610      	mov	r0, r2
 800731a:	f7fe ff02 	bl	8006122 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007322:	4b23      	ldr	r3, [pc, #140]	@ (80073b0 <xTaskResumeAll+0x12c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007328:	429a      	cmp	r2, r3
 800732a:	d302      	bcc.n	8007332 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800732c:	4b21      	ldr	r3, [pc, #132]	@ (80073b4 <xTaskResumeAll+0x130>)
 800732e:	2201      	movs	r2, #1
 8007330:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007332:	4b1c      	ldr	r3, [pc, #112]	@ (80073a4 <xTaskResumeAll+0x120>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1cb      	bne.n	80072d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d001      	beq.n	8007344 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007340:	f000 fc08 	bl	8007b54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007344:	4b1c      	ldr	r3, [pc, #112]	@ (80073b8 <xTaskResumeAll+0x134>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d010      	beq.n	8007372 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007350:	f000 f846 	bl	80073e0 <xTaskIncrementTick>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d002      	beq.n	8007360 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800735a:	4b16      	ldr	r3, [pc, #88]	@ (80073b4 <xTaskResumeAll+0x130>)
 800735c:	2201      	movs	r2, #1
 800735e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	3b01      	subs	r3, #1
 8007364:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1f1      	bne.n	8007350 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800736c:	4b12      	ldr	r3, [pc, #72]	@ (80073b8 <xTaskResumeAll+0x134>)
 800736e:	2200      	movs	r2, #0
 8007370:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007372:	4b10      	ldr	r3, [pc, #64]	@ (80073b4 <xTaskResumeAll+0x130>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d009      	beq.n	800738e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800737a:	2301      	movs	r3, #1
 800737c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800737e:	4b0f      	ldr	r3, [pc, #60]	@ (80073bc <xTaskResumeAll+0x138>)
 8007380:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007384:	601a      	str	r2, [r3, #0]
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800738e:	f001 f9d5 	bl	800873c <vPortExitCritical>

	return xAlreadyYielded;
 8007392:	68bb      	ldr	r3, [r7, #8]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	20000f18 	.word	0x20000f18
 80073a0:	20000ef0 	.word	0x20000ef0
 80073a4:	20000eb0 	.word	0x20000eb0
 80073a8:	20000ef8 	.word	0x20000ef8
 80073ac:	20000a20 	.word	0x20000a20
 80073b0:	20000a1c 	.word	0x20000a1c
 80073b4:	20000f04 	.word	0x20000f04
 80073b8:	20000f00 	.word	0x20000f00
 80073bc:	e000ed04 	.word	0xe000ed04

080073c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80073c6:	4b05      	ldr	r3, [pc, #20]	@ (80073dc <xTaskGetTickCount+0x1c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80073cc:	687b      	ldr	r3, [r7, #4]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	370c      	adds	r7, #12
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	20000ef4 	.word	0x20000ef4

080073e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80073e6:	2300      	movs	r3, #0
 80073e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073ea:	4b4f      	ldr	r3, [pc, #316]	@ (8007528 <xTaskIncrementTick+0x148>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	f040 8090 	bne.w	8007514 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80073f4:	4b4d      	ldr	r3, [pc, #308]	@ (800752c <xTaskIncrementTick+0x14c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3301      	adds	r3, #1
 80073fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80073fc:	4a4b      	ldr	r2, [pc, #300]	@ (800752c <xTaskIncrementTick+0x14c>)
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d121      	bne.n	800744c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007408:	4b49      	ldr	r3, [pc, #292]	@ (8007530 <xTaskIncrementTick+0x150>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00b      	beq.n	800742a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007416:	f383 8811 	msr	BASEPRI, r3
 800741a:	f3bf 8f6f 	isb	sy
 800741e:	f3bf 8f4f 	dsb	sy
 8007422:	603b      	str	r3, [r7, #0]
}
 8007424:	bf00      	nop
 8007426:	bf00      	nop
 8007428:	e7fd      	b.n	8007426 <xTaskIncrementTick+0x46>
 800742a:	4b41      	ldr	r3, [pc, #260]	@ (8007530 <xTaskIncrementTick+0x150>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	60fb      	str	r3, [r7, #12]
 8007430:	4b40      	ldr	r3, [pc, #256]	@ (8007534 <xTaskIncrementTick+0x154>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a3e      	ldr	r2, [pc, #248]	@ (8007530 <xTaskIncrementTick+0x150>)
 8007436:	6013      	str	r3, [r2, #0]
 8007438:	4a3e      	ldr	r2, [pc, #248]	@ (8007534 <xTaskIncrementTick+0x154>)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6013      	str	r3, [r2, #0]
 800743e:	4b3e      	ldr	r3, [pc, #248]	@ (8007538 <xTaskIncrementTick+0x158>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	3301      	adds	r3, #1
 8007444:	4a3c      	ldr	r2, [pc, #240]	@ (8007538 <xTaskIncrementTick+0x158>)
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	f000 fb84 	bl	8007b54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800744c:	4b3b      	ldr	r3, [pc, #236]	@ (800753c <xTaskIncrementTick+0x15c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	693a      	ldr	r2, [r7, #16]
 8007452:	429a      	cmp	r2, r3
 8007454:	d349      	bcc.n	80074ea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007456:	4b36      	ldr	r3, [pc, #216]	@ (8007530 <xTaskIncrementTick+0x150>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d104      	bne.n	800746a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007460:	4b36      	ldr	r3, [pc, #216]	@ (800753c <xTaskIncrementTick+0x15c>)
 8007462:	f04f 32ff 	mov.w	r2, #4294967295
 8007466:	601a      	str	r2, [r3, #0]
					break;
 8007468:	e03f      	b.n	80074ea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800746a:	4b31      	ldr	r3, [pc, #196]	@ (8007530 <xTaskIncrementTick+0x150>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800747a:	693a      	ldr	r2, [r7, #16]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	429a      	cmp	r2, r3
 8007480:	d203      	bcs.n	800748a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007482:	4a2e      	ldr	r2, [pc, #184]	@ (800753c <xTaskIncrementTick+0x15c>)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007488:	e02f      	b.n	80074ea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	3304      	adds	r3, #4
 800748e:	4618      	mov	r0, r3
 8007490:	f7fe fea4 	bl	80061dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007498:	2b00      	cmp	r3, #0
 800749a:	d004      	beq.n	80074a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	3318      	adds	r3, #24
 80074a0:	4618      	mov	r0, r3
 80074a2:	f7fe fe9b 	bl	80061dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074aa:	4b25      	ldr	r3, [pc, #148]	@ (8007540 <xTaskIncrementTick+0x160>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d903      	bls.n	80074ba <xTaskIncrementTick+0xda>
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b6:	4a22      	ldr	r2, [pc, #136]	@ (8007540 <xTaskIncrementTick+0x160>)
 80074b8:	6013      	str	r3, [r2, #0]
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074be:	4613      	mov	r3, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	4413      	add	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4a1f      	ldr	r2, [pc, #124]	@ (8007544 <xTaskIncrementTick+0x164>)
 80074c8:	441a      	add	r2, r3
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	3304      	adds	r3, #4
 80074ce:	4619      	mov	r1, r3
 80074d0:	4610      	mov	r0, r2
 80074d2:	f7fe fe26 	bl	8006122 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074da:	4b1b      	ldr	r3, [pc, #108]	@ (8007548 <xTaskIncrementTick+0x168>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d3b8      	bcc.n	8007456 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80074e4:	2301      	movs	r3, #1
 80074e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074e8:	e7b5      	b.n	8007456 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80074ea:	4b17      	ldr	r3, [pc, #92]	@ (8007548 <xTaskIncrementTick+0x168>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f0:	4914      	ldr	r1, [pc, #80]	@ (8007544 <xTaskIncrementTick+0x164>)
 80074f2:	4613      	mov	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	440b      	add	r3, r1
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d901      	bls.n	8007506 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007502:	2301      	movs	r3, #1
 8007504:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007506:	4b11      	ldr	r3, [pc, #68]	@ (800754c <xTaskIncrementTick+0x16c>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d007      	beq.n	800751e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800750e:	2301      	movs	r3, #1
 8007510:	617b      	str	r3, [r7, #20]
 8007512:	e004      	b.n	800751e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007514:	4b0e      	ldr	r3, [pc, #56]	@ (8007550 <xTaskIncrementTick+0x170>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3301      	adds	r3, #1
 800751a:	4a0d      	ldr	r2, [pc, #52]	@ (8007550 <xTaskIncrementTick+0x170>)
 800751c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800751e:	697b      	ldr	r3, [r7, #20]
}
 8007520:	4618      	mov	r0, r3
 8007522:	3718      	adds	r7, #24
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	20000f18 	.word	0x20000f18
 800752c:	20000ef4 	.word	0x20000ef4
 8007530:	20000ea8 	.word	0x20000ea8
 8007534:	20000eac 	.word	0x20000eac
 8007538:	20000f08 	.word	0x20000f08
 800753c:	20000f10 	.word	0x20000f10
 8007540:	20000ef8 	.word	0x20000ef8
 8007544:	20000a20 	.word	0x20000a20
 8007548:	20000a1c 	.word	0x20000a1c
 800754c:	20000f04 	.word	0x20000f04
 8007550:	20000f00 	.word	0x20000f00

08007554 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800755a:	4b2b      	ldr	r3, [pc, #172]	@ (8007608 <vTaskSwitchContext+0xb4>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007562:	4b2a      	ldr	r3, [pc, #168]	@ (800760c <vTaskSwitchContext+0xb8>)
 8007564:	2201      	movs	r2, #1
 8007566:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007568:	e047      	b.n	80075fa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800756a:	4b28      	ldr	r3, [pc, #160]	@ (800760c <vTaskSwitchContext+0xb8>)
 800756c:	2200      	movs	r2, #0
 800756e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007570:	4b27      	ldr	r3, [pc, #156]	@ (8007610 <vTaskSwitchContext+0xbc>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	60fb      	str	r3, [r7, #12]
 8007576:	e011      	b.n	800759c <vTaskSwitchContext+0x48>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10b      	bne.n	8007596 <vTaskSwitchContext+0x42>
	__asm volatile
 800757e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	607b      	str	r3, [r7, #4]
}
 8007590:	bf00      	nop
 8007592:	bf00      	nop
 8007594:	e7fd      	b.n	8007592 <vTaskSwitchContext+0x3e>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	3b01      	subs	r3, #1
 800759a:	60fb      	str	r3, [r7, #12]
 800759c:	491d      	ldr	r1, [pc, #116]	@ (8007614 <vTaskSwitchContext+0xc0>)
 800759e:	68fa      	ldr	r2, [r7, #12]
 80075a0:	4613      	mov	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4413      	add	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	440b      	add	r3, r1
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0e3      	beq.n	8007578 <vTaskSwitchContext+0x24>
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	4613      	mov	r3, r2
 80075b4:	009b      	lsls	r3, r3, #2
 80075b6:	4413      	add	r3, r2
 80075b8:	009b      	lsls	r3, r3, #2
 80075ba:	4a16      	ldr	r2, [pc, #88]	@ (8007614 <vTaskSwitchContext+0xc0>)
 80075bc:	4413      	add	r3, r2
 80075be:	60bb      	str	r3, [r7, #8]
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	685a      	ldr	r2, [r3, #4]
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	605a      	str	r2, [r3, #4]
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	3308      	adds	r3, #8
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d104      	bne.n	80075e0 <vTaskSwitchContext+0x8c>
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	685a      	ldr	r2, [r3, #4]
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	605a      	str	r2, [r3, #4]
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	4a0c      	ldr	r2, [pc, #48]	@ (8007618 <vTaskSwitchContext+0xc4>)
 80075e8:	6013      	str	r3, [r2, #0]
 80075ea:	4a09      	ldr	r2, [pc, #36]	@ (8007610 <vTaskSwitchContext+0xbc>)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80075f0:	4b09      	ldr	r3, [pc, #36]	@ (8007618 <vTaskSwitchContext+0xc4>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	3354      	adds	r3, #84	@ 0x54
 80075f6:	4a09      	ldr	r2, [pc, #36]	@ (800761c <vTaskSwitchContext+0xc8>)
 80075f8:	6013      	str	r3, [r2, #0]
}
 80075fa:	bf00      	nop
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr
 8007606:	bf00      	nop
 8007608:	20000f18 	.word	0x20000f18
 800760c:	20000f04 	.word	0x20000f04
 8007610:	20000ef8 	.word	0x20000ef8
 8007614:	20000a20 	.word	0x20000a20
 8007618:	20000a1c 	.word	0x20000a1c
 800761c:	20000018 	.word	0x20000018

08007620 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10b      	bne.n	8007648 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	60fb      	str	r3, [r7, #12]
}
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007648:	4b07      	ldr	r3, [pc, #28]	@ (8007668 <vTaskPlaceOnEventList+0x48>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	3318      	adds	r3, #24
 800764e:	4619      	mov	r1, r3
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7fe fd8a 	bl	800616a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007656:	2101      	movs	r1, #1
 8007658:	6838      	ldr	r0, [r7, #0]
 800765a:	f000 fb41 	bl	8007ce0 <prvAddCurrentTaskToDelayedList>
}
 800765e:	bf00      	nop
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	20000a1c 	.word	0x20000a1c

0800766c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10b      	bne.n	8007696 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800767e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007682:	f383 8811 	msr	BASEPRI, r3
 8007686:	f3bf 8f6f 	isb	sy
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	617b      	str	r3, [r7, #20]
}
 8007690:	bf00      	nop
 8007692:	bf00      	nop
 8007694:	e7fd      	b.n	8007692 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007696:	4b12      	ldr	r3, [pc, #72]	@ (80076e0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10b      	bne.n	80076b6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	613b      	str	r3, [r7, #16]
}
 80076b0:	bf00      	nop
 80076b2:	bf00      	nop
 80076b4:	e7fd      	b.n	80076b2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80076b6:	4b0b      	ldr	r3, [pc, #44]	@ (80076e4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68ba      	ldr	r2, [r7, #8]
 80076bc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80076c0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80076c2:	4b08      	ldr	r3, [pc, #32]	@ (80076e4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	3318      	adds	r3, #24
 80076c8:	4619      	mov	r1, r3
 80076ca:	68f8      	ldr	r0, [r7, #12]
 80076cc:	f7fe fd29 	bl	8006122 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80076d0:	2101      	movs	r1, #1
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fb04 	bl	8007ce0 <prvAddCurrentTaskToDelayedList>
}
 80076d8:	bf00      	nop
 80076da:	3718      	adds	r7, #24
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	20000f18 	.word	0x20000f18
 80076e4:	20000a1c 	.word	0x20000a1c

080076e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10b      	bne.n	8007712 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	617b      	str	r3, [r7, #20]
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	e7fd      	b.n	800770e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007712:	4b0a      	ldr	r3, [pc, #40]	@ (800773c <vTaskPlaceOnEventListRestricted+0x54>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3318      	adds	r3, #24
 8007718:	4619      	mov	r1, r3
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f7fe fd01 	bl	8006122 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d002      	beq.n	800772c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007726:	f04f 33ff 	mov.w	r3, #4294967295
 800772a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800772c:	6879      	ldr	r1, [r7, #4]
 800772e:	68b8      	ldr	r0, [r7, #8]
 8007730:	f000 fad6 	bl	8007ce0 <prvAddCurrentTaskToDelayedList>
	}
 8007734:	bf00      	nop
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	20000a1c 	.word	0x20000a1c

08007740 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10b      	bne.n	800776e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775a:	f383 8811 	msr	BASEPRI, r3
 800775e:	f3bf 8f6f 	isb	sy
 8007762:	f3bf 8f4f 	dsb	sy
 8007766:	60fb      	str	r3, [r7, #12]
}
 8007768:	bf00      	nop
 800776a:	bf00      	nop
 800776c:	e7fd      	b.n	800776a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	3318      	adds	r3, #24
 8007772:	4618      	mov	r0, r3
 8007774:	f7fe fd32 	bl	80061dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007778:	4b1d      	ldr	r3, [pc, #116]	@ (80077f0 <xTaskRemoveFromEventList+0xb0>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d11d      	bne.n	80077bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	3304      	adds	r3, #4
 8007784:	4618      	mov	r0, r3
 8007786:	f7fe fd29 	bl	80061dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800778e:	4b19      	ldr	r3, [pc, #100]	@ (80077f4 <xTaskRemoveFromEventList+0xb4>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	429a      	cmp	r2, r3
 8007794:	d903      	bls.n	800779e <xTaskRemoveFromEventList+0x5e>
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779a:	4a16      	ldr	r2, [pc, #88]	@ (80077f4 <xTaskRemoveFromEventList+0xb4>)
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a2:	4613      	mov	r3, r2
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	4413      	add	r3, r2
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4a13      	ldr	r2, [pc, #76]	@ (80077f8 <xTaskRemoveFromEventList+0xb8>)
 80077ac:	441a      	add	r2, r3
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	3304      	adds	r3, #4
 80077b2:	4619      	mov	r1, r3
 80077b4:	4610      	mov	r0, r2
 80077b6:	f7fe fcb4 	bl	8006122 <vListInsertEnd>
 80077ba:	e005      	b.n	80077c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	3318      	adds	r3, #24
 80077c0:	4619      	mov	r1, r3
 80077c2:	480e      	ldr	r0, [pc, #56]	@ (80077fc <xTaskRemoveFromEventList+0xbc>)
 80077c4:	f7fe fcad 	bl	8006122 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007800 <xTaskRemoveFromEventList+0xc0>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d905      	bls.n	80077e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80077d6:	2301      	movs	r3, #1
 80077d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80077da:	4b0a      	ldr	r3, [pc, #40]	@ (8007804 <xTaskRemoveFromEventList+0xc4>)
 80077dc:	2201      	movs	r2, #1
 80077de:	601a      	str	r2, [r3, #0]
 80077e0:	e001      	b.n	80077e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80077e2:	2300      	movs	r3, #0
 80077e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80077e6:	697b      	ldr	r3, [r7, #20]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3718      	adds	r7, #24
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}
 80077f0:	20000f18 	.word	0x20000f18
 80077f4:	20000ef8 	.word	0x20000ef8
 80077f8:	20000a20 	.word	0x20000a20
 80077fc:	20000eb0 	.word	0x20000eb0
 8007800:	20000a1c 	.word	0x20000a1c
 8007804:	20000f04 	.word	0x20000f04

08007808 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007812:	4b2a      	ldr	r3, [pc, #168]	@ (80078bc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10b      	bne.n	8007832 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800781a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800781e:	f383 8811 	msr	BASEPRI, r3
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	f3bf 8f4f 	dsb	sy
 800782a:	613b      	str	r3, [r7, #16]
}
 800782c:	bf00      	nop
 800782e:	bf00      	nop
 8007830:	e7fd      	b.n	800782e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10b      	bne.n	8007860 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
 8007858:	60fb      	str	r3, [r7, #12]
}
 800785a:	bf00      	nop
 800785c:	bf00      	nop
 800785e:	e7fd      	b.n	800785c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7fe fcbb 	bl	80061dc <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	3304      	adds	r3, #4
 800786a:	4618      	mov	r0, r3
 800786c:	f7fe fcb6 	bl	80061dc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007874:	4b12      	ldr	r3, [pc, #72]	@ (80078c0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d903      	bls.n	8007884 <vTaskRemoveFromUnorderedEventList+0x7c>
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007880:	4a0f      	ldr	r2, [pc, #60]	@ (80078c0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007888:	4613      	mov	r3, r2
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	4413      	add	r3, r2
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	4a0c      	ldr	r2, [pc, #48]	@ (80078c4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007892:	441a      	add	r2, r3
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	3304      	adds	r3, #4
 8007898:	4619      	mov	r1, r3
 800789a:	4610      	mov	r0, r2
 800789c:	f7fe fc41 	bl	8006122 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078a4:	4b08      	ldr	r3, [pc, #32]	@ (80078c8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d902      	bls.n	80078b4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80078ae:	4b07      	ldr	r3, [pc, #28]	@ (80078cc <vTaskRemoveFromUnorderedEventList+0xc4>)
 80078b0:	2201      	movs	r2, #1
 80078b2:	601a      	str	r2, [r3, #0]
	}
}
 80078b4:	bf00      	nop
 80078b6:	3718      	adds	r7, #24
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	20000f18 	.word	0x20000f18
 80078c0:	20000ef8 	.word	0x20000ef8
 80078c4:	20000a20 	.word	0x20000a20
 80078c8:	20000a1c 	.word	0x20000a1c
 80078cc:	20000f04 	.word	0x20000f04

080078d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80078d0:	b480      	push	{r7}
 80078d2:	b083      	sub	sp, #12
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80078d8:	4b06      	ldr	r3, [pc, #24]	@ (80078f4 <vTaskInternalSetTimeOutState+0x24>)
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80078e0:	4b05      	ldr	r3, [pc, #20]	@ (80078f8 <vTaskInternalSetTimeOutState+0x28>)
 80078e2:	681a      	ldr	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	605a      	str	r2, [r3, #4]
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	20000f08 	.word	0x20000f08
 80078f8:	20000ef4 	.word	0x20000ef4

080078fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b088      	sub	sp, #32
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d10b      	bne.n	8007924 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	613b      	str	r3, [r7, #16]
}
 800791e:	bf00      	nop
 8007920:	bf00      	nop
 8007922:	e7fd      	b.n	8007920 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10b      	bne.n	8007942 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800792a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792e:	f383 8811 	msr	BASEPRI, r3
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	60fb      	str	r3, [r7, #12]
}
 800793c:	bf00      	nop
 800793e:	bf00      	nop
 8007940:	e7fd      	b.n	800793e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007942:	f000 fec9 	bl	80086d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007946:	4b1d      	ldr	r3, [pc, #116]	@ (80079bc <xTaskCheckForTimeOut+0xc0>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	69ba      	ldr	r2, [r7, #24]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800795e:	d102      	bne.n	8007966 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007960:	2300      	movs	r3, #0
 8007962:	61fb      	str	r3, [r7, #28]
 8007964:	e023      	b.n	80079ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	4b15      	ldr	r3, [pc, #84]	@ (80079c0 <xTaskCheckForTimeOut+0xc4>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	429a      	cmp	r2, r3
 8007970:	d007      	beq.n	8007982 <xTaskCheckForTimeOut+0x86>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	69ba      	ldr	r2, [r7, #24]
 8007978:	429a      	cmp	r2, r3
 800797a:	d302      	bcc.n	8007982 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800797c:	2301      	movs	r3, #1
 800797e:	61fb      	str	r3, [r7, #28]
 8007980:	e015      	b.n	80079ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	429a      	cmp	r2, r3
 800798a:	d20b      	bcs.n	80079a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	1ad2      	subs	r2, r2, r3
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f7ff ff99 	bl	80078d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800799e:	2300      	movs	r3, #0
 80079a0:	61fb      	str	r3, [r7, #28]
 80079a2:	e004      	b.n	80079ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2200      	movs	r2, #0
 80079a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80079aa:	2301      	movs	r3, #1
 80079ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80079ae:	f000 fec5 	bl	800873c <vPortExitCritical>

	return xReturn;
 80079b2:	69fb      	ldr	r3, [r7, #28]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3720      	adds	r7, #32
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	20000ef4 	.word	0x20000ef4
 80079c0:	20000f08 	.word	0x20000f08

080079c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80079c8:	4b03      	ldr	r3, [pc, #12]	@ (80079d8 <vTaskMissedYield+0x14>)
 80079ca:	2201      	movs	r2, #1
 80079cc:	601a      	str	r2, [r3, #0]
}
 80079ce:	bf00      	nop
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr
 80079d8:	20000f04 	.word	0x20000f04

080079dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b082      	sub	sp, #8
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80079e4:	f000 f852 	bl	8007a8c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80079e8:	4b06      	ldr	r3, [pc, #24]	@ (8007a04 <prvIdleTask+0x28>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d9f9      	bls.n	80079e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80079f0:	4b05      	ldr	r3, [pc, #20]	@ (8007a08 <prvIdleTask+0x2c>)
 80079f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079f6:	601a      	str	r2, [r3, #0]
 80079f8:	f3bf 8f4f 	dsb	sy
 80079fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a00:	e7f0      	b.n	80079e4 <prvIdleTask+0x8>
 8007a02:	bf00      	nop
 8007a04:	20000a20 	.word	0x20000a20
 8007a08:	e000ed04 	.word	0xe000ed04

08007a0c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b082      	sub	sp, #8
 8007a10:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a12:	2300      	movs	r3, #0
 8007a14:	607b      	str	r3, [r7, #4]
 8007a16:	e00c      	b.n	8007a32 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	4613      	mov	r3, r2
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	4413      	add	r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4a12      	ldr	r2, [pc, #72]	@ (8007a6c <prvInitialiseTaskLists+0x60>)
 8007a24:	4413      	add	r3, r2
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fe fb4e 	bl	80060c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	3301      	adds	r3, #1
 8007a30:	607b      	str	r3, [r7, #4]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b37      	cmp	r3, #55	@ 0x37
 8007a36:	d9ef      	bls.n	8007a18 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a38:	480d      	ldr	r0, [pc, #52]	@ (8007a70 <prvInitialiseTaskLists+0x64>)
 8007a3a:	f7fe fb45 	bl	80060c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a3e:	480d      	ldr	r0, [pc, #52]	@ (8007a74 <prvInitialiseTaskLists+0x68>)
 8007a40:	f7fe fb42 	bl	80060c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a44:	480c      	ldr	r0, [pc, #48]	@ (8007a78 <prvInitialiseTaskLists+0x6c>)
 8007a46:	f7fe fb3f 	bl	80060c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a4a:	480c      	ldr	r0, [pc, #48]	@ (8007a7c <prvInitialiseTaskLists+0x70>)
 8007a4c:	f7fe fb3c 	bl	80060c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a50:	480b      	ldr	r0, [pc, #44]	@ (8007a80 <prvInitialiseTaskLists+0x74>)
 8007a52:	f7fe fb39 	bl	80060c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a56:	4b0b      	ldr	r3, [pc, #44]	@ (8007a84 <prvInitialiseTaskLists+0x78>)
 8007a58:	4a05      	ldr	r2, [pc, #20]	@ (8007a70 <prvInitialiseTaskLists+0x64>)
 8007a5a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a88 <prvInitialiseTaskLists+0x7c>)
 8007a5e:	4a05      	ldr	r2, [pc, #20]	@ (8007a74 <prvInitialiseTaskLists+0x68>)
 8007a60:	601a      	str	r2, [r3, #0]
}
 8007a62:	bf00      	nop
 8007a64:	3708      	adds	r7, #8
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	20000a20 	.word	0x20000a20
 8007a70:	20000e80 	.word	0x20000e80
 8007a74:	20000e94 	.word	0x20000e94
 8007a78:	20000eb0 	.word	0x20000eb0
 8007a7c:	20000ec4 	.word	0x20000ec4
 8007a80:	20000edc 	.word	0x20000edc
 8007a84:	20000ea8 	.word	0x20000ea8
 8007a88:	20000eac 	.word	0x20000eac

08007a8c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b082      	sub	sp, #8
 8007a90:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a92:	e019      	b.n	8007ac8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007a94:	f000 fe20 	bl	80086d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a98:	4b10      	ldr	r3, [pc, #64]	@ (8007adc <prvCheckTasksWaitingTermination+0x50>)
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7fe fb99 	bl	80061dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ae0 <prvCheckTasksWaitingTermination+0x54>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	4a0b      	ldr	r2, [pc, #44]	@ (8007ae0 <prvCheckTasksWaitingTermination+0x54>)
 8007ab2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae4 <prvCheckTasksWaitingTermination+0x58>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	4a0a      	ldr	r2, [pc, #40]	@ (8007ae4 <prvCheckTasksWaitingTermination+0x58>)
 8007abc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007abe:	f000 fe3d 	bl	800873c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f000 f810 	bl	8007ae8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ac8:	4b06      	ldr	r3, [pc, #24]	@ (8007ae4 <prvCheckTasksWaitingTermination+0x58>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1e1      	bne.n	8007a94 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ad0:	bf00      	nop
 8007ad2:	bf00      	nop
 8007ad4:	3708      	adds	r7, #8
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	20000ec4 	.word	0x20000ec4
 8007ae0:	20000ef0 	.word	0x20000ef0
 8007ae4:	20000ed8 	.word	0x20000ed8

08007ae8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	3354      	adds	r3, #84	@ 0x54
 8007af4:	4618      	mov	r0, r3
 8007af6:	f001 f929 	bl	8008d4c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d108      	bne.n	8007b16 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f000 ffd5 	bl	8008ab8 <vPortFree>
				vPortFree( pxTCB );
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 ffd2 	bl	8008ab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b14:	e019      	b.n	8007b4a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d103      	bne.n	8007b28 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 ffc9 	bl	8008ab8 <vPortFree>
	}
 8007b26:	e010      	b.n	8007b4a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007b2e:	2b02      	cmp	r3, #2
 8007b30:	d00b      	beq.n	8007b4a <prvDeleteTCB+0x62>
	__asm volatile
 8007b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b36:	f383 8811 	msr	BASEPRI, r3
 8007b3a:	f3bf 8f6f 	isb	sy
 8007b3e:	f3bf 8f4f 	dsb	sy
 8007b42:	60fb      	str	r3, [r7, #12]
}
 8007b44:	bf00      	nop
 8007b46:	bf00      	nop
 8007b48:	e7fd      	b.n	8007b46 <prvDeleteTCB+0x5e>
	}
 8007b4a:	bf00      	nop
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
	...

08007b54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b8c <prvResetNextTaskUnblockTime+0x38>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d104      	bne.n	8007b6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b64:	4b0a      	ldr	r3, [pc, #40]	@ (8007b90 <prvResetNextTaskUnblockTime+0x3c>)
 8007b66:	f04f 32ff 	mov.w	r2, #4294967295
 8007b6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007b6c:	e008      	b.n	8007b80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b6e:	4b07      	ldr	r3, [pc, #28]	@ (8007b8c <prvResetNextTaskUnblockTime+0x38>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	4a04      	ldr	r2, [pc, #16]	@ (8007b90 <prvResetNextTaskUnblockTime+0x3c>)
 8007b7e:	6013      	str	r3, [r2, #0]
}
 8007b80:	bf00      	nop
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr
 8007b8c:	20000ea8 	.word	0x20000ea8
 8007b90:	20000f10 	.word	0x20000f10

08007b94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc8 <xTaskGetSchedulerState+0x34>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d102      	bne.n	8007ba8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	607b      	str	r3, [r7, #4]
 8007ba6:	e008      	b.n	8007bba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ba8:	4b08      	ldr	r3, [pc, #32]	@ (8007bcc <xTaskGetSchedulerState+0x38>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d102      	bne.n	8007bb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	607b      	str	r3, [r7, #4]
 8007bb4:	e001      	b.n	8007bba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007bba:	687b      	ldr	r3, [r7, #4]
	}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	20000efc 	.word	0x20000efc
 8007bcc:	20000f18 	.word	0x20000f18

08007bd0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d058      	beq.n	8007c98 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007be6:	4b2f      	ldr	r3, [pc, #188]	@ (8007ca4 <xTaskPriorityDisinherit+0xd4>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d00b      	beq.n	8007c08 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf4:	f383 8811 	msr	BASEPRI, r3
 8007bf8:	f3bf 8f6f 	isb	sy
 8007bfc:	f3bf 8f4f 	dsb	sy
 8007c00:	60fb      	str	r3, [r7, #12]
}
 8007c02:	bf00      	nop
 8007c04:	bf00      	nop
 8007c06:	e7fd      	b.n	8007c04 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10b      	bne.n	8007c28 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c14:	f383 8811 	msr	BASEPRI, r3
 8007c18:	f3bf 8f6f 	isb	sy
 8007c1c:	f3bf 8f4f 	dsb	sy
 8007c20:	60bb      	str	r3, [r7, #8]
}
 8007c22:	bf00      	nop
 8007c24:	bf00      	nop
 8007c26:	e7fd      	b.n	8007c24 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c2c:	1e5a      	subs	r2, r3, #1
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d02c      	beq.n	8007c98 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d128      	bne.n	8007c98 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	3304      	adds	r3, #4
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fe fac6 	bl	80061dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c68:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca8 <xTaskPriorityDisinherit+0xd8>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d903      	bls.n	8007c78 <xTaskPriorityDisinherit+0xa8>
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c74:	4a0c      	ldr	r2, [pc, #48]	@ (8007ca8 <xTaskPriorityDisinherit+0xd8>)
 8007c76:	6013      	str	r3, [r2, #0]
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	4413      	add	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4a09      	ldr	r2, [pc, #36]	@ (8007cac <xTaskPriorityDisinherit+0xdc>)
 8007c86:	441a      	add	r2, r3
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	3304      	adds	r3, #4
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	4610      	mov	r0, r2
 8007c90:	f7fe fa47 	bl	8006122 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007c94:	2301      	movs	r3, #1
 8007c96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007c98:	697b      	ldr	r3, [r7, #20]
	}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3718      	adds	r7, #24
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	20000a1c 	.word	0x20000a1c
 8007ca8:	20000ef8 	.word	0x20000ef8
 8007cac:	20000a20 	.word	0x20000a20

08007cb0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007cb6:	4b09      	ldr	r3, [pc, #36]	@ (8007cdc <uxTaskResetEventItemValue+0x2c>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	699b      	ldr	r3, [r3, #24]
 8007cbc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cbe:	4b07      	ldr	r3, [pc, #28]	@ (8007cdc <uxTaskResetEventItemValue+0x2c>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc4:	4b05      	ldr	r3, [pc, #20]	@ (8007cdc <uxTaskResetEventItemValue+0x2c>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8007ccc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007cce:	687b      	ldr	r3, [r7, #4]
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr
 8007cdc:	20000a1c 	.word	0x20000a1c

08007ce0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007cea:	4b21      	ldr	r3, [pc, #132]	@ (8007d70 <prvAddCurrentTaskToDelayedList+0x90>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cf0:	4b20      	ldr	r3, [pc, #128]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7fe fa70 	bl	80061dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d02:	d10a      	bne.n	8007d1a <prvAddCurrentTaskToDelayedList+0x3a>
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d007      	beq.n	8007d1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	3304      	adds	r3, #4
 8007d10:	4619      	mov	r1, r3
 8007d12:	4819      	ldr	r0, [pc, #100]	@ (8007d78 <prvAddCurrentTaskToDelayedList+0x98>)
 8007d14:	f7fe fa05 	bl	8006122 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d18:	e026      	b.n	8007d68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	4413      	add	r3, r2
 8007d20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d22:	4b14      	ldr	r3, [pc, #80]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d209      	bcs.n	8007d46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d32:	4b12      	ldr	r3, [pc, #72]	@ (8007d7c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	4b0f      	ldr	r3, [pc, #60]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	3304      	adds	r3, #4
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	4610      	mov	r0, r2
 8007d40:	f7fe fa13 	bl	800616a <vListInsert>
}
 8007d44:	e010      	b.n	8007d68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d46:	4b0e      	ldr	r3, [pc, #56]	@ (8007d80 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3304      	adds	r3, #4
 8007d50:	4619      	mov	r1, r3
 8007d52:	4610      	mov	r0, r2
 8007d54:	f7fe fa09 	bl	800616a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007d58:	4b0a      	ldr	r3, [pc, #40]	@ (8007d84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d202      	bcs.n	8007d68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007d62:	4a08      	ldr	r2, [pc, #32]	@ (8007d84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	6013      	str	r3, [r2, #0]
}
 8007d68:	bf00      	nop
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	20000ef4 	.word	0x20000ef4
 8007d74:	20000a1c 	.word	0x20000a1c
 8007d78:	20000edc 	.word	0x20000edc
 8007d7c:	20000eac 	.word	0x20000eac
 8007d80:	20000ea8 	.word	0x20000ea8
 8007d84:	20000f10 	.word	0x20000f10

08007d88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b08a      	sub	sp, #40	@ 0x28
 8007d8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007d92:	f000 fb13 	bl	80083bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007d96:	4b1d      	ldr	r3, [pc, #116]	@ (8007e0c <xTimerCreateTimerTask+0x84>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d021      	beq.n	8007de2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007da2:	2300      	movs	r3, #0
 8007da4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007da6:	1d3a      	adds	r2, r7, #4
 8007da8:	f107 0108 	add.w	r1, r7, #8
 8007dac:	f107 030c 	add.w	r3, r7, #12
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fd ff79 	bl	8005ca8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007db6:	6879      	ldr	r1, [r7, #4]
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	9202      	str	r2, [sp, #8]
 8007dbe:	9301      	str	r3, [sp, #4]
 8007dc0:	2302      	movs	r3, #2
 8007dc2:	9300      	str	r3, [sp, #0]
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	460a      	mov	r2, r1
 8007dc8:	4911      	ldr	r1, [pc, #68]	@ (8007e10 <xTimerCreateTimerTask+0x88>)
 8007dca:	4812      	ldr	r0, [pc, #72]	@ (8007e14 <xTimerCreateTimerTask+0x8c>)
 8007dcc:	f7fe ffe8 	bl	8006da0 <xTaskCreateStatic>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	4a11      	ldr	r2, [pc, #68]	@ (8007e18 <xTimerCreateTimerTask+0x90>)
 8007dd4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007dd6:	4b10      	ldr	r3, [pc, #64]	@ (8007e18 <xTimerCreateTimerTask+0x90>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d001      	beq.n	8007de2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007dde:	2301      	movs	r3, #1
 8007de0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d10b      	bne.n	8007e00 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dec:	f383 8811 	msr	BASEPRI, r3
 8007df0:	f3bf 8f6f 	isb	sy
 8007df4:	f3bf 8f4f 	dsb	sy
 8007df8:	613b      	str	r3, [r7, #16]
}
 8007dfa:	bf00      	nop
 8007dfc:	bf00      	nop
 8007dfe:	e7fd      	b.n	8007dfc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007e00:	697b      	ldr	r3, [r7, #20]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3718      	adds	r7, #24
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20000f4c 	.word	0x20000f4c
 8007e10:	080097a8 	.word	0x080097a8
 8007e14:	08007f55 	.word	0x08007f55
 8007e18:	20000f50 	.word	0x20000f50

08007e1c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b08a      	sub	sp, #40	@ 0x28
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
 8007e28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d10b      	bne.n	8007e4c <xTimerGenericCommand+0x30>
	__asm volatile
 8007e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	623b      	str	r3, [r7, #32]
}
 8007e46:	bf00      	nop
 8007e48:	bf00      	nop
 8007e4a:	e7fd      	b.n	8007e48 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007e4c:	4b19      	ldr	r3, [pc, #100]	@ (8007eb4 <xTimerGenericCommand+0x98>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d02a      	beq.n	8007eaa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	2b05      	cmp	r3, #5
 8007e64:	dc18      	bgt.n	8007e98 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007e66:	f7ff fe95 	bl	8007b94 <xTaskGetSchedulerState>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	d109      	bne.n	8007e84 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007e70:	4b10      	ldr	r3, [pc, #64]	@ (8007eb4 <xTimerGenericCommand+0x98>)
 8007e72:	6818      	ldr	r0, [r3, #0]
 8007e74:	f107 0110 	add.w	r1, r7, #16
 8007e78:	2300      	movs	r3, #0
 8007e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e7c:	f7fe fb1e 	bl	80064bc <xQueueGenericSend>
 8007e80:	6278      	str	r0, [r7, #36]	@ 0x24
 8007e82:	e012      	b.n	8007eaa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007e84:	4b0b      	ldr	r3, [pc, #44]	@ (8007eb4 <xTimerGenericCommand+0x98>)
 8007e86:	6818      	ldr	r0, [r3, #0]
 8007e88:	f107 0110 	add.w	r1, r7, #16
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f7fe fb14 	bl	80064bc <xQueueGenericSend>
 8007e94:	6278      	str	r0, [r7, #36]	@ 0x24
 8007e96:	e008      	b.n	8007eaa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007e98:	4b06      	ldr	r3, [pc, #24]	@ (8007eb4 <xTimerGenericCommand+0x98>)
 8007e9a:	6818      	ldr	r0, [r3, #0]
 8007e9c:	f107 0110 	add.w	r1, r7, #16
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	683a      	ldr	r2, [r7, #0]
 8007ea4:	f7fe fc0c 	bl	80066c0 <xQueueGenericSendFromISR>
 8007ea8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3728      	adds	r7, #40	@ 0x28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	20000f4c 	.word	0x20000f4c

08007eb8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b088      	sub	sp, #32
 8007ebc:	af02      	add	r7, sp, #8
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ec2:	4b23      	ldr	r3, [pc, #140]	@ (8007f50 <prvProcessExpiredTimer+0x98>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	3304      	adds	r3, #4
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7fe f983 	bl	80061dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007edc:	f003 0304 	and.w	r3, r3, #4
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d023      	beq.n	8007f2c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	699a      	ldr	r2, [r3, #24]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	18d1      	adds	r1, r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	6978      	ldr	r0, [r7, #20]
 8007ef2:	f000 f8d5 	bl	80080a0 <prvInsertTimerInActiveList>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d020      	beq.n	8007f3e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007efc:	2300      	movs	r3, #0
 8007efe:	9300      	str	r3, [sp, #0]
 8007f00:	2300      	movs	r3, #0
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	2100      	movs	r1, #0
 8007f06:	6978      	ldr	r0, [r7, #20]
 8007f08:	f7ff ff88 	bl	8007e1c <xTimerGenericCommand>
 8007f0c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d114      	bne.n	8007f3e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	60fb      	str	r3, [r7, #12]
}
 8007f26:	bf00      	nop
 8007f28:	bf00      	nop
 8007f2a:	e7fd      	b.n	8007f28 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f32:	f023 0301 	bic.w	r3, r3, #1
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	6978      	ldr	r0, [r7, #20]
 8007f44:	4798      	blx	r3
}
 8007f46:	bf00      	nop
 8007f48:	3718      	adds	r7, #24
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	20000f44 	.word	0x20000f44

08007f54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f5c:	f107 0308 	add.w	r3, r7, #8
 8007f60:	4618      	mov	r0, r3
 8007f62:	f000 f859 	bl	8008018 <prvGetNextExpireTime>
 8007f66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 f805 	bl	8007f7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007f72:	f000 f8d7 	bl	8008124 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f76:	bf00      	nop
 8007f78:	e7f0      	b.n	8007f5c <prvTimerTask+0x8>
	...

08007f7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007f86:	f7ff f96f 	bl	8007268 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f8a:	f107 0308 	add.w	r3, r7, #8
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f000 f866 	bl	8008060 <prvSampleTimeNow>
 8007f94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d130      	bne.n	8007ffe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10a      	bne.n	8007fb8 <prvProcessTimerOrBlockTask+0x3c>
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d806      	bhi.n	8007fb8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007faa:	f7ff f96b 	bl	8007284 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007fae:	68f9      	ldr	r1, [r7, #12]
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f7ff ff81 	bl	8007eb8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007fb6:	e024      	b.n	8008002 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d008      	beq.n	8007fd0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007fbe:	4b13      	ldr	r3, [pc, #76]	@ (800800c <prvProcessTimerOrBlockTask+0x90>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d101      	bne.n	8007fcc <prvProcessTimerOrBlockTask+0x50>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e000      	b.n	8007fce <prvProcessTimerOrBlockTask+0x52>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007fd0:	4b0f      	ldr	r3, [pc, #60]	@ (8008010 <prvProcessTimerOrBlockTask+0x94>)
 8007fd2:	6818      	ldr	r0, [r3, #0]
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	1ad3      	subs	r3, r2, r3
 8007fda:	683a      	ldr	r2, [r7, #0]
 8007fdc:	4619      	mov	r1, r3
 8007fde:	f7fe feab 	bl	8006d38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007fe2:	f7ff f94f 	bl	8007284 <xTaskResumeAll>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d10a      	bne.n	8008002 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007fec:	4b09      	ldr	r3, [pc, #36]	@ (8008014 <prvProcessTimerOrBlockTask+0x98>)
 8007fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ff2:	601a      	str	r2, [r3, #0]
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	f3bf 8f6f 	isb	sy
}
 8007ffc:	e001      	b.n	8008002 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007ffe:	f7ff f941 	bl	8007284 <xTaskResumeAll>
}
 8008002:	bf00      	nop
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	20000f48 	.word	0x20000f48
 8008010:	20000f4c 	.word	0x20000f4c
 8008014:	e000ed04 	.word	0xe000ed04

08008018 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008020:	4b0e      	ldr	r3, [pc, #56]	@ (800805c <prvGetNextExpireTime+0x44>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d101      	bne.n	800802e <prvGetNextExpireTime+0x16>
 800802a:	2201      	movs	r2, #1
 800802c:	e000      	b.n	8008030 <prvGetNextExpireTime+0x18>
 800802e:	2200      	movs	r2, #0
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d105      	bne.n	8008048 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800803c:	4b07      	ldr	r3, [pc, #28]	@ (800805c <prvGetNextExpireTime+0x44>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	60fb      	str	r3, [r7, #12]
 8008046:	e001      	b.n	800804c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800804c:	68fb      	ldr	r3, [r7, #12]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	20000f44 	.word	0x20000f44

08008060 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008068:	f7ff f9aa 	bl	80073c0 <xTaskGetTickCount>
 800806c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800806e:	4b0b      	ldr	r3, [pc, #44]	@ (800809c <prvSampleTimeNow+0x3c>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	429a      	cmp	r2, r3
 8008076:	d205      	bcs.n	8008084 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008078:	f000 f93a 	bl	80082f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	e002      	b.n	800808a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800808a:	4a04      	ldr	r2, [pc, #16]	@ (800809c <prvSampleTimeNow+0x3c>)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008090:	68fb      	ldr	r3, [r7, #12]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3710      	adds	r7, #16
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	20000f54 	.word	0x20000f54

080080a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	60f8      	str	r0, [r7, #12]
 80080a8:	60b9      	str	r1, [r7, #8]
 80080aa:	607a      	str	r2, [r7, #4]
 80080ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80080ae:	2300      	movs	r3, #0
 80080b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d812      	bhi.n	80080ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	1ad2      	subs	r2, r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	699b      	ldr	r3, [r3, #24]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d302      	bcc.n	80080da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80080d4:	2301      	movs	r3, #1
 80080d6:	617b      	str	r3, [r7, #20]
 80080d8:	e01b      	b.n	8008112 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80080da:	4b10      	ldr	r3, [pc, #64]	@ (800811c <prvInsertTimerInActiveList+0x7c>)
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	3304      	adds	r3, #4
 80080e2:	4619      	mov	r1, r3
 80080e4:	4610      	mov	r0, r2
 80080e6:	f7fe f840 	bl	800616a <vListInsert>
 80080ea:	e012      	b.n	8008112 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d206      	bcs.n	8008102 <prvInsertTimerInActiveList+0x62>
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d302      	bcc.n	8008102 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80080fc:	2301      	movs	r3, #1
 80080fe:	617b      	str	r3, [r7, #20]
 8008100:	e007      	b.n	8008112 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008102:	4b07      	ldr	r3, [pc, #28]	@ (8008120 <prvInsertTimerInActiveList+0x80>)
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	3304      	adds	r3, #4
 800810a:	4619      	mov	r1, r3
 800810c:	4610      	mov	r0, r2
 800810e:	f7fe f82c 	bl	800616a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008112:	697b      	ldr	r3, [r7, #20]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3718      	adds	r7, #24
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}
 800811c:	20000f48 	.word	0x20000f48
 8008120:	20000f44 	.word	0x20000f44

08008124 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b08e      	sub	sp, #56	@ 0x38
 8008128:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800812a:	e0ce      	b.n	80082ca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2b00      	cmp	r3, #0
 8008130:	da19      	bge.n	8008166 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008132:	1d3b      	adds	r3, r7, #4
 8008134:	3304      	adds	r3, #4
 8008136:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813a:	2b00      	cmp	r3, #0
 800813c:	d10b      	bne.n	8008156 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	61fb      	str	r3, [r7, #28]
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800815c:	6850      	ldr	r0, [r2, #4]
 800815e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008160:	6892      	ldr	r2, [r2, #8]
 8008162:	4611      	mov	r1, r2
 8008164:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f2c0 80ae 	blt.w	80082ca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008174:	695b      	ldr	r3, [r3, #20]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d004      	beq.n	8008184 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800817a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800817c:	3304      	adds	r3, #4
 800817e:	4618      	mov	r0, r3
 8008180:	f7fe f82c 	bl	80061dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008184:	463b      	mov	r3, r7
 8008186:	4618      	mov	r0, r3
 8008188:	f7ff ff6a 	bl	8008060 <prvSampleTimeNow>
 800818c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b09      	cmp	r3, #9
 8008192:	f200 8097 	bhi.w	80082c4 <prvProcessReceivedCommands+0x1a0>
 8008196:	a201      	add	r2, pc, #4	@ (adr r2, 800819c <prvProcessReceivedCommands+0x78>)
 8008198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800819c:	080081c5 	.word	0x080081c5
 80081a0:	080081c5 	.word	0x080081c5
 80081a4:	080081c5 	.word	0x080081c5
 80081a8:	0800823b 	.word	0x0800823b
 80081ac:	0800824f 	.word	0x0800824f
 80081b0:	0800829b 	.word	0x0800829b
 80081b4:	080081c5 	.word	0x080081c5
 80081b8:	080081c5 	.word	0x080081c5
 80081bc:	0800823b 	.word	0x0800823b
 80081c0:	0800824f 	.word	0x0800824f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80081c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081ca:	f043 0301 	orr.w	r3, r3, #1
 80081ce:	b2da      	uxtb	r2, r3
 80081d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80081d6:	68ba      	ldr	r2, [r7, #8]
 80081d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	18d1      	adds	r1, r2, r3
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081e4:	f7ff ff5c 	bl	80080a0 <prvInsertTimerInActiveList>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d06c      	beq.n	80082c8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f0:	6a1b      	ldr	r3, [r3, #32]
 80081f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081fc:	f003 0304 	and.w	r3, r3, #4
 8008200:	2b00      	cmp	r3, #0
 8008202:	d061      	beq.n	80082c8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008204:	68ba      	ldr	r2, [r7, #8]
 8008206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	441a      	add	r2, r3
 800820c:	2300      	movs	r3, #0
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	2300      	movs	r3, #0
 8008212:	2100      	movs	r1, #0
 8008214:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008216:	f7ff fe01 	bl	8007e1c <xTimerGenericCommand>
 800821a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800821c:	6a3b      	ldr	r3, [r7, #32]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d152      	bne.n	80082c8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008226:	f383 8811 	msr	BASEPRI, r3
 800822a:	f3bf 8f6f 	isb	sy
 800822e:	f3bf 8f4f 	dsb	sy
 8008232:	61bb      	str	r3, [r7, #24]
}
 8008234:	bf00      	nop
 8008236:	bf00      	nop
 8008238:	e7fd      	b.n	8008236 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800823a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008240:	f023 0301 	bic.w	r3, r3, #1
 8008244:	b2da      	uxtb	r2, r3
 8008246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008248:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800824c:	e03d      	b.n	80082ca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800824e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008250:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008254:	f043 0301 	orr.w	r3, r3, #1
 8008258:	b2da      	uxtb	r2, r3
 800825a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008264:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008268:	699b      	ldr	r3, [r3, #24]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d10b      	bne.n	8008286 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800826e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	617b      	str	r3, [r7, #20]
}
 8008280:	bf00      	nop
 8008282:	bf00      	nop
 8008284:	e7fd      	b.n	8008282 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008288:	699a      	ldr	r2, [r3, #24]
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828c:	18d1      	adds	r1, r2, r3
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008294:	f7ff ff04 	bl	80080a0 <prvInsertTimerInActiveList>
					break;
 8008298:	e017      	b.n	80082ca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800829a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082a0:	f003 0302 	and.w	r3, r3, #2
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d103      	bne.n	80082b0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80082a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80082aa:	f000 fc05 	bl	8008ab8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80082ae:	e00c      	b.n	80082ca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80082b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082b6:	f023 0301 	bic.w	r3, r3, #1
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80082c2:	e002      	b.n	80082ca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80082c4:	bf00      	nop
 80082c6:	e000      	b.n	80082ca <prvProcessReceivedCommands+0x1a6>
					break;
 80082c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80082ca:	4b08      	ldr	r3, [pc, #32]	@ (80082ec <prvProcessReceivedCommands+0x1c8>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	1d39      	adds	r1, r7, #4
 80082d0:	2200      	movs	r2, #0
 80082d2:	4618      	mov	r0, r3
 80082d4:	f7fe fa92 	bl	80067fc <xQueueReceive>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f47f af26 	bne.w	800812c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80082e0:	bf00      	nop
 80082e2:	bf00      	nop
 80082e4:	3730      	adds	r7, #48	@ 0x30
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	20000f4c 	.word	0x20000f4c

080082f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b088      	sub	sp, #32
 80082f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082f6:	e049      	b.n	800838c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082f8:	4b2e      	ldr	r3, [pc, #184]	@ (80083b4 <prvSwitchTimerLists+0xc4>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008302:	4b2c      	ldr	r3, [pc, #176]	@ (80083b4 <prvSwitchTimerLists+0xc4>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	68db      	ldr	r3, [r3, #12]
 800830a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	3304      	adds	r3, #4
 8008310:	4618      	mov	r0, r3
 8008312:	f7fd ff63 	bl	80061dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	68f8      	ldr	r0, [r7, #12]
 800831c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008324:	f003 0304 	and.w	r3, r3, #4
 8008328:	2b00      	cmp	r3, #0
 800832a:	d02f      	beq.n	800838c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	699b      	ldr	r3, [r3, #24]
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	4413      	add	r3, r2
 8008334:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	429a      	cmp	r2, r3
 800833c:	d90e      	bls.n	800835c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800834a:	4b1a      	ldr	r3, [pc, #104]	@ (80083b4 <prvSwitchTimerLists+0xc4>)
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	3304      	adds	r3, #4
 8008352:	4619      	mov	r1, r3
 8008354:	4610      	mov	r0, r2
 8008356:	f7fd ff08 	bl	800616a <vListInsert>
 800835a:	e017      	b.n	800838c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800835c:	2300      	movs	r3, #0
 800835e:	9300      	str	r3, [sp, #0]
 8008360:	2300      	movs	r3, #0
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	2100      	movs	r1, #0
 8008366:	68f8      	ldr	r0, [r7, #12]
 8008368:	f7ff fd58 	bl	8007e1c <xTimerGenericCommand>
 800836c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d10b      	bne.n	800838c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008378:	f383 8811 	msr	BASEPRI, r3
 800837c:	f3bf 8f6f 	isb	sy
 8008380:	f3bf 8f4f 	dsb	sy
 8008384:	603b      	str	r3, [r7, #0]
}
 8008386:	bf00      	nop
 8008388:	bf00      	nop
 800838a:	e7fd      	b.n	8008388 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800838c:	4b09      	ldr	r3, [pc, #36]	@ (80083b4 <prvSwitchTimerLists+0xc4>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1b0      	bne.n	80082f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008396:	4b07      	ldr	r3, [pc, #28]	@ (80083b4 <prvSwitchTimerLists+0xc4>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800839c:	4b06      	ldr	r3, [pc, #24]	@ (80083b8 <prvSwitchTimerLists+0xc8>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a04      	ldr	r2, [pc, #16]	@ (80083b4 <prvSwitchTimerLists+0xc4>)
 80083a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80083a4:	4a04      	ldr	r2, [pc, #16]	@ (80083b8 <prvSwitchTimerLists+0xc8>)
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	6013      	str	r3, [r2, #0]
}
 80083aa:	bf00      	nop
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	20000f44 	.word	0x20000f44
 80083b8:	20000f48 	.word	0x20000f48

080083bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80083c2:	f000 f989 	bl	80086d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80083c6:	4b15      	ldr	r3, [pc, #84]	@ (800841c <prvCheckForValidListAndQueue+0x60>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d120      	bne.n	8008410 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80083ce:	4814      	ldr	r0, [pc, #80]	@ (8008420 <prvCheckForValidListAndQueue+0x64>)
 80083d0:	f7fd fe7a 	bl	80060c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80083d4:	4813      	ldr	r0, [pc, #76]	@ (8008424 <prvCheckForValidListAndQueue+0x68>)
 80083d6:	f7fd fe77 	bl	80060c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80083da:	4b13      	ldr	r3, [pc, #76]	@ (8008428 <prvCheckForValidListAndQueue+0x6c>)
 80083dc:	4a10      	ldr	r2, [pc, #64]	@ (8008420 <prvCheckForValidListAndQueue+0x64>)
 80083de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80083e0:	4b12      	ldr	r3, [pc, #72]	@ (800842c <prvCheckForValidListAndQueue+0x70>)
 80083e2:	4a10      	ldr	r2, [pc, #64]	@ (8008424 <prvCheckForValidListAndQueue+0x68>)
 80083e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80083e6:	2300      	movs	r3, #0
 80083e8:	9300      	str	r3, [sp, #0]
 80083ea:	4b11      	ldr	r3, [pc, #68]	@ (8008430 <prvCheckForValidListAndQueue+0x74>)
 80083ec:	4a11      	ldr	r2, [pc, #68]	@ (8008434 <prvCheckForValidListAndQueue+0x78>)
 80083ee:	2110      	movs	r1, #16
 80083f0:	200a      	movs	r0, #10
 80083f2:	f7fd ff87 	bl	8006304 <xQueueGenericCreateStatic>
 80083f6:	4603      	mov	r3, r0
 80083f8:	4a08      	ldr	r2, [pc, #32]	@ (800841c <prvCheckForValidListAndQueue+0x60>)
 80083fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80083fc:	4b07      	ldr	r3, [pc, #28]	@ (800841c <prvCheckForValidListAndQueue+0x60>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d005      	beq.n	8008410 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008404:	4b05      	ldr	r3, [pc, #20]	@ (800841c <prvCheckForValidListAndQueue+0x60>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	490b      	ldr	r1, [pc, #44]	@ (8008438 <prvCheckForValidListAndQueue+0x7c>)
 800840a:	4618      	mov	r0, r3
 800840c:	f7fe fc6a 	bl	8006ce4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008410:	f000 f994 	bl	800873c <vPortExitCritical>
}
 8008414:	bf00      	nop
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	20000f4c 	.word	0x20000f4c
 8008420:	20000f1c 	.word	0x20000f1c
 8008424:	20000f30 	.word	0x20000f30
 8008428:	20000f44 	.word	0x20000f44
 800842c:	20000f48 	.word	0x20000f48
 8008430:	20000ff8 	.word	0x20000ff8
 8008434:	20000f58 	.word	0x20000f58
 8008438:	080097b0 	.word	0x080097b0

0800843c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800843c:	b580      	push	{r7, lr}
 800843e:	b08a      	sub	sp, #40	@ 0x28
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
 8008448:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800844a:	f06f 0301 	mvn.w	r3, #1
 800844e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800845c:	4b06      	ldr	r3, [pc, #24]	@ (8008478 <xTimerPendFunctionCallFromISR+0x3c>)
 800845e:	6818      	ldr	r0, [r3, #0]
 8008460:	f107 0114 	add.w	r1, r7, #20
 8008464:	2300      	movs	r3, #0
 8008466:	683a      	ldr	r2, [r7, #0]
 8008468:	f7fe f92a 	bl	80066c0 <xQueueGenericSendFromISR>
 800846c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800846e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8008470:	4618      	mov	r0, r3
 8008472:	3728      	adds	r7, #40	@ 0x28
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}
 8008478:	20000f4c 	.word	0x20000f4c

0800847c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	3b04      	subs	r3, #4
 800848c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008494:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	3b04      	subs	r3, #4
 800849a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f023 0201 	bic.w	r2, r3, #1
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3b04      	subs	r3, #4
 80084aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80084ac:	4a0c      	ldr	r2, [pc, #48]	@ (80084e0 <pxPortInitialiseStack+0x64>)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	3b14      	subs	r3, #20
 80084b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	3b04      	subs	r3, #4
 80084c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f06f 0202 	mvn.w	r2, #2
 80084ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	3b20      	subs	r3, #32
 80084d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80084d2:	68fb      	ldr	r3, [r7, #12]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3714      	adds	r7, #20
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr
 80084e0:	080084e5 	.word	0x080084e5

080084e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80084ea:	2300      	movs	r3, #0
 80084ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80084ee:	4b13      	ldr	r3, [pc, #76]	@ (800853c <prvTaskExitError+0x58>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f6:	d00b      	beq.n	8008510 <prvTaskExitError+0x2c>
	__asm volatile
 80084f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fc:	f383 8811 	msr	BASEPRI, r3
 8008500:	f3bf 8f6f 	isb	sy
 8008504:	f3bf 8f4f 	dsb	sy
 8008508:	60fb      	str	r3, [r7, #12]
}
 800850a:	bf00      	nop
 800850c:	bf00      	nop
 800850e:	e7fd      	b.n	800850c <prvTaskExitError+0x28>
	__asm volatile
 8008510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008514:	f383 8811 	msr	BASEPRI, r3
 8008518:	f3bf 8f6f 	isb	sy
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	60bb      	str	r3, [r7, #8]
}
 8008522:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008524:	bf00      	nop
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0fc      	beq.n	8008526 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800852c:	bf00      	nop
 800852e:	bf00      	nop
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	20000014 	.word	0x20000014

08008540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008540:	4b07      	ldr	r3, [pc, #28]	@ (8008560 <pxCurrentTCBConst2>)
 8008542:	6819      	ldr	r1, [r3, #0]
 8008544:	6808      	ldr	r0, [r1, #0]
 8008546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800854a:	f380 8809 	msr	PSP, r0
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f04f 0000 	mov.w	r0, #0
 8008556:	f380 8811 	msr	BASEPRI, r0
 800855a:	4770      	bx	lr
 800855c:	f3af 8000 	nop.w

08008560 <pxCurrentTCBConst2>:
 8008560:	20000a1c 	.word	0x20000a1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008564:	bf00      	nop
 8008566:	bf00      	nop

08008568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008568:	4808      	ldr	r0, [pc, #32]	@ (800858c <prvPortStartFirstTask+0x24>)
 800856a:	6800      	ldr	r0, [r0, #0]
 800856c:	6800      	ldr	r0, [r0, #0]
 800856e:	f380 8808 	msr	MSP, r0
 8008572:	f04f 0000 	mov.w	r0, #0
 8008576:	f380 8814 	msr	CONTROL, r0
 800857a:	b662      	cpsie	i
 800857c:	b661      	cpsie	f
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	df00      	svc	0
 8008588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800858a:	bf00      	nop
 800858c:	e000ed08 	.word	0xe000ed08

08008590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b086      	sub	sp, #24
 8008594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008596:	4b47      	ldr	r3, [pc, #284]	@ (80086b4 <xPortStartScheduler+0x124>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a47      	ldr	r2, [pc, #284]	@ (80086b8 <xPortStartScheduler+0x128>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d10b      	bne.n	80085b8 <xPortStartScheduler+0x28>
	__asm volatile
 80085a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a4:	f383 8811 	msr	BASEPRI, r3
 80085a8:	f3bf 8f6f 	isb	sy
 80085ac:	f3bf 8f4f 	dsb	sy
 80085b0:	60fb      	str	r3, [r7, #12]
}
 80085b2:	bf00      	nop
 80085b4:	bf00      	nop
 80085b6:	e7fd      	b.n	80085b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80085b8:	4b3e      	ldr	r3, [pc, #248]	@ (80086b4 <xPortStartScheduler+0x124>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a3f      	ldr	r2, [pc, #252]	@ (80086bc <xPortStartScheduler+0x12c>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d10b      	bne.n	80085da <xPortStartScheduler+0x4a>
	__asm volatile
 80085c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	613b      	str	r3, [r7, #16]
}
 80085d4:	bf00      	nop
 80085d6:	bf00      	nop
 80085d8:	e7fd      	b.n	80085d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80085da:	4b39      	ldr	r3, [pc, #228]	@ (80086c0 <xPortStartScheduler+0x130>)
 80085dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	22ff      	movs	r2, #255	@ 0xff
 80085ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80085ec:	697b      	ldr	r3, [r7, #20]
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80085f4:	78fb      	ldrb	r3, [r7, #3]
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80085fc:	b2da      	uxtb	r2, r3
 80085fe:	4b31      	ldr	r3, [pc, #196]	@ (80086c4 <xPortStartScheduler+0x134>)
 8008600:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008602:	4b31      	ldr	r3, [pc, #196]	@ (80086c8 <xPortStartScheduler+0x138>)
 8008604:	2207      	movs	r2, #7
 8008606:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008608:	e009      	b.n	800861e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800860a:	4b2f      	ldr	r3, [pc, #188]	@ (80086c8 <xPortStartScheduler+0x138>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3b01      	subs	r3, #1
 8008610:	4a2d      	ldr	r2, [pc, #180]	@ (80086c8 <xPortStartScheduler+0x138>)
 8008612:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008614:	78fb      	ldrb	r3, [r7, #3]
 8008616:	b2db      	uxtb	r3, r3
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	b2db      	uxtb	r3, r3
 800861c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800861e:	78fb      	ldrb	r3, [r7, #3]
 8008620:	b2db      	uxtb	r3, r3
 8008622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008626:	2b80      	cmp	r3, #128	@ 0x80
 8008628:	d0ef      	beq.n	800860a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800862a:	4b27      	ldr	r3, [pc, #156]	@ (80086c8 <xPortStartScheduler+0x138>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f1c3 0307 	rsb	r3, r3, #7
 8008632:	2b04      	cmp	r3, #4
 8008634:	d00b      	beq.n	800864e <xPortStartScheduler+0xbe>
	__asm volatile
 8008636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863a:	f383 8811 	msr	BASEPRI, r3
 800863e:	f3bf 8f6f 	isb	sy
 8008642:	f3bf 8f4f 	dsb	sy
 8008646:	60bb      	str	r3, [r7, #8]
}
 8008648:	bf00      	nop
 800864a:	bf00      	nop
 800864c:	e7fd      	b.n	800864a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800864e:	4b1e      	ldr	r3, [pc, #120]	@ (80086c8 <xPortStartScheduler+0x138>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	021b      	lsls	r3, r3, #8
 8008654:	4a1c      	ldr	r2, [pc, #112]	@ (80086c8 <xPortStartScheduler+0x138>)
 8008656:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008658:	4b1b      	ldr	r3, [pc, #108]	@ (80086c8 <xPortStartScheduler+0x138>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008660:	4a19      	ldr	r2, [pc, #100]	@ (80086c8 <xPortStartScheduler+0x138>)
 8008662:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	b2da      	uxtb	r2, r3
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800866c:	4b17      	ldr	r3, [pc, #92]	@ (80086cc <xPortStartScheduler+0x13c>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a16      	ldr	r2, [pc, #88]	@ (80086cc <xPortStartScheduler+0x13c>)
 8008672:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008676:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008678:	4b14      	ldr	r3, [pc, #80]	@ (80086cc <xPortStartScheduler+0x13c>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a13      	ldr	r2, [pc, #76]	@ (80086cc <xPortStartScheduler+0x13c>)
 800867e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008682:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008684:	f000 f8da 	bl	800883c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008688:	4b11      	ldr	r3, [pc, #68]	@ (80086d0 <xPortStartScheduler+0x140>)
 800868a:	2200      	movs	r2, #0
 800868c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800868e:	f000 f8f9 	bl	8008884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008692:	4b10      	ldr	r3, [pc, #64]	@ (80086d4 <xPortStartScheduler+0x144>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a0f      	ldr	r2, [pc, #60]	@ (80086d4 <xPortStartScheduler+0x144>)
 8008698:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800869c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800869e:	f7ff ff63 	bl	8008568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80086a2:	f7fe ff57 	bl	8007554 <vTaskSwitchContext>
	prvTaskExitError();
 80086a6:	f7ff ff1d 	bl	80084e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	e000ed00 	.word	0xe000ed00
 80086b8:	410fc271 	.word	0x410fc271
 80086bc:	410fc270 	.word	0x410fc270
 80086c0:	e000e400 	.word	0xe000e400
 80086c4:	20001048 	.word	0x20001048
 80086c8:	2000104c 	.word	0x2000104c
 80086cc:	e000ed20 	.word	0xe000ed20
 80086d0:	20000014 	.word	0x20000014
 80086d4:	e000ef34 	.word	0xe000ef34

080086d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
	__asm volatile
 80086de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e2:	f383 8811 	msr	BASEPRI, r3
 80086e6:	f3bf 8f6f 	isb	sy
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	607b      	str	r3, [r7, #4]
}
 80086f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086f2:	4b10      	ldr	r3, [pc, #64]	@ (8008734 <vPortEnterCritical+0x5c>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3301      	adds	r3, #1
 80086f8:	4a0e      	ldr	r2, [pc, #56]	@ (8008734 <vPortEnterCritical+0x5c>)
 80086fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80086fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008734 <vPortEnterCritical+0x5c>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b01      	cmp	r3, #1
 8008702:	d110      	bne.n	8008726 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008704:	4b0c      	ldr	r3, [pc, #48]	@ (8008738 <vPortEnterCritical+0x60>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	b2db      	uxtb	r3, r3
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <vPortEnterCritical+0x4e>
	__asm volatile
 800870e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008712:	f383 8811 	msr	BASEPRI, r3
 8008716:	f3bf 8f6f 	isb	sy
 800871a:	f3bf 8f4f 	dsb	sy
 800871e:	603b      	str	r3, [r7, #0]
}
 8008720:	bf00      	nop
 8008722:	bf00      	nop
 8008724:	e7fd      	b.n	8008722 <vPortEnterCritical+0x4a>
	}
}
 8008726:	bf00      	nop
 8008728:	370c      	adds	r7, #12
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	20000014 	.word	0x20000014
 8008738:	e000ed04 	.word	0xe000ed04

0800873c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008742:	4b12      	ldr	r3, [pc, #72]	@ (800878c <vPortExitCritical+0x50>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10b      	bne.n	8008762 <vPortExitCritical+0x26>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	607b      	str	r3, [r7, #4]
}
 800875c:	bf00      	nop
 800875e:	bf00      	nop
 8008760:	e7fd      	b.n	800875e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008762:	4b0a      	ldr	r3, [pc, #40]	@ (800878c <vPortExitCritical+0x50>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3b01      	subs	r3, #1
 8008768:	4a08      	ldr	r2, [pc, #32]	@ (800878c <vPortExitCritical+0x50>)
 800876a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800876c:	4b07      	ldr	r3, [pc, #28]	@ (800878c <vPortExitCritical+0x50>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d105      	bne.n	8008780 <vPortExitCritical+0x44>
 8008774:	2300      	movs	r3, #0
 8008776:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	f383 8811 	msr	BASEPRI, r3
}
 800877e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008780:	bf00      	nop
 8008782:	370c      	adds	r7, #12
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr
 800878c:	20000014 	.word	0x20000014

08008790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008790:	f3ef 8009 	mrs	r0, PSP
 8008794:	f3bf 8f6f 	isb	sy
 8008798:	4b15      	ldr	r3, [pc, #84]	@ (80087f0 <pxCurrentTCBConst>)
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	f01e 0f10 	tst.w	lr, #16
 80087a0:	bf08      	it	eq
 80087a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80087a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087aa:	6010      	str	r0, [r2, #0]
 80087ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80087b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80087b4:	f380 8811 	msr	BASEPRI, r0
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f7fe fec8 	bl	8007554 <vTaskSwitchContext>
 80087c4:	f04f 0000 	mov.w	r0, #0
 80087c8:	f380 8811 	msr	BASEPRI, r0
 80087cc:	bc09      	pop	{r0, r3}
 80087ce:	6819      	ldr	r1, [r3, #0]
 80087d0:	6808      	ldr	r0, [r1, #0]
 80087d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d6:	f01e 0f10 	tst.w	lr, #16
 80087da:	bf08      	it	eq
 80087dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80087e0:	f380 8809 	msr	PSP, r0
 80087e4:	f3bf 8f6f 	isb	sy
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	f3af 8000 	nop.w

080087f0 <pxCurrentTCBConst>:
 80087f0:	20000a1c 	.word	0x20000a1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087f4:	bf00      	nop
 80087f6:	bf00      	nop

080087f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
	__asm volatile
 80087fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008802:	f383 8811 	msr	BASEPRI, r3
 8008806:	f3bf 8f6f 	isb	sy
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	607b      	str	r3, [r7, #4]
}
 8008810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008812:	f7fe fde5 	bl	80073e0 <xTaskIncrementTick>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d003      	beq.n	8008824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800881c:	4b06      	ldr	r3, [pc, #24]	@ (8008838 <xPortSysTickHandler+0x40>)
 800881e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	2300      	movs	r3, #0
 8008826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	f383 8811 	msr	BASEPRI, r3
}
 800882e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008830:	bf00      	nop
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	e000ed04 	.word	0xe000ed04

0800883c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800883c:	b480      	push	{r7}
 800883e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008840:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <vPortSetupTimerInterrupt+0x34>)
 8008842:	2200      	movs	r2, #0
 8008844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008846:	4b0b      	ldr	r3, [pc, #44]	@ (8008874 <vPortSetupTimerInterrupt+0x38>)
 8008848:	2200      	movs	r2, #0
 800884a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <vPortSetupTimerInterrupt+0x3c>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a0a      	ldr	r2, [pc, #40]	@ (800887c <vPortSetupTimerInterrupt+0x40>)
 8008852:	fba2 2303 	umull	r2, r3, r2, r3
 8008856:	099b      	lsrs	r3, r3, #6
 8008858:	4a09      	ldr	r2, [pc, #36]	@ (8008880 <vPortSetupTimerInterrupt+0x44>)
 800885a:	3b01      	subs	r3, #1
 800885c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800885e:	4b04      	ldr	r3, [pc, #16]	@ (8008870 <vPortSetupTimerInterrupt+0x34>)
 8008860:	2207      	movs	r2, #7
 8008862:	601a      	str	r2, [r3, #0]
}
 8008864:	bf00      	nop
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr
 800886e:	bf00      	nop
 8008870:	e000e010 	.word	0xe000e010
 8008874:	e000e018 	.word	0xe000e018
 8008878:	20000008 	.word	0x20000008
 800887c:	10624dd3 	.word	0x10624dd3
 8008880:	e000e014 	.word	0xe000e014

08008884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008884:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008894 <vPortEnableVFP+0x10>
 8008888:	6801      	ldr	r1, [r0, #0]
 800888a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800888e:	6001      	str	r1, [r0, #0]
 8008890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008892:	bf00      	nop
 8008894:	e000ed88 	.word	0xe000ed88

08008898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800889e:	f3ef 8305 	mrs	r3, IPSR
 80088a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2b0f      	cmp	r3, #15
 80088a8:	d915      	bls.n	80088d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80088aa:	4a18      	ldr	r2, [pc, #96]	@ (800890c <vPortValidateInterruptPriority+0x74>)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	4413      	add	r3, r2
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80088b4:	4b16      	ldr	r3, [pc, #88]	@ (8008910 <vPortValidateInterruptPriority+0x78>)
 80088b6:	781b      	ldrb	r3, [r3, #0]
 80088b8:	7afa      	ldrb	r2, [r7, #11]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d20b      	bcs.n	80088d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80088be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c2:	f383 8811 	msr	BASEPRI, r3
 80088c6:	f3bf 8f6f 	isb	sy
 80088ca:	f3bf 8f4f 	dsb	sy
 80088ce:	607b      	str	r3, [r7, #4]
}
 80088d0:	bf00      	nop
 80088d2:	bf00      	nop
 80088d4:	e7fd      	b.n	80088d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80088d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008914 <vPortValidateInterruptPriority+0x7c>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80088de:	4b0e      	ldr	r3, [pc, #56]	@ (8008918 <vPortValidateInterruptPriority+0x80>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d90b      	bls.n	80088fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80088e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	603b      	str	r3, [r7, #0]
}
 80088f8:	bf00      	nop
 80088fa:	bf00      	nop
 80088fc:	e7fd      	b.n	80088fa <vPortValidateInterruptPriority+0x62>
	}
 80088fe:	bf00      	nop
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr
 800890a:	bf00      	nop
 800890c:	e000e3f0 	.word	0xe000e3f0
 8008910:	20001048 	.word	0x20001048
 8008914:	e000ed0c 	.word	0xe000ed0c
 8008918:	2000104c 	.word	0x2000104c

0800891c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b08a      	sub	sp, #40	@ 0x28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008924:	2300      	movs	r3, #0
 8008926:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008928:	f7fe fc9e 	bl	8007268 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800892c:	4b5c      	ldr	r3, [pc, #368]	@ (8008aa0 <pvPortMalloc+0x184>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d101      	bne.n	8008938 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008934:	f000 f924 	bl	8008b80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008938:	4b5a      	ldr	r3, [pc, #360]	@ (8008aa4 <pvPortMalloc+0x188>)
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4013      	ands	r3, r2
 8008940:	2b00      	cmp	r3, #0
 8008942:	f040 8095 	bne.w	8008a70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d01e      	beq.n	800898a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800894c:	2208      	movs	r2, #8
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4413      	add	r3, r2
 8008952:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f003 0307 	and.w	r3, r3, #7
 800895a:	2b00      	cmp	r3, #0
 800895c:	d015      	beq.n	800898a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f023 0307 	bic.w	r3, r3, #7
 8008964:	3308      	adds	r3, #8
 8008966:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f003 0307 	and.w	r3, r3, #7
 800896e:	2b00      	cmp	r3, #0
 8008970:	d00b      	beq.n	800898a <pvPortMalloc+0x6e>
	__asm volatile
 8008972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008976:	f383 8811 	msr	BASEPRI, r3
 800897a:	f3bf 8f6f 	isb	sy
 800897e:	f3bf 8f4f 	dsb	sy
 8008982:	617b      	str	r3, [r7, #20]
}
 8008984:	bf00      	nop
 8008986:	bf00      	nop
 8008988:	e7fd      	b.n	8008986 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d06f      	beq.n	8008a70 <pvPortMalloc+0x154>
 8008990:	4b45      	ldr	r3, [pc, #276]	@ (8008aa8 <pvPortMalloc+0x18c>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	429a      	cmp	r2, r3
 8008998:	d86a      	bhi.n	8008a70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800899a:	4b44      	ldr	r3, [pc, #272]	@ (8008aac <pvPortMalloc+0x190>)
 800899c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800899e:	4b43      	ldr	r3, [pc, #268]	@ (8008aac <pvPortMalloc+0x190>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089a4:	e004      	b.n	80089b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80089a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80089aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80089b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d903      	bls.n	80089c2 <pvPortMalloc+0xa6>
 80089ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d1f1      	bne.n	80089a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80089c2:	4b37      	ldr	r3, [pc, #220]	@ (8008aa0 <pvPortMalloc+0x184>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089c8:	429a      	cmp	r2, r3
 80089ca:	d051      	beq.n	8008a70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80089cc:	6a3b      	ldr	r3, [r7, #32]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2208      	movs	r2, #8
 80089d2:	4413      	add	r3, r2
 80089d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80089d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	6a3b      	ldr	r3, [r7, #32]
 80089dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80089de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e0:	685a      	ldr	r2, [r3, #4]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	1ad2      	subs	r2, r2, r3
 80089e6:	2308      	movs	r3, #8
 80089e8:	005b      	lsls	r3, r3, #1
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d920      	bls.n	8008a30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80089ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4413      	add	r3, r2
 80089f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089f6:	69bb      	ldr	r3, [r7, #24]
 80089f8:	f003 0307 	and.w	r3, r3, #7
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d00b      	beq.n	8008a18 <pvPortMalloc+0xfc>
	__asm volatile
 8008a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a04:	f383 8811 	msr	BASEPRI, r3
 8008a08:	f3bf 8f6f 	isb	sy
 8008a0c:	f3bf 8f4f 	dsb	sy
 8008a10:	613b      	str	r3, [r7, #16]
}
 8008a12:	bf00      	nop
 8008a14:	bf00      	nop
 8008a16:	e7fd      	b.n	8008a14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1a:	685a      	ldr	r2, [r3, #4]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	1ad2      	subs	r2, r2, r3
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a2a:	69b8      	ldr	r0, [r7, #24]
 8008a2c:	f000 f90a 	bl	8008c44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a30:	4b1d      	ldr	r3, [pc, #116]	@ (8008aa8 <pvPortMalloc+0x18c>)
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	1ad3      	subs	r3, r2, r3
 8008a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8008aa8 <pvPortMalloc+0x18c>)
 8008a3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8008aa8 <pvPortMalloc+0x18c>)
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	4b1b      	ldr	r3, [pc, #108]	@ (8008ab0 <pvPortMalloc+0x194>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d203      	bcs.n	8008a52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a4a:	4b17      	ldr	r3, [pc, #92]	@ (8008aa8 <pvPortMalloc+0x18c>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a18      	ldr	r2, [pc, #96]	@ (8008ab0 <pvPortMalloc+0x194>)
 8008a50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a54:	685a      	ldr	r2, [r3, #4]
 8008a56:	4b13      	ldr	r3, [pc, #76]	@ (8008aa4 <pvPortMalloc+0x188>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	431a      	orrs	r2, r3
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a62:	2200      	movs	r2, #0
 8008a64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008a66:	4b13      	ldr	r3, [pc, #76]	@ (8008ab4 <pvPortMalloc+0x198>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	4a11      	ldr	r2, [pc, #68]	@ (8008ab4 <pvPortMalloc+0x198>)
 8008a6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a70:	f7fe fc08 	bl	8007284 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	f003 0307 	and.w	r3, r3, #7
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d00b      	beq.n	8008a96 <pvPortMalloc+0x17a>
	__asm volatile
 8008a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a82:	f383 8811 	msr	BASEPRI, r3
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	f3bf 8f4f 	dsb	sy
 8008a8e:	60fb      	str	r3, [r7, #12]
}
 8008a90:	bf00      	nop
 8008a92:	bf00      	nop
 8008a94:	e7fd      	b.n	8008a92 <pvPortMalloc+0x176>
	return pvReturn;
 8008a96:	69fb      	ldr	r3, [r7, #28]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3728      	adds	r7, #40	@ 0x28
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	20004c58 	.word	0x20004c58
 8008aa4:	20004c6c 	.word	0x20004c6c
 8008aa8:	20004c5c 	.word	0x20004c5c
 8008aac:	20004c50 	.word	0x20004c50
 8008ab0:	20004c60 	.word	0x20004c60
 8008ab4:	20004c64 	.word	0x20004c64

08008ab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d04f      	beq.n	8008b6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008aca:	2308      	movs	r3, #8
 8008acc:	425b      	negs	r3, r3
 8008ace:	697a      	ldr	r2, [r7, #20]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	685a      	ldr	r2, [r3, #4]
 8008adc:	4b25      	ldr	r3, [pc, #148]	@ (8008b74 <vPortFree+0xbc>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d10b      	bne.n	8008afe <vPortFree+0x46>
	__asm volatile
 8008ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	60fb      	str	r3, [r7, #12]
}
 8008af8:	bf00      	nop
 8008afa:	bf00      	nop
 8008afc:	e7fd      	b.n	8008afa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00b      	beq.n	8008b1e <vPortFree+0x66>
	__asm volatile
 8008b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b0a:	f383 8811 	msr	BASEPRI, r3
 8008b0e:	f3bf 8f6f 	isb	sy
 8008b12:	f3bf 8f4f 	dsb	sy
 8008b16:	60bb      	str	r3, [r7, #8]
}
 8008b18:	bf00      	nop
 8008b1a:	bf00      	nop
 8008b1c:	e7fd      	b.n	8008b1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	685a      	ldr	r2, [r3, #4]
 8008b22:	4b14      	ldr	r3, [pc, #80]	@ (8008b74 <vPortFree+0xbc>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4013      	ands	r3, r2
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d01e      	beq.n	8008b6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d11a      	bne.n	8008b6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	685a      	ldr	r2, [r3, #4]
 8008b38:	4b0e      	ldr	r3, [pc, #56]	@ (8008b74 <vPortFree+0xbc>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	43db      	mvns	r3, r3
 8008b3e:	401a      	ands	r2, r3
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008b44:	f7fe fb90 	bl	8007268 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b78 <vPortFree+0xc0>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4413      	add	r3, r2
 8008b52:	4a09      	ldr	r2, [pc, #36]	@ (8008b78 <vPortFree+0xc0>)
 8008b54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b56:	6938      	ldr	r0, [r7, #16]
 8008b58:	f000 f874 	bl	8008c44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008b5c:	4b07      	ldr	r3, [pc, #28]	@ (8008b7c <vPortFree+0xc4>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	3301      	adds	r3, #1
 8008b62:	4a06      	ldr	r2, [pc, #24]	@ (8008b7c <vPortFree+0xc4>)
 8008b64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008b66:	f7fe fb8d 	bl	8007284 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b6a:	bf00      	nop
 8008b6c:	3718      	adds	r7, #24
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	20004c6c 	.word	0x20004c6c
 8008b78:	20004c5c 	.word	0x20004c5c
 8008b7c:	20004c68 	.word	0x20004c68

08008b80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008b8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b8c:	4b27      	ldr	r3, [pc, #156]	@ (8008c2c <prvHeapInit+0xac>)
 8008b8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f003 0307 	and.w	r3, r3, #7
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00c      	beq.n	8008bb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	3307      	adds	r3, #7
 8008b9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f023 0307 	bic.w	r3, r3, #7
 8008ba6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ba8:	68ba      	ldr	r2, [r7, #8]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	4a1f      	ldr	r2, [pc, #124]	@ (8008c2c <prvHeapInit+0xac>)
 8008bb0:	4413      	add	r3, r2
 8008bb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c30 <prvHeapInit+0xb0>)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8008c30 <prvHeapInit+0xb0>)
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	68ba      	ldr	r2, [r7, #8]
 8008bc8:	4413      	add	r3, r2
 8008bca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008bcc:	2208      	movs	r2, #8
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	1a9b      	subs	r3, r3, r2
 8008bd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f023 0307 	bic.w	r3, r3, #7
 8008bda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	4a15      	ldr	r2, [pc, #84]	@ (8008c34 <prvHeapInit+0xb4>)
 8008be0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008be2:	4b14      	ldr	r3, [pc, #80]	@ (8008c34 <prvHeapInit+0xb4>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2200      	movs	r2, #0
 8008be8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008bea:	4b12      	ldr	r3, [pc, #72]	@ (8008c34 <prvHeapInit+0xb4>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	1ad2      	subs	r2, r2, r3
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c00:	4b0c      	ldr	r3, [pc, #48]	@ (8008c34 <prvHeapInit+0xb4>)
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8008c38 <prvHeapInit+0xb8>)
 8008c0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	4a09      	ldr	r2, [pc, #36]	@ (8008c3c <prvHeapInit+0xbc>)
 8008c16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c18:	4b09      	ldr	r3, [pc, #36]	@ (8008c40 <prvHeapInit+0xc0>)
 8008c1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008c1e:	601a      	str	r2, [r3, #0]
}
 8008c20:	bf00      	nop
 8008c22:	3714      	adds	r7, #20
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	20001050 	.word	0x20001050
 8008c30:	20004c50 	.word	0x20004c50
 8008c34:	20004c58 	.word	0x20004c58
 8008c38:	20004c60 	.word	0x20004c60
 8008c3c:	20004c5c 	.word	0x20004c5c
 8008c40:	20004c6c 	.word	0x20004c6c

08008c44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008c44:	b480      	push	{r7}
 8008c46:	b085      	sub	sp, #20
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c4c:	4b28      	ldr	r3, [pc, #160]	@ (8008cf0 <prvInsertBlockIntoFreeList+0xac>)
 8008c4e:	60fb      	str	r3, [r7, #12]
 8008c50:	e002      	b.n	8008c58 <prvInsertBlockIntoFreeList+0x14>
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	60fb      	str	r3, [r7, #12]
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d8f7      	bhi.n	8008c52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	4413      	add	r3, r2
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d108      	bne.n	8008c86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	685a      	ldr	r2, [r3, #4]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	441a      	add	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	441a      	add	r2, r3
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d118      	bne.n	8008ccc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	4b15      	ldr	r3, [pc, #84]	@ (8008cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d00d      	beq.n	8008cc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	685a      	ldr	r2, [r3, #4]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	441a      	add	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	601a      	str	r2, [r3, #0]
 8008cc0:	e008      	b.n	8008cd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	601a      	str	r2, [r3, #0]
 8008cca:	e003      	b.n	8008cd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d002      	beq.n	8008ce2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ce2:	bf00      	nop
 8008ce4:	3714      	adds	r7, #20
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr
 8008cee:	bf00      	nop
 8008cf0:	20004c50 	.word	0x20004c50
 8008cf4:	20004c58 	.word	0x20004c58

08008cf8 <siprintf>:
 8008cf8:	b40e      	push	{r1, r2, r3}
 8008cfa:	b510      	push	{r4, lr}
 8008cfc:	b09d      	sub	sp, #116	@ 0x74
 8008cfe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008d00:	9002      	str	r0, [sp, #8]
 8008d02:	9006      	str	r0, [sp, #24]
 8008d04:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008d08:	480a      	ldr	r0, [pc, #40]	@ (8008d34 <siprintf+0x3c>)
 8008d0a:	9107      	str	r1, [sp, #28]
 8008d0c:	9104      	str	r1, [sp, #16]
 8008d0e:	490a      	ldr	r1, [pc, #40]	@ (8008d38 <siprintf+0x40>)
 8008d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d14:	9105      	str	r1, [sp, #20]
 8008d16:	2400      	movs	r4, #0
 8008d18:	a902      	add	r1, sp, #8
 8008d1a:	6800      	ldr	r0, [r0, #0]
 8008d1c:	9301      	str	r3, [sp, #4]
 8008d1e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008d20:	f000 fa00 	bl	8009124 <_svfiprintf_r>
 8008d24:	9b02      	ldr	r3, [sp, #8]
 8008d26:	701c      	strb	r4, [r3, #0]
 8008d28:	b01d      	add	sp, #116	@ 0x74
 8008d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d2e:	b003      	add	sp, #12
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	20000018 	.word	0x20000018
 8008d38:	ffff0208 	.word	0xffff0208

08008d3c <memset>:
 8008d3c:	4402      	add	r2, r0
 8008d3e:	4603      	mov	r3, r0
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d100      	bne.n	8008d46 <memset+0xa>
 8008d44:	4770      	bx	lr
 8008d46:	f803 1b01 	strb.w	r1, [r3], #1
 8008d4a:	e7f9      	b.n	8008d40 <memset+0x4>

08008d4c <_reclaim_reent>:
 8008d4c:	4b2d      	ldr	r3, [pc, #180]	@ (8008e04 <_reclaim_reent+0xb8>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4283      	cmp	r3, r0
 8008d52:	b570      	push	{r4, r5, r6, lr}
 8008d54:	4604      	mov	r4, r0
 8008d56:	d053      	beq.n	8008e00 <_reclaim_reent+0xb4>
 8008d58:	69c3      	ldr	r3, [r0, #28]
 8008d5a:	b31b      	cbz	r3, 8008da4 <_reclaim_reent+0x58>
 8008d5c:	68db      	ldr	r3, [r3, #12]
 8008d5e:	b163      	cbz	r3, 8008d7a <_reclaim_reent+0x2e>
 8008d60:	2500      	movs	r5, #0
 8008d62:	69e3      	ldr	r3, [r4, #28]
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	5959      	ldr	r1, [r3, r5]
 8008d68:	b9b1      	cbnz	r1, 8008d98 <_reclaim_reent+0x4c>
 8008d6a:	3504      	adds	r5, #4
 8008d6c:	2d80      	cmp	r5, #128	@ 0x80
 8008d6e:	d1f8      	bne.n	8008d62 <_reclaim_reent+0x16>
 8008d70:	69e3      	ldr	r3, [r4, #28]
 8008d72:	4620      	mov	r0, r4
 8008d74:	68d9      	ldr	r1, [r3, #12]
 8008d76:	f000 f881 	bl	8008e7c <_free_r>
 8008d7a:	69e3      	ldr	r3, [r4, #28]
 8008d7c:	6819      	ldr	r1, [r3, #0]
 8008d7e:	b111      	cbz	r1, 8008d86 <_reclaim_reent+0x3a>
 8008d80:	4620      	mov	r0, r4
 8008d82:	f000 f87b 	bl	8008e7c <_free_r>
 8008d86:	69e3      	ldr	r3, [r4, #28]
 8008d88:	689d      	ldr	r5, [r3, #8]
 8008d8a:	b15d      	cbz	r5, 8008da4 <_reclaim_reent+0x58>
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	4620      	mov	r0, r4
 8008d90:	682d      	ldr	r5, [r5, #0]
 8008d92:	f000 f873 	bl	8008e7c <_free_r>
 8008d96:	e7f8      	b.n	8008d8a <_reclaim_reent+0x3e>
 8008d98:	680e      	ldr	r6, [r1, #0]
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	f000 f86e 	bl	8008e7c <_free_r>
 8008da0:	4631      	mov	r1, r6
 8008da2:	e7e1      	b.n	8008d68 <_reclaim_reent+0x1c>
 8008da4:	6961      	ldr	r1, [r4, #20]
 8008da6:	b111      	cbz	r1, 8008dae <_reclaim_reent+0x62>
 8008da8:	4620      	mov	r0, r4
 8008daa:	f000 f867 	bl	8008e7c <_free_r>
 8008dae:	69e1      	ldr	r1, [r4, #28]
 8008db0:	b111      	cbz	r1, 8008db8 <_reclaim_reent+0x6c>
 8008db2:	4620      	mov	r0, r4
 8008db4:	f000 f862 	bl	8008e7c <_free_r>
 8008db8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008dba:	b111      	cbz	r1, 8008dc2 <_reclaim_reent+0x76>
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f000 f85d 	bl	8008e7c <_free_r>
 8008dc2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dc4:	b111      	cbz	r1, 8008dcc <_reclaim_reent+0x80>
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f000 f858 	bl	8008e7c <_free_r>
 8008dcc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008dce:	b111      	cbz	r1, 8008dd6 <_reclaim_reent+0x8a>
 8008dd0:	4620      	mov	r0, r4
 8008dd2:	f000 f853 	bl	8008e7c <_free_r>
 8008dd6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008dd8:	b111      	cbz	r1, 8008de0 <_reclaim_reent+0x94>
 8008dda:	4620      	mov	r0, r4
 8008ddc:	f000 f84e 	bl	8008e7c <_free_r>
 8008de0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008de2:	b111      	cbz	r1, 8008dea <_reclaim_reent+0x9e>
 8008de4:	4620      	mov	r0, r4
 8008de6:	f000 f849 	bl	8008e7c <_free_r>
 8008dea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008dec:	b111      	cbz	r1, 8008df4 <_reclaim_reent+0xa8>
 8008dee:	4620      	mov	r0, r4
 8008df0:	f000 f844 	bl	8008e7c <_free_r>
 8008df4:	6a23      	ldr	r3, [r4, #32]
 8008df6:	b11b      	cbz	r3, 8008e00 <_reclaim_reent+0xb4>
 8008df8:	4620      	mov	r0, r4
 8008dfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008dfe:	4718      	bx	r3
 8008e00:	bd70      	pop	{r4, r5, r6, pc}
 8008e02:	bf00      	nop
 8008e04:	20000018 	.word	0x20000018

08008e08 <__errno>:
 8008e08:	4b01      	ldr	r3, [pc, #4]	@ (8008e10 <__errno+0x8>)
 8008e0a:	6818      	ldr	r0, [r3, #0]
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	20000018 	.word	0x20000018

08008e14 <__libc_init_array>:
 8008e14:	b570      	push	{r4, r5, r6, lr}
 8008e16:	4d0d      	ldr	r5, [pc, #52]	@ (8008e4c <__libc_init_array+0x38>)
 8008e18:	4c0d      	ldr	r4, [pc, #52]	@ (8008e50 <__libc_init_array+0x3c>)
 8008e1a:	1b64      	subs	r4, r4, r5
 8008e1c:	10a4      	asrs	r4, r4, #2
 8008e1e:	2600      	movs	r6, #0
 8008e20:	42a6      	cmp	r6, r4
 8008e22:	d109      	bne.n	8008e38 <__libc_init_array+0x24>
 8008e24:	4d0b      	ldr	r5, [pc, #44]	@ (8008e54 <__libc_init_array+0x40>)
 8008e26:	4c0c      	ldr	r4, [pc, #48]	@ (8008e58 <__libc_init_array+0x44>)
 8008e28:	f000 fc64 	bl	80096f4 <_init>
 8008e2c:	1b64      	subs	r4, r4, r5
 8008e2e:	10a4      	asrs	r4, r4, #2
 8008e30:	2600      	movs	r6, #0
 8008e32:	42a6      	cmp	r6, r4
 8008e34:	d105      	bne.n	8008e42 <__libc_init_array+0x2e>
 8008e36:	bd70      	pop	{r4, r5, r6, pc}
 8008e38:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e3c:	4798      	blx	r3
 8008e3e:	3601      	adds	r6, #1
 8008e40:	e7ee      	b.n	8008e20 <__libc_init_array+0xc>
 8008e42:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e46:	4798      	blx	r3
 8008e48:	3601      	adds	r6, #1
 8008e4a:	e7f2      	b.n	8008e32 <__libc_init_array+0x1e>
 8008e4c:	0800987c 	.word	0x0800987c
 8008e50:	0800987c 	.word	0x0800987c
 8008e54:	0800987c 	.word	0x0800987c
 8008e58:	08009880 	.word	0x08009880

08008e5c <__retarget_lock_acquire_recursive>:
 8008e5c:	4770      	bx	lr

08008e5e <__retarget_lock_release_recursive>:
 8008e5e:	4770      	bx	lr

08008e60 <memcpy>:
 8008e60:	440a      	add	r2, r1
 8008e62:	4291      	cmp	r1, r2
 8008e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e68:	d100      	bne.n	8008e6c <memcpy+0xc>
 8008e6a:	4770      	bx	lr
 8008e6c:	b510      	push	{r4, lr}
 8008e6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e76:	4291      	cmp	r1, r2
 8008e78:	d1f9      	bne.n	8008e6e <memcpy+0xe>
 8008e7a:	bd10      	pop	{r4, pc}

08008e7c <_free_r>:
 8008e7c:	b538      	push	{r3, r4, r5, lr}
 8008e7e:	4605      	mov	r5, r0
 8008e80:	2900      	cmp	r1, #0
 8008e82:	d041      	beq.n	8008f08 <_free_r+0x8c>
 8008e84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e88:	1f0c      	subs	r4, r1, #4
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	bfb8      	it	lt
 8008e8e:	18e4      	addlt	r4, r4, r3
 8008e90:	f000 f8e0 	bl	8009054 <__malloc_lock>
 8008e94:	4a1d      	ldr	r2, [pc, #116]	@ (8008f0c <_free_r+0x90>)
 8008e96:	6813      	ldr	r3, [r2, #0]
 8008e98:	b933      	cbnz	r3, 8008ea8 <_free_r+0x2c>
 8008e9a:	6063      	str	r3, [r4, #4]
 8008e9c:	6014      	str	r4, [r2, #0]
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ea4:	f000 b8dc 	b.w	8009060 <__malloc_unlock>
 8008ea8:	42a3      	cmp	r3, r4
 8008eaa:	d908      	bls.n	8008ebe <_free_r+0x42>
 8008eac:	6820      	ldr	r0, [r4, #0]
 8008eae:	1821      	adds	r1, r4, r0
 8008eb0:	428b      	cmp	r3, r1
 8008eb2:	bf01      	itttt	eq
 8008eb4:	6819      	ldreq	r1, [r3, #0]
 8008eb6:	685b      	ldreq	r3, [r3, #4]
 8008eb8:	1809      	addeq	r1, r1, r0
 8008eba:	6021      	streq	r1, [r4, #0]
 8008ebc:	e7ed      	b.n	8008e9a <_free_r+0x1e>
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	b10b      	cbz	r3, 8008ec8 <_free_r+0x4c>
 8008ec4:	42a3      	cmp	r3, r4
 8008ec6:	d9fa      	bls.n	8008ebe <_free_r+0x42>
 8008ec8:	6811      	ldr	r1, [r2, #0]
 8008eca:	1850      	adds	r0, r2, r1
 8008ecc:	42a0      	cmp	r0, r4
 8008ece:	d10b      	bne.n	8008ee8 <_free_r+0x6c>
 8008ed0:	6820      	ldr	r0, [r4, #0]
 8008ed2:	4401      	add	r1, r0
 8008ed4:	1850      	adds	r0, r2, r1
 8008ed6:	4283      	cmp	r3, r0
 8008ed8:	6011      	str	r1, [r2, #0]
 8008eda:	d1e0      	bne.n	8008e9e <_free_r+0x22>
 8008edc:	6818      	ldr	r0, [r3, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	6053      	str	r3, [r2, #4]
 8008ee2:	4408      	add	r0, r1
 8008ee4:	6010      	str	r0, [r2, #0]
 8008ee6:	e7da      	b.n	8008e9e <_free_r+0x22>
 8008ee8:	d902      	bls.n	8008ef0 <_free_r+0x74>
 8008eea:	230c      	movs	r3, #12
 8008eec:	602b      	str	r3, [r5, #0]
 8008eee:	e7d6      	b.n	8008e9e <_free_r+0x22>
 8008ef0:	6820      	ldr	r0, [r4, #0]
 8008ef2:	1821      	adds	r1, r4, r0
 8008ef4:	428b      	cmp	r3, r1
 8008ef6:	bf04      	itt	eq
 8008ef8:	6819      	ldreq	r1, [r3, #0]
 8008efa:	685b      	ldreq	r3, [r3, #4]
 8008efc:	6063      	str	r3, [r4, #4]
 8008efe:	bf04      	itt	eq
 8008f00:	1809      	addeq	r1, r1, r0
 8008f02:	6021      	streq	r1, [r4, #0]
 8008f04:	6054      	str	r4, [r2, #4]
 8008f06:	e7ca      	b.n	8008e9e <_free_r+0x22>
 8008f08:	bd38      	pop	{r3, r4, r5, pc}
 8008f0a:	bf00      	nop
 8008f0c:	20004db4 	.word	0x20004db4

08008f10 <sbrk_aligned>:
 8008f10:	b570      	push	{r4, r5, r6, lr}
 8008f12:	4e0f      	ldr	r6, [pc, #60]	@ (8008f50 <sbrk_aligned+0x40>)
 8008f14:	460c      	mov	r4, r1
 8008f16:	6831      	ldr	r1, [r6, #0]
 8008f18:	4605      	mov	r5, r0
 8008f1a:	b911      	cbnz	r1, 8008f22 <sbrk_aligned+0x12>
 8008f1c:	f000 fba4 	bl	8009668 <_sbrk_r>
 8008f20:	6030      	str	r0, [r6, #0]
 8008f22:	4621      	mov	r1, r4
 8008f24:	4628      	mov	r0, r5
 8008f26:	f000 fb9f 	bl	8009668 <_sbrk_r>
 8008f2a:	1c43      	adds	r3, r0, #1
 8008f2c:	d103      	bne.n	8008f36 <sbrk_aligned+0x26>
 8008f2e:	f04f 34ff 	mov.w	r4, #4294967295
 8008f32:	4620      	mov	r0, r4
 8008f34:	bd70      	pop	{r4, r5, r6, pc}
 8008f36:	1cc4      	adds	r4, r0, #3
 8008f38:	f024 0403 	bic.w	r4, r4, #3
 8008f3c:	42a0      	cmp	r0, r4
 8008f3e:	d0f8      	beq.n	8008f32 <sbrk_aligned+0x22>
 8008f40:	1a21      	subs	r1, r4, r0
 8008f42:	4628      	mov	r0, r5
 8008f44:	f000 fb90 	bl	8009668 <_sbrk_r>
 8008f48:	3001      	adds	r0, #1
 8008f4a:	d1f2      	bne.n	8008f32 <sbrk_aligned+0x22>
 8008f4c:	e7ef      	b.n	8008f2e <sbrk_aligned+0x1e>
 8008f4e:	bf00      	nop
 8008f50:	20004db0 	.word	0x20004db0

08008f54 <_malloc_r>:
 8008f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f58:	1ccd      	adds	r5, r1, #3
 8008f5a:	f025 0503 	bic.w	r5, r5, #3
 8008f5e:	3508      	adds	r5, #8
 8008f60:	2d0c      	cmp	r5, #12
 8008f62:	bf38      	it	cc
 8008f64:	250c      	movcc	r5, #12
 8008f66:	2d00      	cmp	r5, #0
 8008f68:	4606      	mov	r6, r0
 8008f6a:	db01      	blt.n	8008f70 <_malloc_r+0x1c>
 8008f6c:	42a9      	cmp	r1, r5
 8008f6e:	d904      	bls.n	8008f7a <_malloc_r+0x26>
 8008f70:	230c      	movs	r3, #12
 8008f72:	6033      	str	r3, [r6, #0]
 8008f74:	2000      	movs	r0, #0
 8008f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009050 <_malloc_r+0xfc>
 8008f7e:	f000 f869 	bl	8009054 <__malloc_lock>
 8008f82:	f8d8 3000 	ldr.w	r3, [r8]
 8008f86:	461c      	mov	r4, r3
 8008f88:	bb44      	cbnz	r4, 8008fdc <_malloc_r+0x88>
 8008f8a:	4629      	mov	r1, r5
 8008f8c:	4630      	mov	r0, r6
 8008f8e:	f7ff ffbf 	bl	8008f10 <sbrk_aligned>
 8008f92:	1c43      	adds	r3, r0, #1
 8008f94:	4604      	mov	r4, r0
 8008f96:	d158      	bne.n	800904a <_malloc_r+0xf6>
 8008f98:	f8d8 4000 	ldr.w	r4, [r8]
 8008f9c:	4627      	mov	r7, r4
 8008f9e:	2f00      	cmp	r7, #0
 8008fa0:	d143      	bne.n	800902a <_malloc_r+0xd6>
 8008fa2:	2c00      	cmp	r4, #0
 8008fa4:	d04b      	beq.n	800903e <_malloc_r+0xea>
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	4639      	mov	r1, r7
 8008faa:	4630      	mov	r0, r6
 8008fac:	eb04 0903 	add.w	r9, r4, r3
 8008fb0:	f000 fb5a 	bl	8009668 <_sbrk_r>
 8008fb4:	4581      	cmp	r9, r0
 8008fb6:	d142      	bne.n	800903e <_malloc_r+0xea>
 8008fb8:	6821      	ldr	r1, [r4, #0]
 8008fba:	1a6d      	subs	r5, r5, r1
 8008fbc:	4629      	mov	r1, r5
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	f7ff ffa6 	bl	8008f10 <sbrk_aligned>
 8008fc4:	3001      	adds	r0, #1
 8008fc6:	d03a      	beq.n	800903e <_malloc_r+0xea>
 8008fc8:	6823      	ldr	r3, [r4, #0]
 8008fca:	442b      	add	r3, r5
 8008fcc:	6023      	str	r3, [r4, #0]
 8008fce:	f8d8 3000 	ldr.w	r3, [r8]
 8008fd2:	685a      	ldr	r2, [r3, #4]
 8008fd4:	bb62      	cbnz	r2, 8009030 <_malloc_r+0xdc>
 8008fd6:	f8c8 7000 	str.w	r7, [r8]
 8008fda:	e00f      	b.n	8008ffc <_malloc_r+0xa8>
 8008fdc:	6822      	ldr	r2, [r4, #0]
 8008fde:	1b52      	subs	r2, r2, r5
 8008fe0:	d420      	bmi.n	8009024 <_malloc_r+0xd0>
 8008fe2:	2a0b      	cmp	r2, #11
 8008fe4:	d917      	bls.n	8009016 <_malloc_r+0xc2>
 8008fe6:	1961      	adds	r1, r4, r5
 8008fe8:	42a3      	cmp	r3, r4
 8008fea:	6025      	str	r5, [r4, #0]
 8008fec:	bf18      	it	ne
 8008fee:	6059      	strne	r1, [r3, #4]
 8008ff0:	6863      	ldr	r3, [r4, #4]
 8008ff2:	bf08      	it	eq
 8008ff4:	f8c8 1000 	streq.w	r1, [r8]
 8008ff8:	5162      	str	r2, [r4, r5]
 8008ffa:	604b      	str	r3, [r1, #4]
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f000 f82f 	bl	8009060 <__malloc_unlock>
 8009002:	f104 000b 	add.w	r0, r4, #11
 8009006:	1d23      	adds	r3, r4, #4
 8009008:	f020 0007 	bic.w	r0, r0, #7
 800900c:	1ac2      	subs	r2, r0, r3
 800900e:	bf1c      	itt	ne
 8009010:	1a1b      	subne	r3, r3, r0
 8009012:	50a3      	strne	r3, [r4, r2]
 8009014:	e7af      	b.n	8008f76 <_malloc_r+0x22>
 8009016:	6862      	ldr	r2, [r4, #4]
 8009018:	42a3      	cmp	r3, r4
 800901a:	bf0c      	ite	eq
 800901c:	f8c8 2000 	streq.w	r2, [r8]
 8009020:	605a      	strne	r2, [r3, #4]
 8009022:	e7eb      	b.n	8008ffc <_malloc_r+0xa8>
 8009024:	4623      	mov	r3, r4
 8009026:	6864      	ldr	r4, [r4, #4]
 8009028:	e7ae      	b.n	8008f88 <_malloc_r+0x34>
 800902a:	463c      	mov	r4, r7
 800902c:	687f      	ldr	r7, [r7, #4]
 800902e:	e7b6      	b.n	8008f9e <_malloc_r+0x4a>
 8009030:	461a      	mov	r2, r3
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	42a3      	cmp	r3, r4
 8009036:	d1fb      	bne.n	8009030 <_malloc_r+0xdc>
 8009038:	2300      	movs	r3, #0
 800903a:	6053      	str	r3, [r2, #4]
 800903c:	e7de      	b.n	8008ffc <_malloc_r+0xa8>
 800903e:	230c      	movs	r3, #12
 8009040:	6033      	str	r3, [r6, #0]
 8009042:	4630      	mov	r0, r6
 8009044:	f000 f80c 	bl	8009060 <__malloc_unlock>
 8009048:	e794      	b.n	8008f74 <_malloc_r+0x20>
 800904a:	6005      	str	r5, [r0, #0]
 800904c:	e7d6      	b.n	8008ffc <_malloc_r+0xa8>
 800904e:	bf00      	nop
 8009050:	20004db4 	.word	0x20004db4

08009054 <__malloc_lock>:
 8009054:	4801      	ldr	r0, [pc, #4]	@ (800905c <__malloc_lock+0x8>)
 8009056:	f7ff bf01 	b.w	8008e5c <__retarget_lock_acquire_recursive>
 800905a:	bf00      	nop
 800905c:	20004dac 	.word	0x20004dac

08009060 <__malloc_unlock>:
 8009060:	4801      	ldr	r0, [pc, #4]	@ (8009068 <__malloc_unlock+0x8>)
 8009062:	f7ff befc 	b.w	8008e5e <__retarget_lock_release_recursive>
 8009066:	bf00      	nop
 8009068:	20004dac 	.word	0x20004dac

0800906c <__ssputs_r>:
 800906c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009070:	688e      	ldr	r6, [r1, #8]
 8009072:	461f      	mov	r7, r3
 8009074:	42be      	cmp	r6, r7
 8009076:	680b      	ldr	r3, [r1, #0]
 8009078:	4682      	mov	sl, r0
 800907a:	460c      	mov	r4, r1
 800907c:	4690      	mov	r8, r2
 800907e:	d82d      	bhi.n	80090dc <__ssputs_r+0x70>
 8009080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009084:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009088:	d026      	beq.n	80090d8 <__ssputs_r+0x6c>
 800908a:	6965      	ldr	r5, [r4, #20]
 800908c:	6909      	ldr	r1, [r1, #16]
 800908e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009092:	eba3 0901 	sub.w	r9, r3, r1
 8009096:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800909a:	1c7b      	adds	r3, r7, #1
 800909c:	444b      	add	r3, r9
 800909e:	106d      	asrs	r5, r5, #1
 80090a0:	429d      	cmp	r5, r3
 80090a2:	bf38      	it	cc
 80090a4:	461d      	movcc	r5, r3
 80090a6:	0553      	lsls	r3, r2, #21
 80090a8:	d527      	bpl.n	80090fa <__ssputs_r+0x8e>
 80090aa:	4629      	mov	r1, r5
 80090ac:	f7ff ff52 	bl	8008f54 <_malloc_r>
 80090b0:	4606      	mov	r6, r0
 80090b2:	b360      	cbz	r0, 800910e <__ssputs_r+0xa2>
 80090b4:	6921      	ldr	r1, [r4, #16]
 80090b6:	464a      	mov	r2, r9
 80090b8:	f7ff fed2 	bl	8008e60 <memcpy>
 80090bc:	89a3      	ldrh	r3, [r4, #12]
 80090be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80090c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090c6:	81a3      	strh	r3, [r4, #12]
 80090c8:	6126      	str	r6, [r4, #16]
 80090ca:	6165      	str	r5, [r4, #20]
 80090cc:	444e      	add	r6, r9
 80090ce:	eba5 0509 	sub.w	r5, r5, r9
 80090d2:	6026      	str	r6, [r4, #0]
 80090d4:	60a5      	str	r5, [r4, #8]
 80090d6:	463e      	mov	r6, r7
 80090d8:	42be      	cmp	r6, r7
 80090da:	d900      	bls.n	80090de <__ssputs_r+0x72>
 80090dc:	463e      	mov	r6, r7
 80090de:	6820      	ldr	r0, [r4, #0]
 80090e0:	4632      	mov	r2, r6
 80090e2:	4641      	mov	r1, r8
 80090e4:	f000 faa6 	bl	8009634 <memmove>
 80090e8:	68a3      	ldr	r3, [r4, #8]
 80090ea:	1b9b      	subs	r3, r3, r6
 80090ec:	60a3      	str	r3, [r4, #8]
 80090ee:	6823      	ldr	r3, [r4, #0]
 80090f0:	4433      	add	r3, r6
 80090f2:	6023      	str	r3, [r4, #0]
 80090f4:	2000      	movs	r0, #0
 80090f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090fa:	462a      	mov	r2, r5
 80090fc:	f000 fac4 	bl	8009688 <_realloc_r>
 8009100:	4606      	mov	r6, r0
 8009102:	2800      	cmp	r0, #0
 8009104:	d1e0      	bne.n	80090c8 <__ssputs_r+0x5c>
 8009106:	6921      	ldr	r1, [r4, #16]
 8009108:	4650      	mov	r0, sl
 800910a:	f7ff feb7 	bl	8008e7c <_free_r>
 800910e:	230c      	movs	r3, #12
 8009110:	f8ca 3000 	str.w	r3, [sl]
 8009114:	89a3      	ldrh	r3, [r4, #12]
 8009116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800911a:	81a3      	strh	r3, [r4, #12]
 800911c:	f04f 30ff 	mov.w	r0, #4294967295
 8009120:	e7e9      	b.n	80090f6 <__ssputs_r+0x8a>
	...

08009124 <_svfiprintf_r>:
 8009124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	4698      	mov	r8, r3
 800912a:	898b      	ldrh	r3, [r1, #12]
 800912c:	061b      	lsls	r3, r3, #24
 800912e:	b09d      	sub	sp, #116	@ 0x74
 8009130:	4607      	mov	r7, r0
 8009132:	460d      	mov	r5, r1
 8009134:	4614      	mov	r4, r2
 8009136:	d510      	bpl.n	800915a <_svfiprintf_r+0x36>
 8009138:	690b      	ldr	r3, [r1, #16]
 800913a:	b973      	cbnz	r3, 800915a <_svfiprintf_r+0x36>
 800913c:	2140      	movs	r1, #64	@ 0x40
 800913e:	f7ff ff09 	bl	8008f54 <_malloc_r>
 8009142:	6028      	str	r0, [r5, #0]
 8009144:	6128      	str	r0, [r5, #16]
 8009146:	b930      	cbnz	r0, 8009156 <_svfiprintf_r+0x32>
 8009148:	230c      	movs	r3, #12
 800914a:	603b      	str	r3, [r7, #0]
 800914c:	f04f 30ff 	mov.w	r0, #4294967295
 8009150:	b01d      	add	sp, #116	@ 0x74
 8009152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009156:	2340      	movs	r3, #64	@ 0x40
 8009158:	616b      	str	r3, [r5, #20]
 800915a:	2300      	movs	r3, #0
 800915c:	9309      	str	r3, [sp, #36]	@ 0x24
 800915e:	2320      	movs	r3, #32
 8009160:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009164:	f8cd 800c 	str.w	r8, [sp, #12]
 8009168:	2330      	movs	r3, #48	@ 0x30
 800916a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009308 <_svfiprintf_r+0x1e4>
 800916e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009172:	f04f 0901 	mov.w	r9, #1
 8009176:	4623      	mov	r3, r4
 8009178:	469a      	mov	sl, r3
 800917a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800917e:	b10a      	cbz	r2, 8009184 <_svfiprintf_r+0x60>
 8009180:	2a25      	cmp	r2, #37	@ 0x25
 8009182:	d1f9      	bne.n	8009178 <_svfiprintf_r+0x54>
 8009184:	ebba 0b04 	subs.w	fp, sl, r4
 8009188:	d00b      	beq.n	80091a2 <_svfiprintf_r+0x7e>
 800918a:	465b      	mov	r3, fp
 800918c:	4622      	mov	r2, r4
 800918e:	4629      	mov	r1, r5
 8009190:	4638      	mov	r0, r7
 8009192:	f7ff ff6b 	bl	800906c <__ssputs_r>
 8009196:	3001      	adds	r0, #1
 8009198:	f000 80a7 	beq.w	80092ea <_svfiprintf_r+0x1c6>
 800919c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800919e:	445a      	add	r2, fp
 80091a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80091a2:	f89a 3000 	ldrb.w	r3, [sl]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	f000 809f 	beq.w	80092ea <_svfiprintf_r+0x1c6>
 80091ac:	2300      	movs	r3, #0
 80091ae:	f04f 32ff 	mov.w	r2, #4294967295
 80091b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091b6:	f10a 0a01 	add.w	sl, sl, #1
 80091ba:	9304      	str	r3, [sp, #16]
 80091bc:	9307      	str	r3, [sp, #28]
 80091be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80091c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80091c4:	4654      	mov	r4, sl
 80091c6:	2205      	movs	r2, #5
 80091c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091cc:	484e      	ldr	r0, [pc, #312]	@ (8009308 <_svfiprintf_r+0x1e4>)
 80091ce:	f7f6 ffff 	bl	80001d0 <memchr>
 80091d2:	9a04      	ldr	r2, [sp, #16]
 80091d4:	b9d8      	cbnz	r0, 800920e <_svfiprintf_r+0xea>
 80091d6:	06d0      	lsls	r0, r2, #27
 80091d8:	bf44      	itt	mi
 80091da:	2320      	movmi	r3, #32
 80091dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091e0:	0711      	lsls	r1, r2, #28
 80091e2:	bf44      	itt	mi
 80091e4:	232b      	movmi	r3, #43	@ 0x2b
 80091e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80091ea:	f89a 3000 	ldrb.w	r3, [sl]
 80091ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80091f0:	d015      	beq.n	800921e <_svfiprintf_r+0xfa>
 80091f2:	9a07      	ldr	r2, [sp, #28]
 80091f4:	4654      	mov	r4, sl
 80091f6:	2000      	movs	r0, #0
 80091f8:	f04f 0c0a 	mov.w	ip, #10
 80091fc:	4621      	mov	r1, r4
 80091fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009202:	3b30      	subs	r3, #48	@ 0x30
 8009204:	2b09      	cmp	r3, #9
 8009206:	d94b      	bls.n	80092a0 <_svfiprintf_r+0x17c>
 8009208:	b1b0      	cbz	r0, 8009238 <_svfiprintf_r+0x114>
 800920a:	9207      	str	r2, [sp, #28]
 800920c:	e014      	b.n	8009238 <_svfiprintf_r+0x114>
 800920e:	eba0 0308 	sub.w	r3, r0, r8
 8009212:	fa09 f303 	lsl.w	r3, r9, r3
 8009216:	4313      	orrs	r3, r2
 8009218:	9304      	str	r3, [sp, #16]
 800921a:	46a2      	mov	sl, r4
 800921c:	e7d2      	b.n	80091c4 <_svfiprintf_r+0xa0>
 800921e:	9b03      	ldr	r3, [sp, #12]
 8009220:	1d19      	adds	r1, r3, #4
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	9103      	str	r1, [sp, #12]
 8009226:	2b00      	cmp	r3, #0
 8009228:	bfbb      	ittet	lt
 800922a:	425b      	neglt	r3, r3
 800922c:	f042 0202 	orrlt.w	r2, r2, #2
 8009230:	9307      	strge	r3, [sp, #28]
 8009232:	9307      	strlt	r3, [sp, #28]
 8009234:	bfb8      	it	lt
 8009236:	9204      	strlt	r2, [sp, #16]
 8009238:	7823      	ldrb	r3, [r4, #0]
 800923a:	2b2e      	cmp	r3, #46	@ 0x2e
 800923c:	d10a      	bne.n	8009254 <_svfiprintf_r+0x130>
 800923e:	7863      	ldrb	r3, [r4, #1]
 8009240:	2b2a      	cmp	r3, #42	@ 0x2a
 8009242:	d132      	bne.n	80092aa <_svfiprintf_r+0x186>
 8009244:	9b03      	ldr	r3, [sp, #12]
 8009246:	1d1a      	adds	r2, r3, #4
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	9203      	str	r2, [sp, #12]
 800924c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009250:	3402      	adds	r4, #2
 8009252:	9305      	str	r3, [sp, #20]
 8009254:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009318 <_svfiprintf_r+0x1f4>
 8009258:	7821      	ldrb	r1, [r4, #0]
 800925a:	2203      	movs	r2, #3
 800925c:	4650      	mov	r0, sl
 800925e:	f7f6 ffb7 	bl	80001d0 <memchr>
 8009262:	b138      	cbz	r0, 8009274 <_svfiprintf_r+0x150>
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	eba0 000a 	sub.w	r0, r0, sl
 800926a:	2240      	movs	r2, #64	@ 0x40
 800926c:	4082      	lsls	r2, r0
 800926e:	4313      	orrs	r3, r2
 8009270:	3401      	adds	r4, #1
 8009272:	9304      	str	r3, [sp, #16]
 8009274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009278:	4824      	ldr	r0, [pc, #144]	@ (800930c <_svfiprintf_r+0x1e8>)
 800927a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800927e:	2206      	movs	r2, #6
 8009280:	f7f6 ffa6 	bl	80001d0 <memchr>
 8009284:	2800      	cmp	r0, #0
 8009286:	d036      	beq.n	80092f6 <_svfiprintf_r+0x1d2>
 8009288:	4b21      	ldr	r3, [pc, #132]	@ (8009310 <_svfiprintf_r+0x1ec>)
 800928a:	bb1b      	cbnz	r3, 80092d4 <_svfiprintf_r+0x1b0>
 800928c:	9b03      	ldr	r3, [sp, #12]
 800928e:	3307      	adds	r3, #7
 8009290:	f023 0307 	bic.w	r3, r3, #7
 8009294:	3308      	adds	r3, #8
 8009296:	9303      	str	r3, [sp, #12]
 8009298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800929a:	4433      	add	r3, r6
 800929c:	9309      	str	r3, [sp, #36]	@ 0x24
 800929e:	e76a      	b.n	8009176 <_svfiprintf_r+0x52>
 80092a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80092a4:	460c      	mov	r4, r1
 80092a6:	2001      	movs	r0, #1
 80092a8:	e7a8      	b.n	80091fc <_svfiprintf_r+0xd8>
 80092aa:	2300      	movs	r3, #0
 80092ac:	3401      	adds	r4, #1
 80092ae:	9305      	str	r3, [sp, #20]
 80092b0:	4619      	mov	r1, r3
 80092b2:	f04f 0c0a 	mov.w	ip, #10
 80092b6:	4620      	mov	r0, r4
 80092b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092bc:	3a30      	subs	r2, #48	@ 0x30
 80092be:	2a09      	cmp	r2, #9
 80092c0:	d903      	bls.n	80092ca <_svfiprintf_r+0x1a6>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d0c6      	beq.n	8009254 <_svfiprintf_r+0x130>
 80092c6:	9105      	str	r1, [sp, #20]
 80092c8:	e7c4      	b.n	8009254 <_svfiprintf_r+0x130>
 80092ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80092ce:	4604      	mov	r4, r0
 80092d0:	2301      	movs	r3, #1
 80092d2:	e7f0      	b.n	80092b6 <_svfiprintf_r+0x192>
 80092d4:	ab03      	add	r3, sp, #12
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	462a      	mov	r2, r5
 80092da:	4b0e      	ldr	r3, [pc, #56]	@ (8009314 <_svfiprintf_r+0x1f0>)
 80092dc:	a904      	add	r1, sp, #16
 80092de:	4638      	mov	r0, r7
 80092e0:	f3af 8000 	nop.w
 80092e4:	1c42      	adds	r2, r0, #1
 80092e6:	4606      	mov	r6, r0
 80092e8:	d1d6      	bne.n	8009298 <_svfiprintf_r+0x174>
 80092ea:	89ab      	ldrh	r3, [r5, #12]
 80092ec:	065b      	lsls	r3, r3, #25
 80092ee:	f53f af2d 	bmi.w	800914c <_svfiprintf_r+0x28>
 80092f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092f4:	e72c      	b.n	8009150 <_svfiprintf_r+0x2c>
 80092f6:	ab03      	add	r3, sp, #12
 80092f8:	9300      	str	r3, [sp, #0]
 80092fa:	462a      	mov	r2, r5
 80092fc:	4b05      	ldr	r3, [pc, #20]	@ (8009314 <_svfiprintf_r+0x1f0>)
 80092fe:	a904      	add	r1, sp, #16
 8009300:	4638      	mov	r0, r7
 8009302:	f000 f879 	bl	80093f8 <_printf_i>
 8009306:	e7ed      	b.n	80092e4 <_svfiprintf_r+0x1c0>
 8009308:	08009840 	.word	0x08009840
 800930c:	0800984a 	.word	0x0800984a
 8009310:	00000000 	.word	0x00000000
 8009314:	0800906d 	.word	0x0800906d
 8009318:	08009846 	.word	0x08009846

0800931c <_printf_common>:
 800931c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009320:	4616      	mov	r6, r2
 8009322:	4698      	mov	r8, r3
 8009324:	688a      	ldr	r2, [r1, #8]
 8009326:	690b      	ldr	r3, [r1, #16]
 8009328:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800932c:	4293      	cmp	r3, r2
 800932e:	bfb8      	it	lt
 8009330:	4613      	movlt	r3, r2
 8009332:	6033      	str	r3, [r6, #0]
 8009334:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009338:	4607      	mov	r7, r0
 800933a:	460c      	mov	r4, r1
 800933c:	b10a      	cbz	r2, 8009342 <_printf_common+0x26>
 800933e:	3301      	adds	r3, #1
 8009340:	6033      	str	r3, [r6, #0]
 8009342:	6823      	ldr	r3, [r4, #0]
 8009344:	0699      	lsls	r1, r3, #26
 8009346:	bf42      	ittt	mi
 8009348:	6833      	ldrmi	r3, [r6, #0]
 800934a:	3302      	addmi	r3, #2
 800934c:	6033      	strmi	r3, [r6, #0]
 800934e:	6825      	ldr	r5, [r4, #0]
 8009350:	f015 0506 	ands.w	r5, r5, #6
 8009354:	d106      	bne.n	8009364 <_printf_common+0x48>
 8009356:	f104 0a19 	add.w	sl, r4, #25
 800935a:	68e3      	ldr	r3, [r4, #12]
 800935c:	6832      	ldr	r2, [r6, #0]
 800935e:	1a9b      	subs	r3, r3, r2
 8009360:	42ab      	cmp	r3, r5
 8009362:	dc26      	bgt.n	80093b2 <_printf_common+0x96>
 8009364:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009368:	6822      	ldr	r2, [r4, #0]
 800936a:	3b00      	subs	r3, #0
 800936c:	bf18      	it	ne
 800936e:	2301      	movne	r3, #1
 8009370:	0692      	lsls	r2, r2, #26
 8009372:	d42b      	bmi.n	80093cc <_printf_common+0xb0>
 8009374:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009378:	4641      	mov	r1, r8
 800937a:	4638      	mov	r0, r7
 800937c:	47c8      	blx	r9
 800937e:	3001      	adds	r0, #1
 8009380:	d01e      	beq.n	80093c0 <_printf_common+0xa4>
 8009382:	6823      	ldr	r3, [r4, #0]
 8009384:	6922      	ldr	r2, [r4, #16]
 8009386:	f003 0306 	and.w	r3, r3, #6
 800938a:	2b04      	cmp	r3, #4
 800938c:	bf02      	ittt	eq
 800938e:	68e5      	ldreq	r5, [r4, #12]
 8009390:	6833      	ldreq	r3, [r6, #0]
 8009392:	1aed      	subeq	r5, r5, r3
 8009394:	68a3      	ldr	r3, [r4, #8]
 8009396:	bf0c      	ite	eq
 8009398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800939c:	2500      	movne	r5, #0
 800939e:	4293      	cmp	r3, r2
 80093a0:	bfc4      	itt	gt
 80093a2:	1a9b      	subgt	r3, r3, r2
 80093a4:	18ed      	addgt	r5, r5, r3
 80093a6:	2600      	movs	r6, #0
 80093a8:	341a      	adds	r4, #26
 80093aa:	42b5      	cmp	r5, r6
 80093ac:	d11a      	bne.n	80093e4 <_printf_common+0xc8>
 80093ae:	2000      	movs	r0, #0
 80093b0:	e008      	b.n	80093c4 <_printf_common+0xa8>
 80093b2:	2301      	movs	r3, #1
 80093b4:	4652      	mov	r2, sl
 80093b6:	4641      	mov	r1, r8
 80093b8:	4638      	mov	r0, r7
 80093ba:	47c8      	blx	r9
 80093bc:	3001      	adds	r0, #1
 80093be:	d103      	bne.n	80093c8 <_printf_common+0xac>
 80093c0:	f04f 30ff 	mov.w	r0, #4294967295
 80093c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c8:	3501      	adds	r5, #1
 80093ca:	e7c6      	b.n	800935a <_printf_common+0x3e>
 80093cc:	18e1      	adds	r1, r4, r3
 80093ce:	1c5a      	adds	r2, r3, #1
 80093d0:	2030      	movs	r0, #48	@ 0x30
 80093d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80093d6:	4422      	add	r2, r4
 80093d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80093dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80093e0:	3302      	adds	r3, #2
 80093e2:	e7c7      	b.n	8009374 <_printf_common+0x58>
 80093e4:	2301      	movs	r3, #1
 80093e6:	4622      	mov	r2, r4
 80093e8:	4641      	mov	r1, r8
 80093ea:	4638      	mov	r0, r7
 80093ec:	47c8      	blx	r9
 80093ee:	3001      	adds	r0, #1
 80093f0:	d0e6      	beq.n	80093c0 <_printf_common+0xa4>
 80093f2:	3601      	adds	r6, #1
 80093f4:	e7d9      	b.n	80093aa <_printf_common+0x8e>
	...

080093f8 <_printf_i>:
 80093f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093fc:	7e0f      	ldrb	r7, [r1, #24]
 80093fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009400:	2f78      	cmp	r7, #120	@ 0x78
 8009402:	4691      	mov	r9, r2
 8009404:	4680      	mov	r8, r0
 8009406:	460c      	mov	r4, r1
 8009408:	469a      	mov	sl, r3
 800940a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800940e:	d807      	bhi.n	8009420 <_printf_i+0x28>
 8009410:	2f62      	cmp	r7, #98	@ 0x62
 8009412:	d80a      	bhi.n	800942a <_printf_i+0x32>
 8009414:	2f00      	cmp	r7, #0
 8009416:	f000 80d1 	beq.w	80095bc <_printf_i+0x1c4>
 800941a:	2f58      	cmp	r7, #88	@ 0x58
 800941c:	f000 80b8 	beq.w	8009590 <_printf_i+0x198>
 8009420:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009424:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009428:	e03a      	b.n	80094a0 <_printf_i+0xa8>
 800942a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800942e:	2b15      	cmp	r3, #21
 8009430:	d8f6      	bhi.n	8009420 <_printf_i+0x28>
 8009432:	a101      	add	r1, pc, #4	@ (adr r1, 8009438 <_printf_i+0x40>)
 8009434:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009438:	08009491 	.word	0x08009491
 800943c:	080094a5 	.word	0x080094a5
 8009440:	08009421 	.word	0x08009421
 8009444:	08009421 	.word	0x08009421
 8009448:	08009421 	.word	0x08009421
 800944c:	08009421 	.word	0x08009421
 8009450:	080094a5 	.word	0x080094a5
 8009454:	08009421 	.word	0x08009421
 8009458:	08009421 	.word	0x08009421
 800945c:	08009421 	.word	0x08009421
 8009460:	08009421 	.word	0x08009421
 8009464:	080095a3 	.word	0x080095a3
 8009468:	080094cf 	.word	0x080094cf
 800946c:	0800955d 	.word	0x0800955d
 8009470:	08009421 	.word	0x08009421
 8009474:	08009421 	.word	0x08009421
 8009478:	080095c5 	.word	0x080095c5
 800947c:	08009421 	.word	0x08009421
 8009480:	080094cf 	.word	0x080094cf
 8009484:	08009421 	.word	0x08009421
 8009488:	08009421 	.word	0x08009421
 800948c:	08009565 	.word	0x08009565
 8009490:	6833      	ldr	r3, [r6, #0]
 8009492:	1d1a      	adds	r2, r3, #4
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	6032      	str	r2, [r6, #0]
 8009498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800949c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80094a0:	2301      	movs	r3, #1
 80094a2:	e09c      	b.n	80095de <_printf_i+0x1e6>
 80094a4:	6833      	ldr	r3, [r6, #0]
 80094a6:	6820      	ldr	r0, [r4, #0]
 80094a8:	1d19      	adds	r1, r3, #4
 80094aa:	6031      	str	r1, [r6, #0]
 80094ac:	0606      	lsls	r6, r0, #24
 80094ae:	d501      	bpl.n	80094b4 <_printf_i+0xbc>
 80094b0:	681d      	ldr	r5, [r3, #0]
 80094b2:	e003      	b.n	80094bc <_printf_i+0xc4>
 80094b4:	0645      	lsls	r5, r0, #25
 80094b6:	d5fb      	bpl.n	80094b0 <_printf_i+0xb8>
 80094b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80094bc:	2d00      	cmp	r5, #0
 80094be:	da03      	bge.n	80094c8 <_printf_i+0xd0>
 80094c0:	232d      	movs	r3, #45	@ 0x2d
 80094c2:	426d      	negs	r5, r5
 80094c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80094c8:	4858      	ldr	r0, [pc, #352]	@ (800962c <_printf_i+0x234>)
 80094ca:	230a      	movs	r3, #10
 80094cc:	e011      	b.n	80094f2 <_printf_i+0xfa>
 80094ce:	6821      	ldr	r1, [r4, #0]
 80094d0:	6833      	ldr	r3, [r6, #0]
 80094d2:	0608      	lsls	r0, r1, #24
 80094d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80094d8:	d402      	bmi.n	80094e0 <_printf_i+0xe8>
 80094da:	0649      	lsls	r1, r1, #25
 80094dc:	bf48      	it	mi
 80094de:	b2ad      	uxthmi	r5, r5
 80094e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80094e2:	4852      	ldr	r0, [pc, #328]	@ (800962c <_printf_i+0x234>)
 80094e4:	6033      	str	r3, [r6, #0]
 80094e6:	bf14      	ite	ne
 80094e8:	230a      	movne	r3, #10
 80094ea:	2308      	moveq	r3, #8
 80094ec:	2100      	movs	r1, #0
 80094ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80094f2:	6866      	ldr	r6, [r4, #4]
 80094f4:	60a6      	str	r6, [r4, #8]
 80094f6:	2e00      	cmp	r6, #0
 80094f8:	db05      	blt.n	8009506 <_printf_i+0x10e>
 80094fa:	6821      	ldr	r1, [r4, #0]
 80094fc:	432e      	orrs	r6, r5
 80094fe:	f021 0104 	bic.w	r1, r1, #4
 8009502:	6021      	str	r1, [r4, #0]
 8009504:	d04b      	beq.n	800959e <_printf_i+0x1a6>
 8009506:	4616      	mov	r6, r2
 8009508:	fbb5 f1f3 	udiv	r1, r5, r3
 800950c:	fb03 5711 	mls	r7, r3, r1, r5
 8009510:	5dc7      	ldrb	r7, [r0, r7]
 8009512:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009516:	462f      	mov	r7, r5
 8009518:	42bb      	cmp	r3, r7
 800951a:	460d      	mov	r5, r1
 800951c:	d9f4      	bls.n	8009508 <_printf_i+0x110>
 800951e:	2b08      	cmp	r3, #8
 8009520:	d10b      	bne.n	800953a <_printf_i+0x142>
 8009522:	6823      	ldr	r3, [r4, #0]
 8009524:	07df      	lsls	r7, r3, #31
 8009526:	d508      	bpl.n	800953a <_printf_i+0x142>
 8009528:	6923      	ldr	r3, [r4, #16]
 800952a:	6861      	ldr	r1, [r4, #4]
 800952c:	4299      	cmp	r1, r3
 800952e:	bfde      	ittt	le
 8009530:	2330      	movle	r3, #48	@ 0x30
 8009532:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009536:	f106 36ff 	addle.w	r6, r6, #4294967295
 800953a:	1b92      	subs	r2, r2, r6
 800953c:	6122      	str	r2, [r4, #16]
 800953e:	f8cd a000 	str.w	sl, [sp]
 8009542:	464b      	mov	r3, r9
 8009544:	aa03      	add	r2, sp, #12
 8009546:	4621      	mov	r1, r4
 8009548:	4640      	mov	r0, r8
 800954a:	f7ff fee7 	bl	800931c <_printf_common>
 800954e:	3001      	adds	r0, #1
 8009550:	d14a      	bne.n	80095e8 <_printf_i+0x1f0>
 8009552:	f04f 30ff 	mov.w	r0, #4294967295
 8009556:	b004      	add	sp, #16
 8009558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800955c:	6823      	ldr	r3, [r4, #0]
 800955e:	f043 0320 	orr.w	r3, r3, #32
 8009562:	6023      	str	r3, [r4, #0]
 8009564:	4832      	ldr	r0, [pc, #200]	@ (8009630 <_printf_i+0x238>)
 8009566:	2778      	movs	r7, #120	@ 0x78
 8009568:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800956c:	6823      	ldr	r3, [r4, #0]
 800956e:	6831      	ldr	r1, [r6, #0]
 8009570:	061f      	lsls	r7, r3, #24
 8009572:	f851 5b04 	ldr.w	r5, [r1], #4
 8009576:	d402      	bmi.n	800957e <_printf_i+0x186>
 8009578:	065f      	lsls	r7, r3, #25
 800957a:	bf48      	it	mi
 800957c:	b2ad      	uxthmi	r5, r5
 800957e:	6031      	str	r1, [r6, #0]
 8009580:	07d9      	lsls	r1, r3, #31
 8009582:	bf44      	itt	mi
 8009584:	f043 0320 	orrmi.w	r3, r3, #32
 8009588:	6023      	strmi	r3, [r4, #0]
 800958a:	b11d      	cbz	r5, 8009594 <_printf_i+0x19c>
 800958c:	2310      	movs	r3, #16
 800958e:	e7ad      	b.n	80094ec <_printf_i+0xf4>
 8009590:	4826      	ldr	r0, [pc, #152]	@ (800962c <_printf_i+0x234>)
 8009592:	e7e9      	b.n	8009568 <_printf_i+0x170>
 8009594:	6823      	ldr	r3, [r4, #0]
 8009596:	f023 0320 	bic.w	r3, r3, #32
 800959a:	6023      	str	r3, [r4, #0]
 800959c:	e7f6      	b.n	800958c <_printf_i+0x194>
 800959e:	4616      	mov	r6, r2
 80095a0:	e7bd      	b.n	800951e <_printf_i+0x126>
 80095a2:	6833      	ldr	r3, [r6, #0]
 80095a4:	6825      	ldr	r5, [r4, #0]
 80095a6:	6961      	ldr	r1, [r4, #20]
 80095a8:	1d18      	adds	r0, r3, #4
 80095aa:	6030      	str	r0, [r6, #0]
 80095ac:	062e      	lsls	r6, r5, #24
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	d501      	bpl.n	80095b6 <_printf_i+0x1be>
 80095b2:	6019      	str	r1, [r3, #0]
 80095b4:	e002      	b.n	80095bc <_printf_i+0x1c4>
 80095b6:	0668      	lsls	r0, r5, #25
 80095b8:	d5fb      	bpl.n	80095b2 <_printf_i+0x1ba>
 80095ba:	8019      	strh	r1, [r3, #0]
 80095bc:	2300      	movs	r3, #0
 80095be:	6123      	str	r3, [r4, #16]
 80095c0:	4616      	mov	r6, r2
 80095c2:	e7bc      	b.n	800953e <_printf_i+0x146>
 80095c4:	6833      	ldr	r3, [r6, #0]
 80095c6:	1d1a      	adds	r2, r3, #4
 80095c8:	6032      	str	r2, [r6, #0]
 80095ca:	681e      	ldr	r6, [r3, #0]
 80095cc:	6862      	ldr	r2, [r4, #4]
 80095ce:	2100      	movs	r1, #0
 80095d0:	4630      	mov	r0, r6
 80095d2:	f7f6 fdfd 	bl	80001d0 <memchr>
 80095d6:	b108      	cbz	r0, 80095dc <_printf_i+0x1e4>
 80095d8:	1b80      	subs	r0, r0, r6
 80095da:	6060      	str	r0, [r4, #4]
 80095dc:	6863      	ldr	r3, [r4, #4]
 80095de:	6123      	str	r3, [r4, #16]
 80095e0:	2300      	movs	r3, #0
 80095e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80095e6:	e7aa      	b.n	800953e <_printf_i+0x146>
 80095e8:	6923      	ldr	r3, [r4, #16]
 80095ea:	4632      	mov	r2, r6
 80095ec:	4649      	mov	r1, r9
 80095ee:	4640      	mov	r0, r8
 80095f0:	47d0      	blx	sl
 80095f2:	3001      	adds	r0, #1
 80095f4:	d0ad      	beq.n	8009552 <_printf_i+0x15a>
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	079b      	lsls	r3, r3, #30
 80095fa:	d413      	bmi.n	8009624 <_printf_i+0x22c>
 80095fc:	68e0      	ldr	r0, [r4, #12]
 80095fe:	9b03      	ldr	r3, [sp, #12]
 8009600:	4298      	cmp	r0, r3
 8009602:	bfb8      	it	lt
 8009604:	4618      	movlt	r0, r3
 8009606:	e7a6      	b.n	8009556 <_printf_i+0x15e>
 8009608:	2301      	movs	r3, #1
 800960a:	4632      	mov	r2, r6
 800960c:	4649      	mov	r1, r9
 800960e:	4640      	mov	r0, r8
 8009610:	47d0      	blx	sl
 8009612:	3001      	adds	r0, #1
 8009614:	d09d      	beq.n	8009552 <_printf_i+0x15a>
 8009616:	3501      	adds	r5, #1
 8009618:	68e3      	ldr	r3, [r4, #12]
 800961a:	9903      	ldr	r1, [sp, #12]
 800961c:	1a5b      	subs	r3, r3, r1
 800961e:	42ab      	cmp	r3, r5
 8009620:	dcf2      	bgt.n	8009608 <_printf_i+0x210>
 8009622:	e7eb      	b.n	80095fc <_printf_i+0x204>
 8009624:	2500      	movs	r5, #0
 8009626:	f104 0619 	add.w	r6, r4, #25
 800962a:	e7f5      	b.n	8009618 <_printf_i+0x220>
 800962c:	08009851 	.word	0x08009851
 8009630:	08009862 	.word	0x08009862

08009634 <memmove>:
 8009634:	4288      	cmp	r0, r1
 8009636:	b510      	push	{r4, lr}
 8009638:	eb01 0402 	add.w	r4, r1, r2
 800963c:	d902      	bls.n	8009644 <memmove+0x10>
 800963e:	4284      	cmp	r4, r0
 8009640:	4623      	mov	r3, r4
 8009642:	d807      	bhi.n	8009654 <memmove+0x20>
 8009644:	1e43      	subs	r3, r0, #1
 8009646:	42a1      	cmp	r1, r4
 8009648:	d008      	beq.n	800965c <memmove+0x28>
 800964a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800964e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009652:	e7f8      	b.n	8009646 <memmove+0x12>
 8009654:	4402      	add	r2, r0
 8009656:	4601      	mov	r1, r0
 8009658:	428a      	cmp	r2, r1
 800965a:	d100      	bne.n	800965e <memmove+0x2a>
 800965c:	bd10      	pop	{r4, pc}
 800965e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009662:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009666:	e7f7      	b.n	8009658 <memmove+0x24>

08009668 <_sbrk_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	4d06      	ldr	r5, [pc, #24]	@ (8009684 <_sbrk_r+0x1c>)
 800966c:	2300      	movs	r3, #0
 800966e:	4604      	mov	r4, r0
 8009670:	4608      	mov	r0, r1
 8009672:	602b      	str	r3, [r5, #0]
 8009674:	f7f8 fc4a 	bl	8001f0c <_sbrk>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_sbrk_r+0x1a>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_sbrk_r+0x1a>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	20004da8 	.word	0x20004da8

08009688 <_realloc_r>:
 8009688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800968c:	4607      	mov	r7, r0
 800968e:	4614      	mov	r4, r2
 8009690:	460d      	mov	r5, r1
 8009692:	b921      	cbnz	r1, 800969e <_realloc_r+0x16>
 8009694:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009698:	4611      	mov	r1, r2
 800969a:	f7ff bc5b 	b.w	8008f54 <_malloc_r>
 800969e:	b92a      	cbnz	r2, 80096ac <_realloc_r+0x24>
 80096a0:	f7ff fbec 	bl	8008e7c <_free_r>
 80096a4:	4625      	mov	r5, r4
 80096a6:	4628      	mov	r0, r5
 80096a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096ac:	f000 f81a 	bl	80096e4 <_malloc_usable_size_r>
 80096b0:	4284      	cmp	r4, r0
 80096b2:	4606      	mov	r6, r0
 80096b4:	d802      	bhi.n	80096bc <_realloc_r+0x34>
 80096b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80096ba:	d8f4      	bhi.n	80096a6 <_realloc_r+0x1e>
 80096bc:	4621      	mov	r1, r4
 80096be:	4638      	mov	r0, r7
 80096c0:	f7ff fc48 	bl	8008f54 <_malloc_r>
 80096c4:	4680      	mov	r8, r0
 80096c6:	b908      	cbnz	r0, 80096cc <_realloc_r+0x44>
 80096c8:	4645      	mov	r5, r8
 80096ca:	e7ec      	b.n	80096a6 <_realloc_r+0x1e>
 80096cc:	42b4      	cmp	r4, r6
 80096ce:	4622      	mov	r2, r4
 80096d0:	4629      	mov	r1, r5
 80096d2:	bf28      	it	cs
 80096d4:	4632      	movcs	r2, r6
 80096d6:	f7ff fbc3 	bl	8008e60 <memcpy>
 80096da:	4629      	mov	r1, r5
 80096dc:	4638      	mov	r0, r7
 80096de:	f7ff fbcd 	bl	8008e7c <_free_r>
 80096e2:	e7f1      	b.n	80096c8 <_realloc_r+0x40>

080096e4 <_malloc_usable_size_r>:
 80096e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096e8:	1f18      	subs	r0, r3, #4
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	bfbc      	itt	lt
 80096ee:	580b      	ldrlt	r3, [r1, r0]
 80096f0:	18c0      	addlt	r0, r0, r3
 80096f2:	4770      	bx	lr

080096f4 <_init>:
 80096f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f6:	bf00      	nop
 80096f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096fa:	bc08      	pop	{r3}
 80096fc:	469e      	mov	lr, r3
 80096fe:	4770      	bx	lr

08009700 <_fini>:
 8009700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009702:	bf00      	nop
 8009704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009706:	bc08      	pop	{r3}
 8009708:	469e      	mov	lr, r3
 800970a:	4770      	bx	lr
