# system info xcvr_test_system on 2023.10.17.11:13:38
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for xcvr_test_system on 2023.10.17.11:13:38
files:
filepath,kind,attributes,module,is_top
sim/xcvr_test_system.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,xcvr_test_system,true
altera_mm_interconnect_1920/sim/xcvr_test_system_altera_mm_interconnect_1920_zd6ql4a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,xcvr_test_system_altera_mm_interconnect_1920_zd6ql4a,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/xcvr_test_system_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/xcvr_test_system_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1921/sim/xcvr_test_system_altera_merlin_master_agent_1921_2inlndi.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_master_agent_1921_2inlndi,false
altera_merlin_slave_agent_1921/sim/xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/xcvr_test_system_altera_merlin_router_1921_rvqh52q.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_router_1921_rvqh52q,false
altera_merlin_router_1921/sim/xcvr_test_system_altera_merlin_router_1921_22lk4la.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_router_1921_22lk4la,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/xcvr_test_system_altera_merlin_traffic_limiter_191_kcba44q.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_demultiplexer_1921/sim/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza,false
altera_merlin_multiplexer_1922/sim/xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y,false
altera_merlin_demultiplexer_1921/sim/xcvr_test_system_altera_merlin_demultiplexer_1921_7oucsfq.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_demultiplexer_1921_7oucsfq,false
altera_merlin_multiplexer_1922/sim/xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia,false
altera_avalon_st_pipeline_stage_1930/sim/xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_merlin_traffic_limiter_191/sim/xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_dvli2oa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_dvli2oa,false
altera_avalon_sc_fifo_1931/sim/xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy.v,VERILOG,,xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
xcvr_test_system.clk_50,xcvr_test_system_clk_50
xcvr_test_system.data_pattern_checker_0,xcvr_test_system_data_pattern_checker_0
xcvr_test_system.data_pattern_generator_0,xcvr_test_system_data_pattern_generator_0
xcvr_test_system.freq_counter_0,xcvr_test_system_freq_counter_0
xcvr_test_system.mm_bridge_0,xcvr_test_system_mm_bridge_0
xcvr_test_system.rx_fifo,xcvr_test_system_rx_fifo
xcvr_test_system.tx_fifo,xcvr_test_system_tx_fifo
xcvr_test_system.xcvr_tx_rx_clkout2_converter_0,xcvr_test_system_xcvr_tx_rx_clkout2_converter_0
xcvr_test_system.xcvr_user_rx_fifo_converter_0,xcvr_test_system_xcvr_user_rx_fifo_converter_0
xcvr_test_system.xcvr_user_tx_fifo_converter_0,xcvr_test_system_xcvr_user_tx_fifo_converter_0
xcvr_test_system.mm_interconnect_0,xcvr_test_system_altera_mm_interconnect_1920_zd6ql4a
xcvr_test_system.mm_interconnect_0.mm_bridge_0_m0_translator,xcvr_test_system_altera_merlin_master_translator_192_lykd4la
xcvr_test_system.mm_interconnect_0.freq_counter_0_csr_translator,xcvr_test_system_altera_merlin_slave_translator_191_x56fcki
xcvr_test_system.mm_interconnect_0.data_pattern_generator_0_csr_slave_translator,xcvr_test_system_altera_merlin_slave_translator_191_x56fcki
xcvr_test_system.mm_interconnect_0.data_pattern_checker_0_csr_slave_translator,xcvr_test_system_altera_merlin_slave_translator_191_x56fcki
xcvr_test_system.mm_interconnect_0.mm_bridge_0_m0_agent,xcvr_test_system_altera_merlin_master_agent_1921_2inlndi
xcvr_test_system.mm_interconnect_0.freq_counter_0_csr_agent,xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy
xcvr_test_system.mm_interconnect_0.data_pattern_generator_0_csr_slave_agent,xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy
xcvr_test_system.mm_interconnect_0.data_pattern_checker_0_csr_slave_agent,xcvr_test_system_altera_merlin_slave_agent_1921_b6r3djy
xcvr_test_system.mm_interconnect_0.freq_counter_0_csr_agent_rsp_fifo,xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy
xcvr_test_system.mm_interconnect_0.data_pattern_generator_0_csr_slave_agent_rsp_fifo,xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy
xcvr_test_system.mm_interconnect_0.data_pattern_checker_0_csr_slave_agent_rsp_fifo,xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy
xcvr_test_system.mm_interconnect_0.router,xcvr_test_system_altera_merlin_router_1921_rvqh52q
xcvr_test_system.mm_interconnect_0.router_001,xcvr_test_system_altera_merlin_router_1921_22lk4la
xcvr_test_system.mm_interconnect_0.router_002,xcvr_test_system_altera_merlin_router_1921_22lk4la
xcvr_test_system.mm_interconnect_0.router_003,xcvr_test_system_altera_merlin_router_1921_22lk4la
xcvr_test_system.mm_interconnect_0.mm_bridge_0_m0_limiter,xcvr_test_system_altera_merlin_traffic_limiter_191_kcba44q
xcvr_test_system.mm_interconnect_0.mm_bridge_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,xcvr_test_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_dvli2oa
xcvr_test_system.mm_interconnect_0.mm_bridge_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,xcvr_test_system_altera_avalon_sc_fifo_1931_fzgstwy
xcvr_test_system.mm_interconnect_0.cmd_demux,xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza
xcvr_test_system.mm_interconnect_0.cmd_mux,xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y
xcvr_test_system.mm_interconnect_0.cmd_mux_001,xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y
xcvr_test_system.mm_interconnect_0.cmd_mux_002,xcvr_test_system_altera_merlin_multiplexer_1922_caxee3y
xcvr_test_system.mm_interconnect_0.rsp_demux,xcvr_test_system_altera_merlin_demultiplexer_1921_7oucsfq
xcvr_test_system.mm_interconnect_0.rsp_demux_001,xcvr_test_system_altera_merlin_demultiplexer_1921_7oucsfq
xcvr_test_system.mm_interconnect_0.rsp_demux_002,xcvr_test_system_altera_merlin_demultiplexer_1921_7oucsfq
xcvr_test_system.mm_interconnect_0.rsp_mux,xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia
xcvr_test_system.mm_interconnect_0.limiter_pipeline,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.limiter_pipeline_001,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.agent_pipeline,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.agent_pipeline_001,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.agent_pipeline_002,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.agent_pipeline_003,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.agent_pipeline_004,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.agent_pipeline_005,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.mux_pipeline,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.mux_pipeline_001,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.mux_pipeline_002,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.mux_pipeline_003,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.mux_pipeline_004,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.mm_interconnect_0.mux_pipeline_005,xcvr_test_system_altera_avalon_st_pipeline_stage_1930_bv2ucky
xcvr_test_system.rst_controller,altera_reset_controller
