{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 20 15:13:12 2025 " "Info: Processing started: Sun Apr 20 15:13:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw2 -c hw2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register D_FF:DFF_A\|Q\[7\]~_Duplicate_1 register D_FF:DFF_Y\|Q\[7\] 82.61 MHz 12.105 ns Internal " "Info: Clock \"clk\" has Internal fmax of 82.61 MHz between source register \"D_FF:DFF_A\|Q\[7\]~_Duplicate_1\" and destination register \"D_FF:DFF_Y\|Q\[7\]\" (period= 12.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.918 ns + Longest register register " "Info: + Longest register to register delay is 11.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF:DFF_A\|Q\[7\]~_Duplicate_1 1 REG LCFF_X34_Y12_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N7; Fanout = 8; REG Node = 'D_FF:DFF_A\|Q\[7\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:DFF_A|Q[7]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.263 ns) 0.517 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[0\]~3 2 COMB LCCOMB_X34_Y12_N0 1 " "Info: 2: + IC(0.254 ns) + CELL(0.263 ns) = 0.517 ns; Loc. = LCCOMB_X34_Y12_N0; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { D_FF:DFF_A|Q[7]~_Duplicate_1 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 30 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 0.829 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[1\]~5 3 COMB LCCOMB_X34_Y12_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.312 ns) = 0.829 ns; Loc. = LCCOMB_X34_Y12_N2; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_0_result_int\[1\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 30 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.154 ns) 1.318 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[0\] 4 COMB LCCOMB_X33_Y12_N24 4 " "Info: 4: + IC(0.335 ns) + CELL(0.154 ns) = 1.318 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 4; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.172 ns) 1.707 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[1\]~7 5 COMB LCCOMB_X33_Y12_N18 1 " "Info: 5: + IC(0.217 ns) + CELL(0.172 ns) = 1.707 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[1\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 2.019 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[2\]~9 6 COMB LCCOMB_X33_Y12_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.312 ns) = 2.019 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_1_result_int\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.053 ns) 2.342 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[9\] 7 COMB LCCOMB_X33_Y12_N12 9 " "Info: 7: + IC(0.270 ns) + CELL(0.053 ns) = 2.342 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 9; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|selnose\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.350 ns) 2.922 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[1\]~6 8 COMB LCCOMB_X33_Y12_N2 2 " "Info: 8: + IC(0.230 ns) + CELL(0.350 ns) = 2.922 ns; Loc. = LCCOMB_X33_Y12_N2; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[1\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.957 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[2\]~10 9 COMB LCCOMB_X33_Y12_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.957 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[2\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.082 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[3\]~13 10 COMB LCCOMB_X33_Y12_N6 7 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 3.082 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 7; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|add_sub_2_result_int\[3\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.516 ns) 4.170 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~10 11 COMB LCCOMB_X31_Y12_N8 2 " "Info: 11: + IC(0.572 ns) + CELL(0.516 ns) = 4.170 ns; Loc. = LCCOMB_X31_Y12_N8; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.205 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~14 12 COMB LCCOMB_X31_Y12_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 4.205 ns; Loc. = LCCOMB_X31_Y12_N10; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.240 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~18 13 COMB LCCOMB_X31_Y12_N12 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 4.240 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.365 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~21 14 COMB LCCOMB_X31_Y12_N14 9 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 4.365 ns; Loc. = LCCOMB_X31_Y12_N14; Fanout = 9; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_4~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.516 ns) 5.471 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~10 15 COMB LCCOMB_X34_Y12_N12 2 " "Info: 15: + IC(0.590 ns) + CELL(0.516 ns) = 5.471 ns; Loc. = LCCOMB_X34_Y12_N12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 5.595 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~14 16 COMB LCCOMB_X34_Y12_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 5.595 ns; Loc. = LCCOMB_X34_Y12_N14; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.630 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~18 17 COMB LCCOMB_X34_Y12_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 5.630 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.665 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~22 18 COMB LCCOMB_X34_Y12_N18 1 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 5.665 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.790 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~25 19 COMB LCCOMB_X34_Y12_N20 10 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 5.790 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 10; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_5~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.545 ns) 6.749 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~10 20 COMB LCCOMB_X35_Y12_N16 2 " "Info: 20: + IC(0.414 ns) + CELL(0.545 ns) = 6.749 ns; Loc. = LCCOMB_X35_Y12_N16; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.784 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~14 21 COMB LCCOMB_X35_Y12_N18 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.784 ns; Loc. = LCCOMB_X35_Y12_N18; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.819 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~18 22 COMB LCCOMB_X35_Y12_N20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.819 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.854 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~22 23 COMB LCCOMB_X35_Y12_N22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 6.854 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.889 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~26 24 COMB LCCOMB_X35_Y12_N24 1 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 6.889 ns; Loc. = LCCOMB_X35_Y12_N24; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.014 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~29 25 COMB LCCOMB_X35_Y12_N26 11 " "Info: 25: + IC(0.000 ns) + CELL(0.125 ns) = 7.014 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 11; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_6~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.225 ns) 7.853 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[42\]~140 26 COMB LCCOMB_X35_Y10_N20 5 " "Info: 26: + IC(0.614 ns) + CELL(0.225 ns) = 7.853 ns; Loc. = LCCOMB_X35_Y10_N20; Fanout = 5; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[42\]~140'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 82 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.309 ns) 8.480 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~18 27 COMB LCCOMB_X34_Y10_N8 2 " "Info: 27: + IC(0.318 ns) + CELL(0.309 ns) = 8.480 ns; Loc. = LCCOMB_X34_Y10_N8; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.515 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~22 28 COMB LCCOMB_X34_Y10_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.515 ns; Loc. = LCCOMB_X34_Y10_N10; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.550 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~26 29 COMB LCCOMB_X34_Y10_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 8.550 ns; Loc. = LCCOMB_X34_Y10_N12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.674 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~30 30 COMB LCCOMB_X34_Y10_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.124 ns) = 8.674 ns; Loc. = LCCOMB_X34_Y10_N14; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.799 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~33 31 COMB LCCOMB_X34_Y10_N16 14 " "Info: 31: + IC(0.000 ns) + CELL(0.125 ns) = 8.799 ns; Loc. = LCCOMB_X34_Y10_N16; Fanout = 14; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_7~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.154 ns) 9.558 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[52\]~142 32 COMB LCCOMB_X33_Y11_N10 3 " "Info: 32: + IC(0.605 ns) + CELL(0.154 ns) = 9.558 ns; Loc. = LCCOMB_X33_Y11_N10; Fanout = 3; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[52\]~142'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 82 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.350 ns) 10.217 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~26 33 COMB LCCOMB_X34_Y11_N12 2 " "Info: 33: + IC(0.309 ns) + CELL(0.350 ns) = 10.217 ns; Loc. = LCCOMB_X34_Y11_N12; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 10.341 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~30 34 COMB LCCOMB_X34_Y11_N14 2 " "Info: 34: + IC(0.000 ns) + CELL(0.124 ns) = 10.341 ns; Loc. = LCCOMB_X34_Y11_N14; Fanout = 2; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.376 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~34 35 COMB LCCOMB_X34_Y11_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 10.376 ns; Loc. = LCCOMB_X34_Y11_N16; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.501 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~37 36 COMB LCCOMB_X34_Y11_N18 8 " "Info: 36: + IC(0.000 ns) + CELL(0.125 ns) = 10.501 ns; Loc. = LCCOMB_X34_Y11_N18; Fanout = 8; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|op_8~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.225 ns) 11.507 ns My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[63\]~152 37 COMB LCCOMB_X35_Y10_N26 1 " "Info: 37: + IC(0.781 ns) + CELL(0.225 ns) = 11.507 ns; Loc. = LCCOMB_X35_Y10_N26; Fanout = 1; COMB Node = 'My_ckt_1:U1\|lpm_divide:Mod0\|lpm_divide_a6m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_21f:divider\|StageOut\[63\]~152'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152 } "NODE_NAME" } } { "db/alt_u_div_21f.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw2/db/alt_u_div_21f.tdf" 82 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 11.763 ns My_ckt_1:U1\|Mux8~0 38 COMB LCCOMB_X35_Y10_N4 1 " "Info: 38: + IC(0.203 ns) + CELL(0.053 ns) = 11.763 ns; Loc. = LCCOMB_X35_Y10_N4; Fanout = 1; COMB Node = 'My_ckt_1:U1\|Mux8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152 My_ckt_1:U1|Mux8~0 } "NODE_NAME" } } { "My_ckt_1.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 11.918 ns D_FF:DFF_Y\|Q\[7\] 39 REG LCFF_X35_Y10_N5 1 " "Info: 39: + IC(0.000 ns) + CELL(0.155 ns) = 11.918 ns; Loc. = LCFF_X35_Y10_N5; Fanout = 1; REG Node = 'D_FF:DFF_Y\|Q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { My_ckt_1:U1|Mux8~0 D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.206 ns ( 52.07 % ) " "Info: Total cell delay = 6.206 ns ( 52.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.712 ns ( 47.93 % ) " "Info: Total interconnect delay = 5.712 ns ( 47.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { D_FF:DFF_A|Q[7]~_Duplicate_1 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152 My_ckt_1:U1|Mux8~0 D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { D_FF:DFF_A|Q[7]~_Duplicate_1 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152 {} My_ckt_1:U1|Mux8~0 {} D_FF:DFF_Y|Q[7] {} } { 0.000ns 0.254ns 0.000ns 0.335ns 0.217ns 0.000ns 0.270ns 0.230ns 0.000ns 0.000ns 0.572ns 0.000ns 0.000ns 0.000ns 0.590ns 0.000ns 0.000ns 0.000ns 0.000ns 0.414ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.605ns 0.309ns 0.000ns 0.000ns 0.000ns 0.781ns 0.203ns 0.000ns } { 0.000ns 0.263ns 0.312ns 0.154ns 0.172ns 0.312ns 0.053ns 0.350ns 0.035ns 0.125ns 0.516ns 0.035ns 0.035ns 0.125ns 0.516ns 0.124ns 0.035ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.154ns 0.350ns 0.124ns 0.035ns 0.125ns 0.225ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns D_FF:DFF_Y\|Q\[7\] 3 REG LCFF_X35_Y10_N5 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X35_Y10_N5; Fanout = 1; REG Node = 'D_FF:DFF_Y\|Q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_Y|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.493 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns D_FF:DFF_A\|Q\[7\]~_Duplicate_1 3 REG LCFF_X34_Y12_N7 8 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X34_Y12_N7; Fanout = 8; REG Node = 'D_FF:DFF_A\|Q\[7\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { clk~clkctrl D_FF:DFF_A|Q[7]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl D_FF:DFF_A|Q[7]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_A|Q[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_Y|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl D_FF:DFF_A|Q[7]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_A|Q[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { D_FF:DFF_A|Q[7]~_Duplicate_1 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152 My_ckt_1:U1|Mux8~0 D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { D_FF:DFF_A|Q[7]~_Duplicate_1 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[0]~3 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_0_result_int[1]~5 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[0] {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[1]~7 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_1_result_int[2]~9 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|selnose[9] {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[1]~6 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[2]~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|add_sub_2_result_int[3]~13 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~14 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_4~21 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~14 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~22 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_5~25 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~10 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~14 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~22 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~26 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_6~29 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[42]~140 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~18 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~22 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~26 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~30 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_7~33 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[52]~142 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~26 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~30 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~34 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|op_8~37 {} My_ckt_1:U1|lpm_divide:Mod0|lpm_divide_a6m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_21f:divider|StageOut[63]~152 {} My_ckt_1:U1|Mux8~0 {} D_FF:DFF_Y|Q[7] {} } { 0.000ns 0.254ns 0.000ns 0.335ns 0.217ns 0.000ns 0.270ns 0.230ns 0.000ns 0.000ns 0.572ns 0.000ns 0.000ns 0.000ns 0.590ns 0.000ns 0.000ns 0.000ns 0.000ns 0.414ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.605ns 0.309ns 0.000ns 0.000ns 0.000ns 0.781ns 0.203ns 0.000ns } { 0.000ns 0.263ns 0.312ns 0.154ns 0.172ns 0.312ns 0.053ns 0.350ns 0.035ns 0.125ns 0.516ns 0.035ns 0.035ns 0.125ns 0.516ns 0.124ns 0.035ns 0.035ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.154ns 0.350ns 0.124ns 0.035ns 0.125ns 0.225ns 0.053ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl D_FF:DFF_Y|Q[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_Y|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl D_FF:DFF_A|Q[7]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_A|Q[7]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF:DFF_B\|Q\[2\]~_Duplicate_1 B\[2\] clk 3.804 ns register " "Info: tsu for register \"D_FF:DFF_B\|Q\[2\]~_Duplicate_1\" (data pin = \"B\[2\]\", clock pin = \"clk\") is 3.804 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.206 ns + Longest pin register " "Info: + Longest pin to register delay is 6.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns B\[2\] 1 PIN PIN_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.040 ns) + CELL(0.309 ns) 6.206 ns D_FF:DFF_B\|Q\[2\]~_Duplicate_1 2 REG LCFF_X33_Y12_N27 19 " "Info: 2: + IC(5.040 ns) + CELL(0.309 ns) = 6.206 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 19; REG Node = 'D_FF:DFF_B\|Q\[2\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { B[2] D_FF:DFF_B|Q[2]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 18.79 % ) " "Info: Total cell delay = 1.166 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.040 ns ( 81.21 % ) " "Info: Total interconnect delay = 5.040 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.206 ns" { B[2] D_FF:DFF_B|Q[2]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.206 ns" { B[2] {} B[2]~combout {} D_FF:DFF_B|Q[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 5.040ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns D_FF:DFF_B\|Q\[2\]~_Duplicate_1 3 REG LCFF_X33_Y12_N27 19 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 19; REG Node = 'D_FF:DFF_B\|Q\[2\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { clk~clkctrl D_FF:DFF_B|Q[2]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl D_FF:DFF_B|Q[2]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_B|Q[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.206 ns" { B[2] D_FF:DFF_B|Q[2]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.206 ns" { B[2] {} B[2]~combout {} D_FF:DFF_B|Q[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 5.040ns } { 0.000ns 0.857ns 0.309ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { clk clk~clkctrl D_FF:DFF_B|Q[2]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_B|Q[2]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Y\[0\] D_FF:DFF_Y\|Q\[0\] 7.412 ns register " "Info: tco from clock \"clk\" to destination pin \"Y\[0\]\" through register \"D_FF:DFF_Y\|Q\[0\]\" is 7.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns D_FF:DFF_Y\|Q\[0\] 3 REG LCFF_X33_Y11_N1 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X33_Y11_N1; Fanout = 1; REG Node = 'D_FF:DFF_Y\|Q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl D_FF:DFF_Y|Q[0] } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl D_FF:DFF_Y|Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_Y|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.828 ns + Longest register pin " "Info: + Longest register to pin delay is 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF:DFF_Y\|Q\[0\] 1 REG LCFF_X33_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y11_N1; Fanout = 1; REG Node = 'D_FF:DFF_Y\|Q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF:DFF_Y|Q[0] } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(2.104 ns) 4.828 ns Y\[0\] 2 PIN PIN_L16 0 " "Info: 2: + IC(2.724 ns) + CELL(2.104 ns) = 4.828 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { D_FF:DFF_Y|Q[0] Y[0] } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 43.58 % ) " "Info: Total cell delay = 2.104 ns ( 43.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 56.42 % ) " "Info: Total interconnect delay = 2.724 ns ( 56.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { D_FF:DFF_Y|Q[0] Y[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { D_FF:DFF_Y|Q[0] {} Y[0] {} } { 0.000ns 2.724ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl D_FF:DFF_Y|Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_Y|Q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { D_FF:DFF_Y|Q[0] Y[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { D_FF:DFF_Y|Q[0] {} Y[0] {} } { 0.000ns 2.724ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF:DFF_B\|Q\[6\]~_Duplicate_1 B\[6\] clk -2.407 ns register " "Info: th for register \"D_FF:DFF_B\|Q\[6\]~_Duplicate_1\" (data pin = \"B\[6\]\", clock pin = \"clk\") is -2.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns D_FF:DFF_B\|Q\[6\]~_Duplicate_1 3 REG LCFF_X34_Y11_N27 14 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X34_Y11_N27; Fanout = 14; REG Node = 'D_FF:DFF_B\|Q\[6\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl D_FF:DFF_B|Q[6]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl D_FF:DFF_B|Q[6]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_B|Q[6]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.047 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns B\[6\] 1 PIN PIN_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 2; PIN Node = 'B\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "My_ckt_2.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/My_ckt_2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.309 ns) 5.047 ns D_FF:DFF_B\|Q\[6\]~_Duplicate_1 2 REG LCFF_X34_Y11_N27 14 " "Info: 2: + IC(3.948 ns) + CELL(0.309 ns) = 5.047 ns; Loc. = LCFF_X34_Y11_N27; Fanout = 14; REG Node = 'D_FF:DFF_B\|Q\[6\]~_Duplicate_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.257 ns" { B[6] D_FF:DFF_B|Q[6]~_Duplicate_1 } "NODE_NAME" } } { "D_FF.vhd" "" { Text "D:/00 A-法l俯/VLSI/hw2/D_FF.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.099 ns ( 21.78 % ) " "Info: Total cell delay = 1.099 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.948 ns ( 78.22 % ) " "Info: Total interconnect delay = 3.948 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { B[6] D_FF:DFF_B|Q[6]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { B[6] {} B[6]~combout {} D_FF:DFF_B|Q[6]~_Duplicate_1 {} } { 0.000ns 0.000ns 3.948ns } { 0.000ns 0.790ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl D_FF:DFF_B|Q[6]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} D_FF:DFF_B|Q[6]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { B[6] D_FF:DFF_B|Q[6]~_Duplicate_1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { B[6] {} B[6]~combout {} D_FF:DFF_B|Q[6]~_Duplicate_1 {} } { 0.000ns 0.000ns 3.948ns } { 0.000ns 0.790ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 20 15:13:12 2025 " "Info: Processing ended: Sun Apr 20 15:13:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
