#define NAMETABLE_SIZE 0x2e8
#define HDNAME_ROOT 0x0
#define HDNAME_FWD 0x8
#define HDNAME_BACK 0x10
#define HDNAME_ID 0x18
#define HDNAME_CPUS 0x20
#define HDNAME_CPU 0x28
#define HDNAME_DEVICES 0x30
#define HDNAME_DEVICE 0x38
#define HDNAME_SERVICES 0x40
#define HDNAME_SERVICE 0x48
#define HDNAME_GUESTS 0x50
#define HDNAME_GUEST 0x58
#define HDNAME_MAU 0x60
#define HDNAME_MAUS 0x68
#define HDNAME_CWQ 0x70
#define HDNAME_CWQS 0x78
#define HDNAME_ROMSIZE 0x80
#define HDNAME_ROMBASE 0x88
#define HDNAME_MEMORY 0x90
#define HDNAME_MBLOCK 0x98
#define HDNAME_UNBIND 0xa0
#define HDNAME_MDPA 0xa8
#define HDNAME_SIZE 0xb0
#define HDNAME_UARTBASE 0xb8
#define HDNAME_BASE 0xc0
#define HDNAME_LINK 0xc8
#define HDNAME_INOBITMAP 0xd0
#define HDNAME_TOD 0xd8
#define HDNAME_TODFREQUENCY 0xe0
#define HDNAME_TODOFFSET 0xe8
#define HDNAME_VID 0xf0
#define HDNAME_XID 0xf8
#define HDNAME_PID 0x100
#define HDNAME_SID 0x108
#define HDNAME_GID 0x110
#define HDNAME_STRANDID 0x118
#define HDNAME_PARTTAG 0x120
#define HDNAME_IGN 0x128
#define HDNAME_INO 0x130
#define HDNAME_MTU 0x138
#define HDNAME_MEMOFFSET 0x140
#define HDNAME_MEMSIZE 0x148
#define HDNAME_MEMBASE 0x150
#define HDNAME_REALBASE 0x158
#define HDNAME_HYPERVISOR 0x160
#define HDNAME_PERFCTRACCESS 0x168
#define HDNAME_PERFCTRHTACCESS 0x170
#define HDNAME_RNGCTLACCESSIBLE 0x178
#define HDNAME_VPCIDEVICE 0x180
#define HDNAME_PCIREGS 0x188
#define HDNAME_CFGHANDLE 0x190
#define HDNAME_CFGBASE 0x198
#define HDNAME_DISKPA 0x1a0
#define HDNAME_SNET 0x1a8
#define HDNAME_SNET_PA 0x1b0
#define HDNAME_SNET_INO 0x1b8
#define HDNAME_DIAGPRIV 0x1c0
#define HDNAME_DEBUGPRINTFLAGS 0x1c8
#define HDNAME_IOBASE 0x1d0
#define HDNAME_HVUART 0x1d8
#define HDNAME_FLAGS 0x1e0
#define HDNAME_STICKFREQUENCY 0x1e8
#define HDNAME_CEBLACKOUTSEC 0x1f0
#define HDNAME_CEPOLLSEC 0x1f8
#define HDNAME_MEMSCRUBMAX 0x200
#define HDNAME_ERPT_PA 0x208
#define HDNAME_ERPT_SIZE 0x210
#define HDNAME_VDEVS 0x218
#define HDNAME_RESET_REASON 0x220
#define HDNAME_LDC_ENDPOINTS 0x228
#define HDNAME_SP_LDC_ENDPOINTS 0x230
#define HDNAME_LDC_ENDPOINT 0x238
#define HDNAME_CHANNEL 0x240
#define HDNAME_TARGET_TYPE 0x248
#define HDNAME_TARGET_GUEST 0x250
#define HDNAME_TARGET_CHANNEL 0x258
#define HDNAME_TX_INO 0x260
#define HDNAME_RX_INO 0x268
#define HDNAME_SVC_ID 0x270
#define HDNAME_SVC_ARG 0x278
#define HDNAME_SVC_VINO 0x280
#define HDNAME_PRIVATE_SVC 0x288
#define HDNAME_LDC_MAPINRABASE 0x290
#define HDNAME_LDC_MAPINSIZE 0x298
#define HDNAME_IDX 0x2a0
#define HDNAME_RESOURCE_ID 0x2a8
#define HDNAME_CONSOLES 0x2b0
#define HDNAME_CONSOLE 0x2b8
#define HDNAME_VIRTUAL_DEVICES 0x2c0
#define HDNAME_CHANNEL_DEVICES 0x2c8
#define HDNAME_SYS_HWTW_MODE 0x2d0
#define HDNAME_IGNORE_PLX_LINK_HACK 0x2d8
#define HDNAME_CONTENT_VERSION 0x2e0
#define CONFIG_SIZE 0x558
#define CONFIG_MEMBASE 0x0
#define CONFIG_MEMSIZE 0x8
#define CONFIG_ACTIVE_HVMD 0x10
#define CONFIG_PARSE_HVMD 0x18
#define CONFIG_RELOC 0x20
#define CONFIG_GUESTS 0x28
#define CONFIG_MBLOCKS 0x30
#define CONFIG_VCPUS 0x38
#define CONFIG_STRANDS 0x40
#define CONFIG_VSTATE 0x48
#define CONFIG_HV_LDCS 0x50
#define CONFIG_SP_LDCS 0x58
#define CONFIG_SP_LDC_MAX_CID 0x60
#define CONFIG_DUMMYTSB 0x68
#define CONFIG_SINGLE_STRAND_LOCK 0x70
#define CONFIG_STRAND_STARTSET 0x78
#define CONFIG_STPRES 0x80
#define CONFIG_STACTIVE 0x88
#define CONFIG_STIDLE 0x90
#define CONFIG_STHALT 0x98
#define CONFIG_PRINT_SPINLOCK 0xa0
#define CONFIG_HEARTBEAT_CPU 0xa8
#define CONFIG_ERROR_SVCH 0xb0
#define CONFIG_SVCS 0xb8
#define CONFIG_VINTR 0xc0
#define CONFIG_HVUART_ADDR 0xc8
#define CONFIG_TOD 0xd0
#define CONFIG_TODFREQUENCY 0xd8
#define CONFIG_STICKFREQUENCY 0xe0
#define CONFIG_ERPT_PA 0xf0
#define CONFIG_ERPT_SIZE 0xf8
#define CONFIG_SRAM_ERPT_BUF_INUSE 0x100
#define CONFIG_DEVS_DTNODE 0x110
#define CONFIG_SVCS_DTNODE 0x118
#define CONFIG_GUESTS_DTNODE 0x120
#define CONFIG_CPUS_DTNODE 0x128
#define CONFIG_HV_LDCS_DTNODE 0x130
#define CONFIG_SP_LDCS_DTNODE 0x138
#define CONFIG_ERRORLOCK 0x140
#define CONFIG_HDNAMETABLE 0x148
#define CONFIG_INTRTGT 0x430
#define CONFIG_MEMSCRUB_MAX 0x438
#define CONFIG_DEVINSTANCES 0x440
#define CONFIG_CYCLIC_MAXD 0x448
#define CONFIG_HVCTL_STATE 0x450
#define CONFIG_HVCTL_HV_SEQ 0x452
#define CONFIG_HVCTL_ZEUS_SEQ 0x454
#define CONFIG_HVCTL_RAND_NUM 0x460
#define CONFIG_HVCTL_IBUF 0x468
#define CONFIG_HVCTL_IBUF_INCR 0x8
#define CONFIG_HVCTL_OBUF 0x4a8
#define CONFIG_HVCTL_OBUF_INCR 0x8
#define CONFIG_HVCTL_IP 0x4e8
#define CONFIG_HVCTL_LDC 0x4f0
#define CONFIG_HVCTL_LDC_LOCK 0x4f8
#define CONFIG_CE_BLACKOUT 0x500
#define CONFIG_CE_POLL_TIME 0x508
#define CONFIG_ERRS_TO_SEND 0x510
#define CONFIG_PHYSMEMSIZE 0x518
#define CONFIG_DEL_RECONF_GID 0x520
#define CONFIG_SCRUB_SYNC 0x530
#define CONFIG_FPGA_STATUS_LOCK 0x538
#define CONFIG_IGNORE_PLX_LINK_HACK 0x540
#define MAU_SIZE 0xc0
#define MAU_PID 0x0
#define MAU_STATE 0x8
#define MAU_HANDLE 0x10
#define MAU_INO 0x18
#define MAU_CPUSET 0x20
#define MAU_CPU_ACTIVE 0x28
#define MAU_CPU_ACTIVE_INCR 0x1
#define MAU_QUEUE 0x30
#define MAU_IHDLR 0x80
#define RWINDOW_SIZE 0x80
#define INS 0x0
#define INS_INCR 0x8
#define OUTS 0x40
#define OUTS_INCR 0x8
#define VCPUTRAPSTATE_SIZE 0x28
#define VCTS_TPC 0x0
#define VCTS_TNPC 0x8
#define VCTS_TSTATE 0x10
#define VCTS_TT 0x18
#define VCTS_HTSTATE 0x20
#define VCPU_GLOBALS_SIZE 0x38
#define VCPU_GLOBALS_G 0x0
#define VCPU_GLOBALS_G_INCR 0x8
#define VCPUSTATE_SIZE 0x670
#define VS_TL 0x0
#define VS_TRAPSTACK 0x8
#define VS_TRAPSTACK_INCR 0x28
#define VS_GL 0xf8
#define VS_GLOBALS 0x100
#define VS_GLOBALS_INCR 0x38
#define VS_TBA 0x1a8
#define VS_Y 0x1b0
#define VS_ASI 0x1b8
#define VS_SOFTINT 0x1c0
#define VS_PIL 0x1c8
#define VS_GSR 0x1d0
#define VS_TICK 0x1d8
#define VS_STICK 0x1e0
#define VS_STICKCOMPARE 0x1e8
#define VS_SCRATCHPAD 0x1f0
#define VS_SCRATCHPAD_INCR 0x8
#define VS_CWP 0x230
#define VS_WSTATE 0x238
#define VS_CANSAVE 0x240
#define VS_CANRESTORE 0x248
#define VS_OTHERWIN 0x250
#define VS_CLEANWIN 0x258
#define VS_WINS 0x260
#define VS_WINS_INCR 0x80
#define VS_CPU_MONDO_HEAD 0x660
#define VS_CPU_MONDO_TAIL 0x662
#define VS_DEV_MONDO_HEAD 0x664
#define VS_DEV_MONDO_TAIL 0x666
#define VS_ERROR_RESUMABLE_HEAD 0x668
#define VS_ERROR_RESUMABLE_TAIL 0x66a
#define VS_ERROR_NONRESUMABLE_HEAD 0x66c
#define VS_ERROR_NONRESUMABLE_TAIL 0x66e
#define VCPU_SIZE 0x978
#define CPU_GUEST 0x0
#define CPU_ROOT 0x8
#define CPU_STRAND 0x10
#define CPU_RES_ID 0x18
#define CPU_STRAND_SLOT 0x1c
#define CPU_VID 0x1d
#define CPU_PARTTAG 0x1e
#define CPU_SCR 0x20
#define CPU_SCR_INCR 0x8
#define CPU_STATUS 0x60
#define CPU_CMD_LASTPOKE 0x80
#define CPU_COMMAND 0x88
#define CPU_CMD_ARG0 0x90
#define CPU_CMD_ARG1 0x98
#define CPU_CMD_ARG2 0xa0
#define CPU_CMD_ARG3 0xa8
#define CPU_CMD_ARG4 0xb0
#define CPU_CMD_ARG5 0xb8
#define CPU_CMD_ARG6 0xc0
#define CPU_CMD_ARG7 0xc8
#define CPU_VINTR 0xd0
#define CPU_START_PC 0xd8
#define CPU_START_ARG 0xe0
#define CPU_RTBA 0xe8
#define CPU_MMU_AREA 0xf0
#define CPU_MMU_AREA_RA 0xf8
#define CPU_CPUQ_BASE 0x100
#define CPU_CPUQ_SIZE 0x108
#define CPU_CPUQ_MASK 0x110
#define CPU_CPUQ_BASE_RA 0x118
#define CPU_DEVQ_BASE 0x120
#define CPU_DEVQ_SIZE 0x128
#define CPU_DEVQ_MASK 0x130
#define CPU_DEVQ_BASE_RA 0x138
#define CPU_DEVQ_LOCK 0x140
#define CPU_DEVQ_SHDW_TAIL 0x148
#define CPU_ERRQNR_BASE 0x150
#define CPU_ERRQNR_SIZE 0x158
#define CPU_ERRQNR_MASK 0x160
#define CPU_ERRQNR_BASE_RA 0x168
#define CPU_ERRQR_BASE 0x170
#define CPU_ERRQR_SIZE 0x178
#define CPU_ERRQR_MASK 0x180
#define CPU_ERRQR_BASE_RA 0x188
#define CPU_TTRACE_OFFSET 0x190
#define CPU_TTRACEBUF_SIZE 0x198
#define CPU_TTRACEBUF_RA 0x1a0
#define CPU_TTRACEBUF_PA 0x1a8
#define CPU_NTSBS_CTX0 0x1b0
#define CPU_NTSBS_CTXN 0x1b8
#define CPU_TSBDS_CTX0 0x1c0
#define CPU_TSBDS_CTX0_INCR 0x1
#define CPU_TSBDS_CTXN 0x200
#define CPU_TSBDS_CTXN_INCR 0x1
#define CPU_MMUSTAT_AREA 0x240
#define CPU_MMUSTAT_AREA_RA 0x248
#define CPU_MAU 0x250
#define CPU_SVCREGS 0x268
#define CPU_SVCREGS_INCR 0x8
#define CPU_LDC_INTR_PEND 0x298
#define CPU_LDC_ENDPOINT 0x2a0
#define CPU_STATE_SAVE_AREA 0x2d0
#define CPU_LAUNCH_WITH_RETRY 0x940
#define CPU_UTIL 0x950
#define CPU_SCR0        (CPU_SCR + (0 * CPU_SCR_INCR))
#define CPU_SCR1        (CPU_SCR + (1 * CPU_SCR_INCR))
#define CPU_SCR2        (CPU_SCR + (2 * CPU_SCR_INCR))
#define CPU_SCR3        (CPU_SCR + (3 * CPU_SCR_INCR))
#define VCPU_UTIL_SIZE 0x28
#define VCUTIL_STICK_LAST 0x0
#define VCUTIL_YIELD_COUNT 0x8
#define VCUTIL_YIELD_START 0x10
#define CPU_UTIL_STICK_LAST     (CPU_UTIL + VCUTIL_STICK_LAST)
#define CPU_UTIL_YIELD_COUNT    (CPU_UTIL + VCUTIL_YIELD_COUNT)
#define CPU_UTIL_YIELD_START    (CPU_UTIL + VCUTIL_YIELD_START)
#define SCHED_SLOT_SIZE 0x10
#define SCHED_SLOT_ACTION 0x0
#define SCHED_SLOT_ARG 0x8
#define HVCTL_HEADER_SIZE 0x8
#define HVCTL_HEADER_OP 0x0
#define HVCTL_MSG_SIZE 0x40
#define HVCTL_MSG_HDR 0x0
#define HVCTL_MSG_MSG 0x8
#define HVM_SCHED_SIZE 0x8
#define HVM_SCHED_VCPUP 0x0
#define HVM_SCRUB_SIZE 0x10
#define HVM_SCRUB_START_PA 0x0
#define HVM_SCRUB_START_LEN 0x8
#define HVM_GUESTCMD_SIZE 0x10
#define HVM_GUESTCMD_VCPUP 0x0
#define HVM_GUESTCMD_ARG 0x8
#define HVM_STOPGUEST_SIZE 0x8
#define HVM_STOPGUEST_GUESTP 0x0
#define HVM_SIZE 0x40
#define HVM_CMD 0x0
#define HVM_FROM_STRANDP 0x8
#define HVM_ARGS 0x10
#define XCALL_MBOX_SIZE 0x48
#define XCMB_COMMAND 0x0
#define XCMB_MONDOBUF 0x8
#define XCMB_MONDOBUF_INCR 0x8
#define MINI_STACK_SIZE 0x188
#define MINI_STACK_PTR 0x0
#define MINI_STACK_VAL 0x8
#define MINI_STACK_VAL_INCR 0x8
#define PCIE_DEVICE_SIZE 0x20
#define PCIE_DEVICE_GUESTP 0x8
#define STRAND_SIZE 0x11958
#define STRAND_ID 0x0
#define STRAND_CONFIGP 0x8
#define STRAND_CURRENT_SLOT 0x10
#define STRAND_SLOT 0x18
#define STRAND_SLOT_INCR 0x10
#define STRAND_XCALL_MBOX 0x38
#define STRAND_HV_TXMONDO 0x80
#define STRAND_HV_TXMONDO_INCR 0x8
#define STRAND_HV_RXMONDO 0xc0
#define STRAND_HV_RXMONDO_INCR 0x8
#define STRAND_SCRUB_BASEPA 0x100
#define STRAND_SCRUB_SIZE 0x108
#define STRAND_MINI_STACK 0x110
#define STRAND_SCR 0x298
#define STRAND_SCR_INCR 0x8
#define STRAND_CYCLIC 0x2d8
#define STRAND_UE_TMP1 0x520
#define STRAND_UE_TMP2 0x528
#define STRAND_UE_GLOBALS 0x530
#define STRAND_UE_GLOBALS_INCR 0x40
#define STRAND_ERR_SEQ_NO 0x6b0
#define STRAND_REGERR 0x6b8
#define STRAND_L2BANK 0x6c0
#define STRAND_RPTFLAGS 0x6c2
#define STRAND_WIP 0x6c4
#define STRAND_ERR_FLAG 0x6c8
#define STRAND_ERR_RET 0x6d8
#define STRAND_ERR_POLL_ITT 0x6e0
#define STRAND_ERR_POLL_RET 0x6e8
#define STRAND_ERR_SPARC_AFSR 0x6f0
#define STRAND_ERR_SPARC_AFAR 0x6f8
#define STRAND_L2_LINE_STATE 0x700
#define STRAND_CE_RPT 0x708
#define STRAND_UE_RPT 0xf30
#define STRAND_IO_PROT 0x1758
#define STRAND_IO_ERROR 0x1760
#define STRAND_NRPENDING 0x1768
#define STRAND_REROUTED_EHDL 0x1770
#define STRAND_REROUTED_ADDR 0x1778
#define STRAND_REROUTED_STICK 0x1780
#define STRAND_REROUTED_ATTR 0x1788
#define STRAND_ABORT_PC 0x1790
#define STRAND_FAIL_TL 0x1798
#define STRAND_FAIL_GL 0x17a0
#define STRAND_FAIL_TRAPSTATE 0x17a8
#define STRAND_FAIL_TRAPSTATE_INCR 0x28
#define STRAND_FAIL_TRAPGLOBALS 0x1898
#define STRAND_FAIL_TRAPGLOBALS_INCR 0x40
#define STRAND_STACK 0x1958
#define STRAND_STACK_INCR 0x8
#define STRAND_SCR0    (STRAND_SCR + (0 * STRAND_SCR_INCR))
#define STRAND_SCR1    (STRAND_SCR + (1 * STRAND_SCR_INCR))
#define STRAND_SCR2    (STRAND_SCR + (2 * STRAND_SCR_INCR))
#define STRAND_SCR3    (STRAND_SCR + (3 * STRAND_SCR_INCR))
#define MAPPING_SIZE 0x20
#define MAPPING_ENTRY_ALIGNED 0x0
#define MAPPING_ICPUSET 0x10
#define MAPPING_ICPUSET_INCR 0x8
#define MAPPING_DCPUSET 0x18
#define MAPPING_DCPUSET_INCR 0x8
#define MAP_ENTRY_ALIGNED_DATA 0x0
#define MAP_DATA_VA 0x0
#define MAP_DATA_TTE 0x8
#define MAPPING_VA (MAPPING_ENTRY_ALIGNED + MAP_ENTRY_ALIGNED_DATA + MAP_DATA_VA)
#define MAPPING_TTE (MAPPING_ENTRY_ALIGNED + MAP_ENTRY_ALIGNED_DATA + MAP_DATA_TTE)
#define ESUN4V_SIZE 0x40
#define ESUN4V_G_EHDL 0x0
#define ESUN4V_G_STICK 0x8
#define ESUN4V_EDESC 0x10
#define ESUN4V_ATTR 0x14
#define ESUN4V_ADDR 0x18
#define ESUN4V_SZ 0x20
#define ESUN4V_G_CPUID 0x24
#define ESUN4V_G_SECS 0x26
#define ESUN4V_WORD6 0x2c
#define ESUN4V_WORD7 0x30
#define EVBSC_SIZE 0x7e0
#define EVBSC_REPORT_TYPE 0x0
#define EVBSC_FPGA_TOD 0x8
#define EVBSC_EHDL 0x10
#define EVBSC_STICK 0x18
#define EVBSC_CPUVER 0x20
#define EVBSC_CPUSERIAL 0x28
#define EVBSC_SPARC_AFSR 0x30
#define EVBSC_SPARC_AFAR 0x38
#define EVBSC_L2_AFSR 0x40
#define EVBSC_L2_AFSR_INCR 0x8
#define EVBSC_L2_AFAR 0x60
#define EVBSC_L2_AFAR_INCR 0x8
#define EVBSC_DRAM_AFSR 0x80
#define EVBSC_DRAM_AFSR_INCR 0x8
#define EVBSC_DRAM_AFAR 0xa0
#define EVBSC_DRAM_AFAR_INCR 0x8
#define EVBSC_DRAM_LOC 0xc0
#define EVBSC_DRAM_LOC_INCR 0x8
#define EVBSC_DRAM_CNTR 0xe0
#define EVBSC_DRAM_CNTR_INCR 0x8
#define EVBSC_TSTATE 0x100
#define EVBSC_HTSTATE 0x108
#define EVBSC_TPC 0x110
#define EVBSC_CPUID 0x118
#define EVBSC_TT 0x11a
#define EVBSC_TL 0x11c
#define EVBSC_ERREN 0x11d
#define EVBSC_JBI_ERR_LOG 0x120
#define EVBSC_DIAG_BUF 0x128
#define BANK_SHIFT      6
#define STRAND_EVBSC_L2_AFSR(n) STRAND_VBSC_ERPT + EVBSC_L2_AFSR + (n * EVBSC_L2_AFSR_INCR)
#define STRAND_EVBSC_L2_AFAR(n) STRAND_VBSC_ERPT + EVBSC_L2_AFAR + (n * EVBSC_L2_AFAR_INCR)
#define STRAND_EVBSC_DRAM_AFSR(n) STRAND_VBSC_ERPT + EVBSC_DRAM_AFSR + (n * EVBSC_DRAM_AFSR_INCR)
#define STRAND_EVBSC_DRAM_AFAR(n) STRAND_VBSC_ERPT + EVBSC_DRAM_AFAR + (n * EVBSC_DRAM_AFAR_INCR)
#define STRAND_EVBSC_DRAM_CNTR(n) STRAND_VBSC_ERPT + EVBSC_DRAM_CNTR + (n * EVBSC_DRAM_CNTR_INCR)
#define STRAND_EVBSC_DRAM_LOC(n) STRAND_VBSC_ERPT + EVBSC_DRAM_LOC + (n * EVBSC_DRAM_LOC_INCR)
#define STRAND_EVBSC_DCACHE_DATA(n) DCACHE_DATA + (n * DCACHE_DATA_INCR)
#define STRAND_EVBSC_ICACHE_DIAG_DATA(n) DIAG_BUF_ICACHE + ICACHE_DIAG_DATA + (n * ICACHE_DIAG_DATA_INCR)
#define STRANDERPT_SIZE 0x828
#define STRAND_SUN4V_ERPT 0x0
#define STRAND_VBSC_ERPT 0x40
#define STRAND_UNSENT_PKT 0x820
#define EPKTSIZE 0x40
#define PCIERPT_SYSINO 0x0
#define PCIERPT_SUN4V_EHDL 0x8
#define PCIERPT_SUN4V_STICK 0x10
#define PCIERPT_SUN4V_DESC 0x18
#define PCIERPT_SUN4V_SPECFIC 0x1c
#define PCIERPT_WORD4 0x20
#define PCIERPT_HDR1 0x28
#define PCIERPT_HDR2 0x30
#define PCIERPT_ERROR_TYPE      PCIERPT_WORD4
#define PCIERPT_ERROR_VADDR     PCIERPT_WORD4
#define PCIERPT_ERROR_PADDR     PCIERPT_WORD4
#define PCIERPT_ERROR_RADDR     PCIERPT_WORD4
#define JBC_ERR_SIZE 0xa8
#define JBC_ERR_REPORT_TYPE_63 0x0
#define JBC_ERR_FPGA_TOD 0x8
#define JBC_ERR_EHDL 0x10
#define JBC_ERR_STICK 0x18
#define JBC_ERR_CPUVER 0x20
#define JBC_ERR_AGENTID 0x28
#define JBC_ERR_MONDO_NUM 0x2c
#define JBC_ERR_JBC_ERR_LOG_ENABLE 0x30
#define JBC_ERR_JBC_INTR_ENABLE 0x38
#define JBC_ERR_JBC_INTR_STATUS 0x40
#define JBC_ERR_JBC_ERROR_STATUS_SET_REG 0x48
#define JBC_ERR_JBC_CORE_AND_BLOCK_ERR_STATUS 0x50
#define JBC_ERR_MERGE_TRANS_ERR_LOG 0x58
#define JBC_ERR_JBCINT_IN_TRANS_ERR_LOG 0x60
#define JBC_ERR_JBCINT_IN_TRANS_ERR_LOG_REG_2 0x68
#define JBC_ERR_JBCINT_OUT_TRANS_ERR_LOG 0x70
#define JBC_ERR_JBCINT_OUT_TRANS_ERR_LOG_REG_2 0x78
#define JBC_ERR_DMCINT_ODCD_ERR_LOG 0x80
#define JBC_ERR_DMCINT_IDC_ERR_LOG 0x88
#define JBC_ERR_CSR_ERR_LOG 0x90
#define JBC_ERR_FATAL_ERR_LOG_REG_1 0x98
#define JBC_ERR_FATAL_ERR_LOG_REG_2 0xa0
#define PCIE_ERR_SIZE 0x1c0
#define PCIE_ERR_REPORT_TYPE_62 0x0
#define PCIE_ERR_MULTI_CORE_ERR_STATUS 0x30
#define PCIE_ERR_DMC_CORE_AND_BLOCK_ERR_STATUS 0x38
#define PCIE_ERR_IMU_ERR_LOG_ENABLE 0x40
#define PCIE_ERR_IMU_INTERRUPT_ENABLE 0x48
#define PCIE_ERR_IMU_ENABLED_ERR_STATUS 0x50
#define PCIE_ERR_IMU_ERR_STATUS_SET 0x58
#define PCIE_ERR_IMU_SCS_ERR_LOG 0x60
#define PCIE_ERR_IMU_EQS_ERR_LOG 0x68
#define PCIE_ERR_IMU_RDS_ERR_LOG 0x70
#define PCIE_ERR_MMU_ERR_LOG_ENABLE 0x78
#define PCIE_ERR_MMU_INTR_ENABLE 0x80
#define PCIE_ERR_MMU_INTR_STATUS 0x88
#define PCIE_ERR_MMU_ERR_STATUS_SET 0x90
#define PCIE_ERR_MMU_TRANSLATION_FAULT_ADDRESS 0x98
#define PCIE_ERR_MMU_TRANSLATION_FAULT_STATUS 0xa0
#define PCIE_ERR_PEC_CORE_AND_BLOCK_INTR_STATUS 0xa8
#define PCIE_ERR_ILU_ERR_LOG_ENABLE 0xb0
#define PCIE_ERR_ILU_INTR_ENABLE 0xb8
#define PCIE_ERR_ILU_INTR_STATUS 0xc0
#define PCIE_ERR_ILU_ERR_STATUS_SET 0xc8
#define PCIE_ERR_TLU_UE_LOG_ENABLE 0xd0
#define PCIE_ERR_TLU_UE_INTR_ENABLE 0xd8
#define PCIE_ERR_TLU_UE_STATUS 0xe0
#define PCIE_ERR_TLU_UE_STATUS_SET 0xe8
#define PCIE_ERR_TLU_CE_LOG_ENABLE 0xf0
#define PCIE_ERR_TLU_CE_INTERRUPT_ENABLE 0xf8
#define PCIE_ERR_TLU_CE_INTR_STATUS 0x100
#define PCIE_ERR_TLU_CE_STATUS 0x108
#define PCIE_ERR_TLU_RCV_UE_ERR_HDR1_LOG 0x110
#define PCIE_ERR_TLU_RCV_UE_ERR_HDR2_LOG 0x118
#define PCIE_ERR_TLU_TRANS_UE_ERR_HDR1_LOG 0x120
#define PCIE_ERR_TLU_TRANS_UE_ERR_HDR2_LOG 0x128
#define PCIE_ERR_LPU_PHY_LAYER_INTR_AND_STATUS 0x130
#define PCIE_ERR_TLU_OTHER_EVENT_LOG_ENABLE 0x138
#define PCIE_ERR_TLU_OTHER_EVENT_INTR_ENABLE 0x140
#define PCIE_ERR_TLU_OTHER_EVENT_INTR_STATUS 0x148
#define PCIE_ERR_TLU_OTHER_EVENT_STATUS_SET 0x150
#define PCIE_ERR_TLU_RCV_OTHER_EVENT_HDR1_LOG 0x158
#define PCIE_ERR_TLU_RCV_OTHER_EVENT_HDR2_LOG 0x160
#define PCIE_ERR_TLU_TRANS_OTHER_EVENT_HDR1_LOG 0x168
#define PCIE_ERR_TLU_TRANS_OTHER_EVENT_HDR2_LOG 0x170
#define PCIE_ERR_LPU_INTR_STATUS 0x178
#define PCIE_ERR_LPU_LINK_PERF_COUNTER2 0x180
#define PCIE_ERR_LPU_LINK_PERF_COUNTER1 0x188
#define PCIE_ERR_LPU_LINK_LAYER_INTERRUPT_AND_STATUS 0x190
#define PCIE_ERR_LPU_PHY_ERR_INT 0x198
#define PCIE_ERR_LPU_LTSSM_STATUS 0x1a0
#define PCIE_ERR_LPU_TX_PHY_INT 0x1a8
#define PCIE_ERR_LPU_RX_PHY_INT 0x1b0
#define PCIE_ERR_LPU_GB_PHY_INT 0x1b8
#define PCIERPT_SIZE 0x208
#define PCI_ERPT_PCIEPKT 0x0
#define PCI_ERPT_U 0x40
#define PCI_UNSENT_PKT 0x200
#define PCIERPT_REPORT_TYPE_63  (PCI_ERPT_U + JBC_ERR_REPORT_TYPE_63)
#define PCIERPT_FPGA_TOD        (PCI_ERPT_U + JBC_ERR_FPGA_TOD)
#define PCIERPT_EHDL            (PCI_ERPT_U + JBC_ERR_EHDL)
#define PCIERPT_STICK           (PCI_ERPT_U + JBC_ERR_STICK)
#define PCIERPT_CPUVER          (PCI_ERPT_U + JBC_ERR_CPUVER )
#define PCIERPT_AGENTID (PCI_ERPT_U + JBC_ERR_AGENTID)
#define PCIERPT_MONDO_NUM       (PCI_ERPT_U + JBC_ERR_MONDO_NUM)
#define PCIERPT_JBC_ERR_LOG_ENABLE      (PCI_ERPT_U + JBC_ERR_JBC_ERR_LOG_ENABLE)
#define PCIERPT_JBC_INTR_ENABLE (PCI_ERPT_U + JBC_ERR_JBC_INTR_ENABLE)
#define PCIERPT_JBC_INTR_STATUS (PCI_ERPT_U + JBC_ERR_JBC_INTR_STATUS)
#define PCIERPT_JBC_ERROR_STATUS_SET_REG        (PCI_ERPT_U + JBC_ERR_JBC_ERROR_STATUS_SET_REG)
#define PCIERPT_JBC_CORE_AND_BLOCK_ERR_STATUS   (PCI_ERPT_U + JBC_ERR_JBC_CORE_AND_BLOCK_ERR_STATUS)
#define PCIERPT_MERGE_TRANS_ERR_LOG     (PCI_ERPT_U + JBC_ERR_MERGE_TRANS_ERR_LOG)
#define PCIERPT_JBCINT_IN_TRANS_ERR_LOG (PCI_ERPT_U + JBC_ERR_JBCINT_IN_TRANS_ERR_LOG)
#define PCIERPT_JBCINT_IN_TRANS_ERR_LOG_REG_2   (PCI_ERPT_U + JBC_ERR_JBCINT_IN_TRANS_ERR_LOG_REG_2)
#define PCIERPT_JBCINT_OUT_TRANS_ERR_LOG        (PCI_ERPT_U + JBC_ERR_JBCINT_OUT_TRANS_ERR_LOG)
#define PCIERPT_JBCINT_OUT_TRANS_ERR_LOG_REG_2  (PCI_ERPT_U + JBC_ERR_JBCINT_OUT_TRANS_ERR_LOG_REG_2)
#define PCIERPT_DMCINT_ODCD_ERR_LOG     (PCI_ERPT_U + JBC_ERR_DMCINT_ODCD_ERR_LOG)
#define PCIERPT_DMCINT_IDC_ERR_LOG      (PCI_ERPT_U + JBC_ERR_DMCINT_IDC_ERR_LOG)
#define PCIERPT_CSR_ERR_LOG     (PCI_ERPT_U + JBC_ERR_CSR_ERR_LOG)
#define PCIERPT_FATAL_ERR_LOG_REG_1     (PCI_ERPT_U + JBC_ERR_FATAL_ERR_LOG_REG_1)
#define PCIERPT_FATAL_ERR_LOG_REG_2     (PCI_ERPT_U + JBC_ERR_FATAL_ERR_LOG_REG_2)
#define PCIERPT_REPORT_TYPE_62  (PCI_ERPT_U + PCIE_ERR_REPORT_TYPE_62)
#define PCIERPT_MULTI_CORE_ERR_STATUS   (PCI_ERPT_U + PCIE_ERR_MULTI_CORE_ERR_STATUS)
#define PCIERPT_DMC_CORE_AND_BLOCK_ERR_STATUS   (PCI_ERPT_U + PCIE_ERR_DMC_CORE_AND_BLOCK_ERR_STATUS)
#define PCIERPT_IMU_INTERRUPT_ENABLE    (PCI_ERPT_U + PCIE_ERR_IMU_INTERRUPT_ENABLE)
#define PCIERPT_IMU_ERR_LOG_ENABLE      (PCI_ERPT_U + PCIE_ERR_IMU_ERR_LOG_ENABLE)
#define PCIERPT_IMU_ENABLED_ERR_STATUS  (PCI_ERPT_U + PCIE_ERR_IMU_ENABLED_ERR_STATUS)
#define PCIERPT_IMU_ERR_STATUS_SET      (PCI_ERPT_U + PCIE_ERR_IMU_ERR_STATUS_SET)
#define PCIERPT_IMU_SCS_ERR_LOG (PCI_ERPT_U + PCIE_ERR_IMU_SCS_ERR_LOG)
#define PCIERPT_IMU_EQS_ERR_LOG (PCI_ERPT_U + PCIE_ERR_IMU_EQS_ERR_LOG)
#define PCIERPT_IMU_RDS_ERR_LOG (PCI_ERPT_U + PCIE_ERR_IMU_RDS_ERR_LOG)
#define PCIERPT_MMU_ERR_LOG_ENABLE      (PCI_ERPT_U + PCIE_ERR_MMU_ERR_LOG_ENABLE)
#define PCIERPT_MMU_INTR_ENABLE (PCI_ERPT_U + PCIE_ERR_MMU_INTR_ENABLE)
#define PCIERPT_MMU_INTR_STATUS (PCI_ERPT_U + PCIE_ERR_MMU_INTR_STATUS)
#define PCIERPT_MMU_ERR_STATUS_SET      (PCI_ERPT_U + PCIE_ERR_MMU_ERR_STATUS_SET)
#define PCIERPT_MMU_TRANSLATION_FAULT_ADDRESS   (PCI_ERPT_U + PCIE_ERR_MMU_TRANSLATION_FAULT_ADDRESS)
#define PCIERPT_MMU_TRANSLATION_FAULT_STATUS    (PCI_ERPT_U + PCIE_ERR_MMU_TRANSLATION_FAULT_STATUS)
#define PCIERPT_PEC_CORE_AND_BLOCK_INTR_STATUS  (PCI_ERPT_U + PCIE_ERR_PEC_CORE_AND_BLOCK_INTR_STATUS)
#define PCIERPT_ILU_ERR_LOG_ENABLE      (PCI_ERPT_U + PCIE_ERR_ILU_ERR_LOG_ENABLE)
#define PCIERPT_ILU_INTR_ENABLE (PCI_ERPT_U + PCIE_ERR_ILU_INTR_ENABLE)
#define PCIERPT_ILU_INTR_STATUS (PCI_ERPT_U + PCIE_ERR_ILU_INTR_STATUS)
#define PCIERPT_ILU_ERR_STATUS_SET      (PCI_ERPT_U + PCIE_ERR_ILU_ERR_STATUS_SET)
#define PCIERPT_TLU_UE_LOG_ENABLE       (PCI_ERPT_U + PCIE_ERR_TLU_UE_LOG_ENABLE)
#define PCIERPT_TLU_UE_INTR_ENABLE      (PCI_ERPT_U + PCIE_ERR_TLU_UE_INTR_ENABLE)
#define PCIERPT_TLU_UE_STATUS           (PCI_ERPT_U + PCIE_ERR_TLU_UE_STATUS)
#define PCIERPT_TLU_UE_STATUS_SET       (PCI_ERPT_U + PCIE_ERR_TLU_UE_STATUS_SET)
#define PCIERPT_TLU_CE_LOG_ENABLE       (PCI_ERPT_U + PCIE_ERR_TLU_CE_LOG_ENABLE)
#define PCIERPT_TLU_CE_INTERRUPT_ENABLE (PCI_ERPT_U + PCIE_ERR_TLU_CE_INTERRUPT_ENABLE)
#define PCIERPT_TLU_CE_INTR_STATUS      (PCI_ERPT_U + PCIE_ERR_TLU_CE_INTR_STATUS)
#define PCIERPT_TLU_CE_STATUS           (PCI_ERPT_U + PCIE_ERR_TLU_CE_STATUS)
#define PCIERPT_TLU_RCV_UE_ERR_HDR1_LOG (PCI_ERPT_U + PCIE_ERR_TLU_RCV_UE_ERR_HDR1_LOG)
#define PCIERPT_TLU_RCV_UE_ERR_HDR2_LOG (PCI_ERPT_U + PCIE_ERR_TLU_RCV_UE_ERR_HDR2_LOG)
#define PCIERPT_TLU_TRANS_UE_ERR_HDR1_LOG       (PCI_ERPT_U + PCIE_ERR_TLU_TRANS_UE_ERR_HDR1_LOG)
#define PCIERPT_TLU_TRANS_UE_ERR_HDR2_LOG       (PCI_ERPT_U + PCIE_ERR_TLU_TRANS_UE_ERR_HDR2_LOG)
#define PCIERPT_LPU_PHY_LAYER_INTR_AND_STATUS   (PCI_ERPT_U + PCIE_ERR_LPU_PHY_LAYER_INTR_AND_STATUS)
#define PCIERPT_TLU_OTHER_EVENT_LOG_ENABLE      (PCI_ERPT_U + PCIE_ERR_TLU_OTHER_EVENT_LOG_ENABLE)
#define PCIERPT_TLU_OTHER_EVENT_INTR_ENABLE     (PCI_ERPT_U + PCIE_ERR_TLU_OTHER_EVENT_INTR_ENABLE)
#define PCIERPT_TLU_OTHER_EVENT_INTR_STATUS     (PCI_ERPT_U + PCIE_ERR_TLU_OTHER_EVENT_INTR_STATUS)
#define PCIERPT_TLU_OTHER_EVENT_STATUS_SET      (PCI_ERPT_U + PCIE_ERR_TLU_OTHER_EVENT_STATUS_SET)
#define PCIERPT_TLU_RCV_OTHER_EVENT_HDR1_LOG    (PCI_ERPT_U + PCIE_ERR_TLU_RCV_OTHER_EVENT_HDR1_LOG)
#define PCIERPT_TLU_RCV_OTHER_EVENT_HDR2_LOG    (PCI_ERPT_U + PCIE_ERR_TLU_RCV_OTHER_EVENT_HDR2_LOG)
#define PCIERPT_TLU_TRANS_OTHER_EVENT_HDR1_LOG  (PCI_ERPT_U + PCIE_ERR_TLU_TRANS_OTHER_EVENT_HDR1_LOG)
#define PCIERPT_TLU_TRANS_OTHER_EVENT_HDR2_LOG  (PCI_ERPT_U + PCIE_ERR_TLU_TRANS_OTHER_EVENT_HDR2_LOG)
#define PCIERPT_LPU_LINK_LAYER_INTR_AND_STATUS  (PCI_ERPT_U + PCIE_ERR_LPU_LINK_LAYER_INTR_AND_STATUS)
#define PCIERPT_LPU_INTR_STATUS (PCI_ERPT_U + PCIE_ERR_LPU_INTR_STATUS)
#define PCIERPT_LPU_LINK_PERF_COUNTER2  (PCI_ERPT_U + PCIE_ERR_LPU_LINK_PERF_COUNTER2)
#define PCIERPT_LPU_LINK_PERF_COUNTER1  (PCI_ERPT_U + PCIE_ERR_LPU_LINK_PERF_COUNTER1)
#define PCIERPT_LPU_LINK_LAYER_INTERRUPT_AND_STATUS     (PCI_ERPT_U + PCIE_ERR_LPU_LINK_LAYER_INTERRUPT_AND_STATUS)
#define PCIERPT_LPU_PHY_ERR_INT                 (PCI_ERPT_U + PCIE_ERR_LPU_PHY_ERR_INT)
#define PCIERPT_LPU_LTSSM_STATUS        (PCI_ERPT_U + PCIE_ERR_LPU_LTSSM_STATUS)
#define PCIERPT_LPU_TX_PHY_INT          (PCI_ERPT_U + PCIE_ERR_LPU_TX_PHY_INT)
#define PCIERPT_LPU_RX_PHY_INT          (PCI_ERPT_U + PCIE_ERR_LPU_RX_PHY_INT)
#define PCIERPT_LPU_GB_PHY_INT          (PCI_ERPT_U + PCIE_ERR_LPU_GB_PHY_INT)
#define PCIERPT_DIAGBUF (PCI_ERPT_U + PCIE_ERR_DIAGBUF)
#define LDC_CONSPKT_SIZE 0x40
#define LDC_CONS_TYPE 0x0
#define LDC_CONS_SIZE 0x1
#define LDC_CONS_CTRL_MSG 0x4
#define LDC_CONS_PAYLOAD 0x8
#define LDC_CONS_PAYLOAD_INCR 0x1
#define CONSOLE_SIZE 0x248
#define CONS_TYPE 0x0
#define CONS_UARTBASE 0x18
#define CONS_STATUS 0x20
#define CONS_ENDPT 0x28
#define CONS_INHEAD 0x30
#define CONS_INTAIL 0x38
#define CONS_VINTR_MAPREG 0x40
#define CONS_INBUF 0x48
#define CONS_INBUF_INCR 0x8
#define HVDISK_SIZE 0x10
#define DISK_PA 0x0
#define DISK_SIZE 0x8
#define SNET_INFO_SIZE 0x10
#define SNET_PA 0x0
#define SNET_INO 0x8
#define LDC_ENDPOINT_SIZE 0x110
#define LDC_IS_LIVE 0x1
#define LDC_IS_PRIVATE 0x2
#define LDC_IS_SVC_ID 0x3
#define LDC_RX_UPDATED 0x4
#define LDC_TXQ_FULL 0x5
#define LDC_TX_QBASE_RA 0x8
#define LDC_TX_QBASE_PA 0x10
#define LDC_TX_QSIZE 0x18
#define LDC_TX_QHEAD 0x20
#define LDC_TX_QTAIL 0x24
#define LDC_TX_CB 0x28
#define LDC_TX_CBARG 0x30
#define LDC_TX_MAPREG 0x38
#define LDC_RX_QBASE_RA 0x60
#define LDC_RX_QBASE_PA 0x68
#define LDC_RX_QSIZE 0x70
#define LDC_RX_QHEAD 0x78
#define LDC_RX_QTAIL 0x7c
#define LDC_RX_CB 0x80
#define LDC_RX_CBARG 0x88
#define LDC_RX_MAPREG 0x90
#define LDC_RX_VINTR_COOKIE 0xb8
#define LDC_TARGET_TYPE 0xc0
#define LDC_TARGET_GUEST 0xc8
#define LDC_TARGET_CHANNEL 0xd0
#define LDC_MAP_TABLE_RA 0xd8
#define LDC_MAP_TABLE_PA 0xe0
#define LDC_MAP_TABLE_NENTRIES 0xe8
#define LDC_MAP_TABLE_SZ 0xf0
#define VERSION_SIZE 0x10
#define VERSION_NUM 0x0
#define VERSION_PTR 0x8
#define VERSION_MAJOR           (VERSION_NUM+MAJOR_OFF)
#define VERSION_MINOR           (VERSION_NUM+MINOR_OFF)
#define LDC_MAPREG_SIZE 0x28
#define LDC_MAPREG_STATE 0x0
#define LDC_MAPREG_VALID 0x4
#define LDC_MAPREG_INO 0x8
#define LDC_MAPREG_CPUP 0x10
#define LDC_MAPREG_COOKIE 0x18
#define LDC_MAPREG_ENDPOINT 0x20
#define WATCHDOG_TICKS 0x0
#define LDC_I2E_SIZE 0x10
#define LDC_I2E_ENDPOINT 0x0
#define LDC_I2E_MAPREG 0x8
#define SP_LDC_ENDPOINT_SIZE 0xe8
#define SP_LDC_IS_LIVE 0x1
#define SP_LDC_TARGET_TYPE 0x2
#define SP_LDC_TX_QD_PA 0x8
#define SP_LDC_RX_QD_PA 0x10
#define SP_LDC_TARGET_GUEST 0x18
#define SP_LDC_TARGET_CHANNEL 0x20
#define SP_LDC_TX_LOCK 0x28
#define SP_LDC_RX_LOCK 0x30
#define SP_LDC_TX_SCR_TXHEAD 0x38
#define SP_LDC_TX_SCR_TXTAIL 0x3c
#define SP_LDC_TX_SCR_TXSIZE 0x40
#define SP_LDC_TX_SCR_TX_QPA 0x48
#define SP_LDC_TX_SCR_RXHEAD 0x50
#define SP_LDC_TX_SCR_RXTAIL 0x54
#define SP_LDC_TX_SCR_RXSIZE 0x58
#define SP_LDC_TX_SCR_RX_QPA 0x60
#define SP_LDC_TX_SCR_TARGET 0x68
#define SP_LDC_RX_SCR_TXHEAD 0x70
#define SP_LDC_RX_SCR_TXTAIL 0x74
#define SP_LDC_RX_SCR_TXSIZE 0x78
#define SP_LDC_RX_SCR_TX_QPA 0x80
#define SP_LDC_RX_SCR_RXHEAD 0x88
#define SP_LDC_RX_SCR_RXTAIL 0x8c
#define SP_LDC_RX_SCR_RXSIZE 0x90
#define SP_LDC_RX_SCR_RX_QPA 0x98
#define SP_LDC_RX_SCR_TARGET 0xa0
#define SP_LDC_RX_SCR_PKT 0xa8
#define SRAM_LDC_QENTRY_SIZE 0x40
#define SRAM_LDC_PKT_DATA 0x0
#define SRAM_LDC_PKT_DATA_INCR 0x8
#define SRAM_LDC_QD_SIZE 0x140
#define SRAM_LDC_QUEUE 0x0
#define SRAM_LDC_QUEUE_INCR 0x40
#define SRAM_LDC_HEAD 0x100
#define SRAM_LDC_TAIL 0x101
#define SRAM_LDC_STATE 0x102
#define SRAM_LDC_STATE_UPDATED 0x103
#define SRAM_LDC_STATE_NOTIFY 0x104
#define SRAM_LDC_PADDING 0x105
#define SRAM_LDC_PADDING_INCR 0x1
#define LDC_MAPIN_SIZE 0x30
#define LDC_MI_PA 0x0
#define LDC_MI_MMU_MAP 0x8
#define LDC_MI_IO_VA 0x10
#define LDC_MI_VA 0x18
#define LDC_MI_VA_CTX 0x20
#define LDC_MI_LOCAL_ENDPOINT 0x22
#define LDC_MI_PG_SIZE 0x24
#define LDC_MI_PERMS 0x25
#define LDC_MI_MAP_TABLE_IDX 0x28
#define GUEST_CONS_QUEUES_SIZE 0x4000
#define GUEST_CONS_RXQ 0x0
#define GUEST_CONS_RXQ_INCR 0x1
#define GUEST_CONS_TXQ 0x2000
#define GUEST_CONS_TXQ_INCR 0x1
#define LDC_MI_NEXT_IDX 0       /* clobber 1st word when free */
#define MIE_VA_MMU_SHIFT        0
#define MIE_RA_MMU_SHIFT        8
#define MIE_IO_MMU_SHIFT        16
#define LDC_MI_VA_MMU_MAP       (LDC_MI_MMU_MAP + 7)
#define LDC_MI_RA_MMU_MAP       (LDC_MI_MMU_MAP + 6)
#define LDC_MI_IO_MMU_MAP       (LDC_MI_MMU_MAP + 5)
#define RA2PA_SEGMENT_SIZE 0x20
#define RA2PA_SEGMENT_BASE 0x0
#define RA2PA_SEGMENT_LIMIT 0x8
#define RA2PA_SEGMENT_OFFSET 0x10
#define RA2PA_SEGMENT_FLAGS 0x18
#define GUEST_SIZE 0x45820
#define GUEST_GID 0x0
#define GUEST_CONFIGP 0x8
#define GUEST_STATE 0x10
#define GUEST_STATE_LOCK 0x18
#define GUEST_SOFT_STATE 0x20
#define GUEST_SOFT_STATE_STR 0x21
#define GUEST_SOFT_STATE_STR_INCR 0x1
#define GUEST_SOFT_STATE_LOCK 0x48
#define GUEST_REAL_BASE 0x50
#define GUEST_RA2PA_SEGMENT 0x68
#define GUEST_RA2PA_SEGMENT_INCR 0x20
#define GUEST_LDC_MAPIN_BASERA 0x868
#define GUEST_LDC_MAPIN_SIZE 0x870
#define GUEST_PERM_MAPPINGS_LOCK 0x878
#define GUEST_PERM_MAPPINGS 0x880
#define GUEST_PERM_MAPPINGS_INCR 0x20
#define GUEST_CONSOLE 0x980
#define GUEST_TOD_OFFSET 0xbc8
#define GUEST_TTRACE_FRZ 0xbd0
#define GUEST_VCPUS 0xbd8
#define GUEST_VCPUS_INCR 0x8
#define GUEST_MAUS 0xcd8
#define GUEST_MAUS_INCR 0x8
#define GUEST_API_GROUPS 0xd68
#define GUEST_API_GROUPS_INCR 0x10
#define GUEST_HCALL_TABLE 0xe28
#define GUEST_DEV2INST 0xe30
#define GUEST_DEV2INST_INCR 0x1
#define GUEST_VINO2INST 0xe50
#define GUEST_VDEV_STATE 0x1650
#define GUEST_MD_PA 0x2660
#define GUEST_MD_SIZE 0x2668
#define GUEST_DUMPBUF_PA 0x2670
#define GUEST_DUMPBUF_RA 0x2678
#define GUEST_DUMPBUF_SIZE 0x2680
#define GUEST_ENTRY 0x2688
#define GUEST_ROM_BASE 0x2690
#define GUEST_ROM_SIZE 0x2698
#define GUEST_PERFREG_ACCESSIBLE 0x26a0
#define GUEST_DIAGPRIV 0x26a8
#define GUEST_RESET_REASON 0x26b0
#define GUEST_WATCHDOG 0x26c8
#define GUEST_DISK 0x26d0
#define GUEST_SNET 0x26e0
#define GUEST_LDC_MAX_CHANNEL_IDX 0x26f0
#define GUEST_LDC_MAPIN_FREE_IDX 0x26f8
#define GUEST_LDC_ENDPOINT 0x2700
#define GUEST_LDC_ENDPOINT_INCR 0x110
#define GUEST_LDC_MAPIN 0x13700
#define GUEST_LDC_MAPIN_INCR 0x30
#define GUEST_LDC_I2E 0x43700
#define GUEST_LDC_I2E_INCR 0x10
#define GUEST_ASYNC_BUSY 0x45788
#define GUEST_ASYNC_BUSY_INCR 0x1
#define GUEST_ASYNC_LOCK 0x45790
#define GUEST_ASYNC_LOCK_INCR 0x8
#define GUEST_ASYNC_BUF 0x457b0
#define GUEST_ASYNC_BUF_INCR 0x8
#define GUEST_START_STICK 0x457f0
#define GUEST_UTIL 0x457f8
#define GUEST_UTIL_SIZE 0x10
#define GUTIL_STICK_LAST 0x0
#define GUTIL_STOPPED_CYCLES 0x8
#define HVCTL_RES_STATUS_SIZE 0x38
#define HVCTL_RES_STATUS_RES 0x0
#define HVCTL_RES_STATUS_RESID 0x4
#define HVCTL_RES_STATUS_INFOID 0x8
#define HVCTL_RES_STATUS_CODE 0xc
#define HVCTL_RES_STATUS_DATA 0x10
#define HVCTL_RES_STATUS_DATA_INCR 0x1
#define RS_GUEST_SOFT_STATE_SIZE 0x21
#define RS_GUEST_SOFT_STATE 0x0
#define RS_GUEST_SOFT_STATE_STR 0x1
#define RS_GUEST_SOFT_STATE_STR_INCR 0x1
#define DEVOPSVEC_SIZE 0x180
#define DEVOPSVEC_DEVINO2VINO 0x0
#define DEVOPSVEC_MONDO_RECEIVE 0x8
#define DEVOPSVEC_GETVALID 0x10
#define DEVOPSVEC_SETVALID 0x18
#define DEVOPSVEC_GETSTATE 0x20
#define DEVOPSVEC_SETSTATE 0x28
#define DEVOPSVEC_GETTARGET 0x30
#define DEVOPSVEC_SETTARGET 0x38
#define DEVOPSVEC_MAP 0x40
#define DEVOPSVEC_MAP_V2 0x48
#define DEVOPSVEC_GETMAP 0x50
#define DEVOPSVEC_GETMAP_V2 0x58
#define DEVOPSVEC_UNMAP 0x60
#define DEVOPSVEC_GETBYPASS 0x68
#define DEVOPSVEC_CONFIGGET 0x70
#define DEVOPSVEC_CONFIGPUT 0x78
#define DEVOPSVEC_IOPEEK 0x80
#define DEVOPSVEC_IOPOKE 0x88
#define DEVOPSVEC_DMASYNC 0x90
#define DEVOPSVEC_MSIQ_CONF 0x98
#define DEVOPSVEC_MSIQ_INFO 0xa0
#define DEVOPSVEC_MSIQ_GETVALID 0xa8
#define DEVOPSVEC_MSIQ_SETVALID 0xb0
#define DEVOPSVEC_MSIQ_GETSTATE 0xb8
#define DEVOPSVEC_MSIQ_SETSTATE 0xc0
#define DEVOPSVEC_MSIQ_GETHEAD 0xc8
#define DEVOPSVEC_MSIQ_SETHEAD 0xd0
#define DEVOPSVEC_MSIQ_GETTAIL 0xd8
#define DEVOPSVEC_MSI_GETVALID 0xe0
#define DEVOPSVEC_MSI_SETVALID 0xe8
#define DEVOPSVEC_MSI_GETSTATE 0xf0
#define DEVOPSVEC_MSI_SETSTATE 0xf8
#define DEVOPSVEC_MSI_GETMSIQ 0x100
#define DEVOPSVEC_MSI_SETMSIQ 0x108
#define DEVOPSVEC_MSI_MSG_GETMSIQ 0x110
#define DEVOPSVEC_MSI_MSG_SETMSIQ 0x118
#define DEVOPSVEC_MSI_MSG_GETVALID 0x120
#define DEVOPSVEC_MSI_MSG_SETVALID 0x128
#define DEVOPSVEC_GETPERFREG 0x130
#define DEVOPSVEC_SETPERFREG 0x138
#define DEVOPSVEC_VGETCOOKIE 0x140
#define DEVOPSVEC_VSETCOOKIE 0x148
#define DEVOPSVEC_VGETVALID 0x150
#define DEVOPSVEC_VSETVALID 0x158
#define DEVOPSVEC_VGETTARGET 0x160
#define DEVOPSVEC_VSETTARGET 0x168
#define DEVOPSVEC_VGETSTATE 0x170
#define DEVOPSVEC_VSETSTATE 0x178
#define VINO2INST_SIZE 0x800
#define VINO2INST_VINO 0x0
#define VINO2INST_VINO_INCR 0x1
#define FIRE_COOKIE_SIZE 0x510
#define FIRE_COOKIE_HANDLE 0x0
#define FIRE_COOKIE_JBUS 0x8
#define FIRE_COOKIE_PCIE 0x10
#define FIRE_COOKIE_CFG 0x18
#define FIRE_COOKIE_PERFREGS 0x30
#define FIRE_COOKIE_EQCTLSET 0x38
#define FIRE_COOKIE_EQCTLCLR 0x40
#define FIRE_COOKIE_EQSTATE 0x48
#define FIRE_COOKIE_EQTAIL 0x50
#define FIRE_COOKIE_EQHEAD 0x58
#define FIRE_COOKIE_MSIMAP 0x60
#define FIRE_COOKIE_MSICLR 0x68
#define FIRE_COOKIE_MSGMAP 0x70
#define FIRE_COOKIE_MMU 0x78
#define FIRE_COOKIE_INTCLR 0x80
#define FIRE_COOKIE_INTMAP 0x88
#define FIRE_COOKIE_INTMAP_OTHER 0x90
#define FIRE_COOKIE_VIRTUAL_INTMAP 0x98
#define FIRE_COOKIE_EXTRACFGRDADDRPA 0xa0
#define FIRE_COOKIE_ERR_LOCK 0xa8
#define FIRE_COOKIE_ERR_LOCK_COUNTER 0xb0
#define FIRE_COOKIE_OE_STATUS 0xb8
#define FIRE_COOKIE_JBI_SIG_ENABLE 0xc0
#define FIRE_COOKIE_INOMAX 0xc8
#define FIRE_COOKIE_VINO 0xca
#define FIRE_COOKIE_IOTSB 0xd0
#define FIRE_COOKIE_MSIEQBASE 0xd8
#define FIRE_COOKIE_MSICOOKIE 0xe0
#define FIRE_COOKIE_ERRCOOKIE 0xe8
#define FIRE_COOKIE_JBC_ERPT 0xf0
#define FIRE_COOKIE_PCIE_ERPT 0x2f8
#define FIRE_COOKIE_BLACKLIST 0x500
#define FIRE_MSIEQ_SIZE 0x28
#define FIRE_MSIEQ_EQMASK 0x0
#define FIRE_MSIEQ_BASE 0x8
#define FIRE_MSIEQ_GUEST 0x10
#define FIRE_MSIEQ_WORD0 0x18
#define FIRE_MSIEQ_WORD1 0x20
#define FIRE_MSI_COOKIE_SIZE 0x30
#define FIRE_MSI_COOKIE_FIRE 0x0
#define FIRE_MSI_COOKIE_EQ 0x8
#define FIRE_MSI_COOKIE_EQ_INCR 0x28
#define FIRE_ERR_COOKIE_SIZE 0x18
#define FIRE_ERR_COOKIE_FIRE 0x0
#define FIRE_ERR_COOKIE_STATE 0x8
#define FIRE_ERR_COOKIE_STATE_INCR 0x8
#define FIRE_A_BASE0    (GUEST_FIRE+(0*FIRE_SIZE)+FIRE_BASE0)
#define FIRE_A_SIZE0    (GUEST_FIRE+(0*FIRE_SIZE)+FIRE_SIZE0)
#define FIRE_A_OFFSET0  (GUEST_FIRE+(0*FIRE_SIZE)+FIRE_OFFSET0)
#define FIRE_B_BASE0    (GUEST_FIRE+(1*FIRE_SIZE)+FIRE_BASE0)
#define FIRE_B_SIZE0    (GUEST_FIRE+(1*FIRE_SIZE)+FIRE_SIZE0)
#define FIRE_B_OFFSET0  (GUEST_FIRE+(1*FIRE_SIZE)+FIRE_OFFSET0)
#define FIRE_A_BASE1    (GUEST_FIRE+(0*FIRE_SIZE)+FIRE_BASE1)
#define FIRE_A_SIZE1    (GUEST_FIRE+(0*FIRE_SIZE)+FIRE_SIZE1)
#define FIRE_A_OFFSET1  (GUEST_FIRE+(0*FIRE_SIZE)+FIRE_OFFSET1)
#define FIRE_B_BASE1    (GUEST_FIRE+(1*FIRE_SIZE)+FIRE_BASE1)
#define FIRE_B_SIZE1    (GUEST_FIRE+(1*FIRE_SIZE)+FIRE_SIZE1)
#define FIRE_B_OFFSET1  (GUEST_FIRE+(1*FIRE_SIZE)+FIRE_OFFSET1)
#define VDEV_STATE_SIZE 0x1010
#define VDEV_STATE_HANDLE 0x0
#define VDEV_STATE_MAPREG 0x8
#define VDEV_STATE_MAPREG_INCR 0x40
#define VDEV_STATE_INOMAX 0x1008
#define VDEV_STATE_VINOBASE 0x100a
#define SVC_LINK_SIZE 0x0
#define SVC_LINK_PA 0x8
#define SVC_LINK_NEXT 0x10
#define SVC_CALLBACK_RX 0x0
#define SVC_CALLBACK_TX 0x8
#define SVC_CALLBACK_COOKIE 0x10
#define SVC_CTRL_SIZE 0x80
#define SVC_CTRL_XID 0x0
#define SVC_CTRL_SID 0x4
#define SVC_CTRL_INO 0x8
#define SVC_CTRL_MTU 0xc
#define SVC_CTRL_CONFIG 0x10
#define SVC_CTRL_STATE 0x14
#define SVC_CTRL_COUNT 0x18
#define SVC_CTRL_DSTATE 0x1c
#define SVC_CTRL_LOCK 0x20
#define SVC_CTRL_INTR_COOKIE 0x28
#define SVC_CTRL_CALLBACK 0x30
#define SVC_CTRL_LINK 0x48
#define SVC_CTRL_RECV 0x50
#define SVC_CTRL_SEND 0x68
#define HV_SVC_DATA_SIZE 0x4e0
#define HV_SVC_DATA_RXBASE 0x0
#define HV_SVC_DATA_TXBASE 0x8
#define HV_SVC_DATA_RXCHANNEL 0x10
#define HV_SVC_DATA_TXCHANNEL 0x18
#define HV_SVC_DATA_SCR 0x20
#define HV_SVC_DATA_SCR_INCR 0x8
#define HV_SVC_DATA_NUM_SVCS 0x30
#define HV_SVC_DATA_SENDBUSY 0x34
#define HV_SVC_DATA_SENDH 0x38
#define HV_SVC_DATA_SENDT 0x40
#define HV_SVC_DATA_SENDDH 0x48
#define HV_SVC_DATA_SENDDT 0x50
#define HV_SVC_DATA_LOCK 0x58
#define HV_SVC_DATA_SVC 0x60
#define HV_SVC_DATA_SVC_INCR 0x80
#define SVC_PKT_SIZE 0x8
#define SVC_PKT_XID 0x0
#define SVC_PKT_SUM 0x4
#define SVC_PKT_SID 0x6
#define MAPREG_SIZE 0x40
#define MAPREG_SHIFT 0x6
#define MAPREG_STATE 0x0
#define MAPREG_VALID 0x1
#define MAPREG_PCPU 0x2
#define MAPREG_VCPU 0x4
#define MAPREG_INO 0x6
#define MAPREG_DATA0 0x8
#define MAPREG_DEVCOOKIE 0x10
#define MAPREG_GETSTATE 0x18
#define MAPREG_SETSTATE 0x20
#define DTHDR_SIZE 0x10
#define DTHDR_VER 0x0
#define DTHDR_NODESZ 0x4
#define DTHDR_NAMES 0x8
#define DTHDR_DATA 0xc
#define DTNODE_SIZE 0x10
#define DTNODE_TAG 0x0
#define DTNODE_DATA 0x8
#define TRAPGLOBALS_SIZE 0x40
#define TRAPGLOBALS_SHIFT 0x6
#define G 0x0
#define G_INCR 0x8
#define TRAPSTATE_SIZE 0x28
#define TRAPSTATE_HTSTATE 0x0
#define TRAPSTATE_TSTATE 0x8
#define TRAPSTATE_TT 0x10
#define TRAPSTATE_TPC 0x18
#define TRAPSTATE_TNPC 0x20
#define DBGERROR_PAYLOAD_SIZE 0x1f8
#define DBGERROR_DATA 0x0
#define DBGERROR_DATA_INCR 0x8
#define DBGERROR_SIZE 0x200
#define DBGERROR_ERROR_SVCH 0x0
#define DBGERROR_PAYLOAD 0x8
#define DEVINST_SIZE 0x10
#define DEVINST_SIZE_SHIFT 0x4
#define DEVINST_COOKIE 0x0
#define DEVINST_OPS 0x8
#define ERPT_SVC_PKT_SIZE 0x10
#define ERPT_PKT_ADDR 0x0
#define ERPT_PKT_SIZE 0x8
#define WAY_SIZE 0x88
#define L2_SIZE 0x6b0
#define L2_VDBITS 0x0
#define L2_UABITS 0x8
#define L2_WAYS 0x10
#define L2_WAYS_INCR 0x88
#define L2_DRAM_CONTENTS 0x670
#define L2_DRAM_CONTENTS_INCR 0x8
#define DRAM_CONTENTS(n) (L2_DRAM_CONTENTS + (n * L2_DRAM_CONTENTS_INCR))
#define TLB_SIZE 0x10
#define TLB_TAG 0x0
#define TLB_DATA 0x8
#define ICACHE_WAY_SIZE 0x48
#define ICACHE_TAG 0x0
#define ICACHE_DIAG_DATA 0x8
#define ICACHE_DIAG_DATA_INCR 0x8
#define ICACHE_SIZE 0x128
#define ICACHE_LSU_DIAG_REG 0x0
#define ICACHE_WAY 0x8
#define ICACHE_WAY_INCR 0x48
#define DCACHE_WAY_SIZE 0x18
#define DCACHE_TAG 0x0
#define DCACHE_DATA 0x8
#define DCACHE_DATA_INCR 0x8
#define DCACHE_SIZE 0x68
#define DCACHE_LSU_DIAG_REG 0x0
#define DCACHE_WAY 0x8
#define DCACHE_WAY_INCR 0x18
#define DRAM_SIZE 0x6b8
#define DRAM_DISPOSITION 0x6b0
#define JS_SIZE 0x90
#define JS_JBI_ERR_CONFIG 0x0
#define JS_JBI_ERR_OVF 0x8
#define JS_JBI_LOG_ENB 0x10
#define JS_JBI_SIG_ENB 0x18
#define JS_JBI_LOG_ADDR 0x20
#define JS_JBI_LOG_DATA0 0x28
#define JS_JBI_LOG_DATA1 0x30
#define JS_JBI_LOG_CTRL 0x38
#define JS_JBI_LOG_PAR 0x40
#define JS_JBI_LOG_NACK 0x48
#define JS_JBI_LOG_ARB 0x50
#define JS_JBI_L2_TIMEOUT 0x58
#define JS_JBI_ARB_TIMEOUT 0x60
#define JS_JBI_TRANS_TIMEOUT 0x68
#define JS_JBI_MEMSIZE 0x70
#define JS_JBI_ERR_INJECT 0x78
#define JS_SSI_TIMEOUT 0x80
#define JS_SSI_LOG 0x88
#define DIAG_BUF_SIZE 0x6b8
#define DIAG_BUF_L2_INFO 0x0
#define DIAG_BUF_DTLB 0x0
#define DIAG_BUF_DTLB_INCR 0x10
#define DIAG_BUF_ITLB 0x0
#define DIAG_BUF_ITLB_INCR 0x10
#define DIAG_BUF_ICACHE 0x0
#define DIAG_BUF_DCACHE 0x0
#define DIAG_BUF_DRAM_INFO 0x0
#define DIAG_BUF_REG_INFO 0x0
#define MAU_QUEUE_SIZE 0x50
#define MQ_LOCK 0x0
#define MQ_STATE 0x8
#define MQ_BUSY 0xc
#define MQ_BASE 0x10
#define MQ_BASE_RA 0x18
#define MQ_END 0x20
#define MQ_HEAD 0x28
#define MQ_HEAD_MARKER 0x30
#define MQ_TAIL 0x38
#define MQ_NENTRIES 0x40
#define MQ_CPU_PID 0x48
#define NCS_HVDESC_SIZE 0x40
#define NCS_HVDESC_SHIFT 0x6
#define NHD_STATE 0x0
#define NHD_TYPE 0x8
#define NHD_REGS 0x10
#define NHD_ERRSTATUS 0x30
#define MA_REGS_SIZE 0x20
#define MR_CTL 0x0
#define MR_MPA 0x8
#define MR_MA 0x10
#define MR_NP 0x18
#define NCS_QCONF_ARG_SIZE 0x20
#define NQ_MID 0x0
#define NQ_BASE 0x8
#define NQ_END 0x10
#define NQ_NENTRIES 0x18
#define NCS_QTAIL_UPDATE_ARG_SIZE 0x18
#define NU_MID 0x0
#define NU_TAIL 0x8
#define NU_SYNCFLAG 0x10
#define CRYPTO_INTR_SIZE 0x18
#define CI_COOKIE 0x0
#define CI_ACTIVE 0x8
#define CI_DATA 0x10
#define SVCCN_PKT_SIZE 0x3
#define SVCCN_PKT_TYPE 0x0
#define SVCCN_PKT_LEN 0x1
#define SVCCN_PKT_DATA 0x2
#define SVCCN_PKT_DATA_INCR 0x1
#define VBSC_CTRL_PKT_SIZE 0x20
#define VBSC_PKT_CMD 0x0
#define VBSC_PKT_ARG0 0x8
#define VBSC_PKT_ARG1 0x10
#define VBSC_PKT_ARG2 0x18
#define CB_SIZE 0x20
#define CB_TICK 0x0
#define CB_HANDLER 0x8
#define CB_ARG0 0x10
#define CB_ARG1 0x18
#define CY_SIZE 0x248
#define CY_T0 0x0
#define CY_CB 0x8
#define CY_CB_INCR 0x20
#define CY_TICK 0x228
#define CY_HANDLER 0x230
#define CY_ARG0 0x238
#define CY_ARG1 0x240
#define STRAND_CY_T0            (STRAND_CYCLIC + CY_T0)
#define STRAND_CY_CB            (STRAND_CYCLIC + CY_CB)
#define STRAND_CY_TICK          (STRAND_CYCLIC + CY_TICK)
#define STRAND_CY_HANDLER       (STRAND_CYCLIC + CY_HANDLER)
#define STRAND_CY_ARG0          (STRAND_CYCLIC + CY_ARG0)
#define STRAND_CY_ARG1          (STRAND_CYCLIC + CY_ARG1)
#define STRAND_CY_CB_TICK       (STRAND_CYCLIC + CY_CB + CB_TICK)
#define STRAND_CY_CB_HANDLER    (STRAND_CYCLIC + CY_CB + CB_HANDLER)
#define STRAND_CY_CB_ARG0       (STRAND_CYCLIC + CY_CB + CB_ARG0)
#define STRAND_CY_CB_ARG1       (STRAND_CYCLIC + CY_CB + CB_ARG1)
#define CB_LAST         ((N_CB - 1) * CB_SIZE)
#define STRAND_CY_CB_LAST_TICK  (STRAND_CY_CB_TICK + CB_LAST)

#define ENUM_HVctl_res_guest 0x0
#define ENUM_HVctl_res_vcpu 0x1
#define ENUM_HVctl_res_memory 0x2
#define ENUM_HVctl_res_mau 0x3
#define ENUM_HVctl_res_cwq 0x4
#define ENUM_HVctl_res_ldc 0x5
#define ENUM_HVctl_res_console 0x6
#define ENUM_HVctl_res_hv_ldc 0x7
#define ENUM_HVctl_res_pcie_bus 0x8
#define ENUM_HVctl_res_guestmd 0x9
#define ENUM_HVctl_res_network_device 0xa

#define ENUM_HVctl_info_guest_state 0x0
#define ENUM_HVctl_info_guest_soft_state 0x1
#define ENUM_HVctl_info_guest_tod 0x2
#define ENUM_HVctl_info_guest_utilisation 0x3
#define ENUM_HVctl_info_guest_max 0x4
