[2025-09-17 09:03:19] START suite=qualcomm_srv trace=srv268_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv268_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2822656 heartbeat IPC: 3.543 cumulative IPC: 3.543 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5435045 cumulative IPC: 3.68 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5435045 cumulative IPC: 3.68 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5435046 heartbeat IPC: 3.828 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 11151162 heartbeat IPC: 1.749 cumulative IPC: 1.749 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000015 cycles: 16698647 heartbeat IPC: 1.803 cumulative IPC: 1.776 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000018 cycles: 22272333 heartbeat IPC: 1.794 cumulative IPC: 1.782 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 27852799 heartbeat IPC: 1.792 cumulative IPC: 1.784 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 70000021 cycles: 33349110 heartbeat IPC: 1.819 cumulative IPC: 1.791 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 80000025 cycles: 38885208 heartbeat IPC: 1.806 cumulative IPC: 1.794 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000027 cycles: 44469030 heartbeat IPC: 1.791 cumulative IPC: 1.793 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 50010173 heartbeat IPC: 1.805 cumulative IPC: 1.795 (Simulation time: 00 hr 09 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv268_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000032 cycles: 55662880 heartbeat IPC: 1.769 cumulative IPC: 1.792 (Simulation time: 00 hr 09 min 57 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 55882338 cumulative IPC: 1.789 (Simulation time: 00 hr 10 min 50 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 55882338 cumulative IPC: 1.789 (Simulation time: 00 hr 10 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv268_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.789 instructions: 100000004 cycles: 55882338
CPU 0 Branch Prediction Accuracy: 96.91% MPKI: 5.308 Average ROB Occupancy at Mispredict: 70.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0.06069
BRANCH_CONDITIONAL: 4.925
BRANCH_DIRECT_CALL: 0.00054
BRANCH_INDIRECT_CALL: 0.3033
BRANCH_RETURN: 0.01824


====Backend Stall Breakdown====
ROB_STALL: 400013
LQ_STALL: 0
SQ_STALL: 67498


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 159.28809
REPLAY_LOAD: 50.90572
NON_REPLAY_LOAD: 22.65426

== Total ==
ADDR_TRANS: 48105
REPLAY_LOAD: 32936
NON_REPLAY_LOAD: 318972

== Counts ==
ADDR_TRANS: 302
REPLAY_LOAD: 647
NON_REPLAY_LOAD: 14080

cpu0->cpu0_STLB TOTAL        ACCESS:    2205993 HIT:    2194840 MISS:      11153 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2205993 HIT:    2194840 MISS:      11153 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 256.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9014880 HIT:    8655734 MISS:     359146 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8433480 HIT:    8151105 MISS:     282375 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     108529 HIT:      55139 MISS:      53390 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     448215 HIT:     446893 MISS:       1322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24656 HIT:       2597 MISS:      22059 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17270123 HIT:    6374662 MISS:   10895461 MSHR_MERGE:    3197560
cpu0->cpu0_L1I LOAD         ACCESS:   17270123 HIT:    6374662 MISS:   10895461 MSHR_MERGE:    3197560
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26858735 HIT:   25383059 MISS:    1475676 MSHR_MERGE:     606906
cpu0->cpu0_L1D LOAD         ACCESS:   14647108 HIT:   13496669 MISS:    1150439 MSHR_MERGE:     414855
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12185409 HIT:   11885575 MISS:     299834 MSHR_MERGE:     191304
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26218 HIT:        815 MISS:      25403 MSHR_MERGE:        747
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.17 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13907845 HIT:   11199385 MISS:    2708460 MSHR_MERGE:    1502101
cpu0->cpu0_ITLB LOAD         ACCESS:   13907845 HIT:   11199385 MISS:    2708460 MSHR_MERGE:    1502101
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.031 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25114186 HIT:   23571716 MISS:    1542470 MSHR_MERGE:     542835
cpu0->cpu0_DTLB LOAD         ACCESS:   25114186 HIT:   23571716 MISS:    1542470 MSHR_MERGE:     542835
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.808 cycles
cpu0->LLC TOTAL        ACCESS:     561499 HIT:     507647 MISS:      53852 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     282375 HIT:     251715 MISS:      30660 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53390 HIT:      42431 MISS:      10959 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     203675 HIT:     203200 MISS:        475 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22059 HIT:      10301 MISS:      11758 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.43 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        875
  ROW_BUFFER_MISS:      52473
  AVG DBUS CONGESTED CYCLE: 5.084
Channel 0 WQ ROW_BUFFER_HIT:        997
  ROW_BUFFER_MISS:      13293
  FULL:          0
Channel 0 REFRESHES ISSUED:       4657

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1037163       161929        67638        12883
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          236          427          469
  STLB miss resolved @ L2C                0          112          399          963         2832
  STLB miss resolved @ LLC                0           87          896         2760         7915
  STLB miss resolved @ MEM                0            0          867         5439        10917

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             257825        40658      1790464         7445           71
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          120           60           10
  STLB miss resolved @ L2C                0           44           95           39            2
  STLB miss resolved @ LLC                0           58          140          263           28
  STLB miss resolved @ MEM                0            3           15           69           25
[2025-09-17 09:14:09] END   suite=qualcomm_srv trace=srv268_ap (rc=0)
