
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.79;
0.79
set RST_NAME "reset";
reset
set TOP_MOD_NAME "conv_128_32";
conv_128_32
set SRC_FILE [list "../rtl_files/ctrl_mem_write.sv" "../rtl_files/ctrl_xmem_plus_output.sv" "../rtl_files/memory.sv" "../rtl_files/x_memory.sv" "/usr/local/synopsys/syn/dw/sim_ver/DW02_mult.v" "/usr/local/synopsys/syn/dw/sim_ver/DW_mult_pipe.v" "../rtl_files/conv_128_32.sv" ];
../rtl_files/ctrl_mem_write.sv ../rtl_files/ctrl_xmem_plus_output.sv ../rtl_files/memory.sv ../rtl_files/x_memory.sv /usr/local/synopsys/syn/dw/sim_ver/DW02_mult.v /usr/local/synopsys/syn/dw/sim_ver/DW_mult_pipe.v ../rtl_files/conv_128_32.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Compiling source file ../rtl_files/ctrl_mem_write.sv
Compiling source file ../rtl_files/ctrl_xmem_plus_output.sv
Compiling source file ../rtl_files/memory.sv
Compiling source file ../rtl_files/x_memory.sv
Compiling source file /usr/local/synopsys/syn/dw/sim_ver/DW02_mult.v
Compiling source file /usr/local/synopsys/syn/dw/sim_ver/DW_mult_pipe.v
Compiling source file ../rtl_files/conv_128_32.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine conv_128_32 line 160 in file
		'../rtl_files/conv_128_32.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_mult_f_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine conv_128_32 line 194 in file
		'../rtl_files/conv_128_32.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage2_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine conv_128_32 line 220 in file
		'../rtl_files/conv_128_32.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  adder_stage4_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
|  adder_stage4_reg   | Flip-flop |  21   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'conv_128_32'.
Information: Building the design 'ctrl_xmem_plus_output' instantiated from design 'conv_128_32' with
	the parameters "X_MEM_ADDR_WIDTH=7,X_SIZE=128,F_SIZE=32,PLINE_STAGES=5". (HDL-193)

Statistics for case statements in always block at line 39 in file
	'../rtl_files/ctrl_xmem_plus_output.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ctrl_xmem_plus_output_X_MEM_ADDR_WIDTH7_X_SIZE128_F_SIZE32_PLINE_STAGES5 line 39 in file
		'../rtl_files/ctrl_xmem_plus_output.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pline_cntr_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   s_ready_fsm_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    xmem_full_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ctrl_xmem_plus_output_X_MEM_ADDR_WIDTH7_X_SIZE128_F_SIZE32_PLINE_STAGES5 line 131 in file
		'../rtl_files/ctrl_xmem_plus_output.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  xmem_tracker_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'x_memory' instantiated from design 'conv_128_32' with
	the parameters "WIDTH=8,SIZE=32,LOGSIZE=5". (HDL-193)

Inferred memory devices in process
	in routine x_memory_WIDTH8_SIZE32_LOGSIZE5 line 20 in file
		'../rtl_files/x_memory.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ctrl_mem_write' instantiated from design 'conv_128_32' with
	the parameters "MEM_ADDR_WIDTH=5,MEM_SIZE=32". (HDL-193)

Inferred memory devices in process
	in routine ctrl_mem_write_MEM_ADDR_WIDTH5_MEM_SIZE32 line 19 in file
		'../rtl_files/ctrl_mem_write.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_addr_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     s_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'conv_128_32' with
	the parameters "WIDTH=8,SIZE=32,LOGSIZE=5". (HDL-193)
Warning:  ../rtl_files/memory.sv:20: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine memory_WIDTH8_SIZE32_LOGSIZE5 line 18 in file
		'../rtl_files/memory.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid_x s_valid_f m_ready_y s_data_in_x[7] s_data_in_x[6] s_data_in_x[5] s_data_in_x[4] s_data_in_x[3] s_data_in_x[2] s_data_in_x[1] s_data_in_x[0] s_data_in_f[7] s_data_in_f[6] s_data_in_f[5] s_data_in_f[4] s_data_in_f[3] s_data_in_f[2] s_data_in_f[1] s_data_in_f[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid_x s_valid_f m_ready_y s_data_in_x[7] s_data_in_x[6] s_data_in_x[5] s_data_in_x[4] s_data_in_x[3] s_data_in_x[2] s_data_in_x[1] s_data_in_x[0] s_data_in_f[7] s_data_in_f[6] s_data_in_f[5] s_data_in_f[4] s_data_in_f[3] s_data_in_f[2] s_data_in_f[1] s_data_in_f[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy ctrl_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy xmem_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ctrl_fmem_write_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fmem_inst before Pass 1 (OPT-776)
Information: Ungrouping 4 of 5 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'conv_128_32'
Information: Added key list 'DesignWare' to design 'conv_128_32'. (DDB-72)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[7][18]' is removed because it is merged to 'adder_stage2_reg[7][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[7][17]' is removed because it is merged to 'adder_stage2_reg[7][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[7][20]' is removed because it is merged to 'adder_stage2_reg[7][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[6][18]' is removed because it is merged to 'adder_stage2_reg[6][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[6][17]' is removed because it is merged to 'adder_stage2_reg[6][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[6][20]' is removed because it is merged to 'adder_stage2_reg[6][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[5][18]' is removed because it is merged to 'adder_stage2_reg[5][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[5][17]' is removed because it is merged to 'adder_stage2_reg[5][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[5][20]' is removed because it is merged to 'adder_stage2_reg[5][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[4][18]' is removed because it is merged to 'adder_stage2_reg[4][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[4][17]' is removed because it is merged to 'adder_stage2_reg[4][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[4][20]' is removed because it is merged to 'adder_stage2_reg[4][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[3][18]' is removed because it is merged to 'adder_stage2_reg[3][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[3][17]' is removed because it is merged to 'adder_stage2_reg[3][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[3][20]' is removed because it is merged to 'adder_stage2_reg[3][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[2][18]' is removed because it is merged to 'adder_stage2_reg[2][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[2][17]' is removed because it is merged to 'adder_stage2_reg[2][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[2][20]' is removed because it is merged to 'adder_stage2_reg[2][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[1][18]' is removed because it is merged to 'adder_stage2_reg[1][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[1][17]' is removed because it is merged to 'adder_stage2_reg[1][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[1][20]' is removed because it is merged to 'adder_stage2_reg[1][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[0][18]' is removed because it is merged to 'adder_stage2_reg[0][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[0][17]' is removed because it is merged to 'adder_stage2_reg[0][19]'. (OPT-1215)
Information: In design 'conv_128_32', the register 'adder_stage2_reg[0][20]' is removed because it is merged to 'adder_stage2_reg[0][19]'. (OPT-1215)
 Implement Synthetic for 'conv_128_32'.
  Processing 'conv_128_32_DW_mult_pipe_J1_0'
  Processing 'conv_128_32_DW_mult_pipe_J1_1'
  Processing 'conv_128_32_DW_mult_pipe_J1_2'
  Processing 'conv_128_32_DW_mult_pipe_J1_3'
  Processing 'conv_128_32_DW_mult_pipe_J1_4'
  Processing 'conv_128_32_DW_mult_pipe_J1_5'
  Processing 'conv_128_32_DW_mult_pipe_J1_6'
  Processing 'conv_128_32_DW_mult_pipe_J1_7'
  Processing 'conv_128_32_DW_mult_pipe_J1_8'
  Processing 'conv_128_32_DW_mult_pipe_J1_9'
  Processing 'conv_128_32_DW_mult_pipe_J1_10'
  Processing 'conv_128_32_DW_mult_pipe_J1_11'
  Processing 'conv_128_32_DW_mult_pipe_J1_12'
  Processing 'conv_128_32_DW_mult_pipe_J1_13'
  Processing 'conv_128_32_DW_mult_pipe_J1_14'
  Processing 'conv_128_32_DW_mult_pipe_J1_15'
  Processing 'conv_128_32_DW_mult_pipe_J1_16'
  Processing 'conv_128_32_DW_mult_pipe_J1_17'
  Processing 'conv_128_32_DW_mult_pipe_J1_18'
  Processing 'conv_128_32_DW_mult_pipe_J1_19'
  Processing 'conv_128_32_DW_mult_pipe_J1_20'
  Processing 'conv_128_32_DW_mult_pipe_J1_21'
  Processing 'conv_128_32_DW_mult_pipe_J1_22'
  Processing 'conv_128_32_DW_mult_pipe_J1_23'
  Processing 'conv_128_32_DW_mult_pipe_J1_24'
  Processing 'conv_128_32_DW_mult_pipe_J1_25'
  Processing 'conv_128_32_DW_mult_pipe_J1_26'
  Processing 'conv_128_32_DW_mult_pipe_J1_27'
  Processing 'conv_128_32_DW_mult_pipe_J1_28'
  Processing 'conv_128_32_DW_mult_pipe_J1_29'
  Processing 'conv_128_32_DW_mult_pipe_J1_30'
  Processing 'conv_128_32_DW_mult_pipe_J1_31'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell multiplier[31].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_0). (RTDC-137)
Information: cell multiplier[31].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[30].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_1). (RTDC-137)
Information: cell multiplier[30].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[29].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_2). (RTDC-137)
Information: cell multiplier[29].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[28].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_3). (RTDC-137)
Information: cell multiplier[28].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[27].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_4). (RTDC-137)
Information: cell multiplier[27].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[26].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_5). (RTDC-137)
Information: cell multiplier[26].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[25].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_6). (RTDC-137)
Information: cell multiplier[25].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[24].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_7). (RTDC-137)
Information: cell multiplier[24].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[23].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_8). (RTDC-137)
Information: cell multiplier[23].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[22].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_9). (RTDC-137)
Information: cell multiplier[22].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[21].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_10). (RTDC-137)
Information: cell multiplier[21].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[20].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_11). (RTDC-137)
Information: cell multiplier[20].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[19].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_12). (RTDC-137)
Information: cell multiplier[19].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[18].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_13). (RTDC-137)
Information: cell multiplier[18].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[17].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_14). (RTDC-137)
Information: cell multiplier[17].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[16].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_15). (RTDC-137)
Information: cell multiplier[16].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_15) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[15].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_16). (RTDC-137)
Information: cell multiplier[15].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_16) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[14].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_17). (RTDC-137)
Information: cell multiplier[14].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_17) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[13].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_18). (RTDC-137)
Information: cell multiplier[13].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_18) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[12].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_19). (RTDC-137)
Information: cell multiplier[12].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_19) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[11].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_20). (RTDC-137)
Information: cell multiplier[11].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_20) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[10].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_21). (RTDC-137)
Information: cell multiplier[10].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_21) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[9].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_22). (RTDC-137)
Information: cell multiplier[9].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_22) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[8].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_23). (RTDC-137)
Information: cell multiplier[8].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_23) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[7].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_24). (RTDC-137)
Information: cell multiplier[7].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_24) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[6].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_25). (RTDC-137)
Information: cell multiplier[6].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_25) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[5].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_26). (RTDC-137)
Information: cell multiplier[5].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_26) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[4].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_27). (RTDC-137)
Information: cell multiplier[4].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_27) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[3].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_28). (RTDC-137)
Information: cell multiplier[3].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_28) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[2].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_29). (RTDC-137)
Information: cell multiplier[2].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_29) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[1].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_30). (RTDC-137)
Information: cell multiplier[1].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_30) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell multiplier[0].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_31). (RTDC-137)
Information: cell multiplier[0].x_f_mult_inst (design conv_128_32_DW_mult_pipe_J1_31) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming conv_128_32_DW_mult_pipe_J1_0 (multiplier[31].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.81
  Critical path length = 0.81
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_1 (multiplier[30].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_2 (multiplier[29].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.79
  Critical path length = 0.79
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_3 (multiplier[28].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_4 (multiplier[27].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_5 (multiplier[26].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_6 (multiplier[25].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_7 (multiplier[24].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.86
  Critical path length = 0.86
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_8 (multiplier[23].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_9 (multiplier[22].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_10 (multiplier[21].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_11 (multiplier[20].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_12 (multiplier[19].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_13 (multiplier[18].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.86
  Critical path length = 0.86
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_14 (multiplier[17].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_15 (multiplier[16].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_16 (multiplier[15].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_17 (multiplier[14].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_18 (multiplier[13].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_19 (multiplier[12].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_20 (multiplier[11].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_21 (multiplier[10].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.86
  Critical path length = 0.86
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_22 (multiplier[9].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_23 (multiplier[8].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_24 (multiplier[7].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_25 (multiplier[6].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_26 (multiplier[5].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.84
  Critical path length = 0.84
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_27 (multiplier[4].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.81
  Critical path length = 0.81
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_28 (multiplier[3].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_29 (multiplier[2].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.83
  Critical path length = 0.83
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_30 (multiplier[1].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.85
  Critical path length = 0.85
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming conv_128_32_DW_mult_pipe_J1_31 (multiplier[0].x_f_mult_inst)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.83
  Critical path length = 0.83
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   40429.6      0.20     241.4       0.0 multiplier[31].x_f_mult_inst/mult_x_1/clk_r_REG7_S2/SE 917974.8125
    0:00:43   40429.6      0.20     241.4       0.0 multiplier[31].x_f_mult_inst/mult_x_1/clk_r_REG7_S2/SE 917974.8125
    0:00:44   40264.2      0.18     165.3       0.0 multiplier[29].x_f_mult_inst/mult_x_1/clk_r_REG12_S2/SE 912643.3125
    0:00:45   39864.4      0.16     151.7       0.0 multiplier[26].x_f_mult_inst/clk_r_REG22_S2/SE 898566.9375
    0:00:46   39497.5      0.14     144.8       0.0 multiplier[18].x_f_mult_inst/clk_r_REG22_S2/SE 885383.3125
    0:00:47   39326.2      0.13     138.6       0.0 multiplier[10].x_f_mult_inst/mult_x_1/clk_r_REG8_S2/SE 879052.6875
    0:00:48   39152.5      0.13     133.3       0.0 multiplier[6].x_f_mult_inst/mult_x_1/clk_r_REG7_S2/SE 872764.9375
    0:00:51   38927.2      0.18     142.0       0.2                           866624.9375
    0:00:51   38927.2      0.18     142.0       0.2                           866624.9375
    0:00:51   38927.2      0.18     142.0       0.2                           866624.9375
    0:00:51   38928.3      0.17     141.7       0.2                           866661.6250
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:59   34384.8      0.12      91.5       0.0                           700021.1875



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:59   34384.8      0.12      91.5       0.0                           700021.1875
    0:00:59   34384.8      0.12      91.5       0.0                           700021.1875
    0:01:00   34411.4      0.12      92.2       0.0                           701449.2500
    0:01:00   34411.4      0.12      92.2       0.0                           701449.2500
    0:01:01   34594.1      0.10      77.7       0.0                           707402.2500
    0:01:01   34594.1      0.10      77.7       0.0                           707402.2500
    0:01:01   34594.1      0.10      77.7       0.0                           707402.2500
    0:01:01   34594.1      0.10      77.7       0.0                           707402.2500
    0:01:01   34594.1      0.10      77.7       0.0                           707402.2500
    0:01:01   34594.1      0.10      77.7       0.0                           707402.2500
    0:01:03   35059.1      0.07      53.5       0.0                           723316.8125
    0:01:03   35059.1      0.07      53.5       0.0                           723316.8125
    0:01:04   35076.4      0.07      45.4       0.0                           723848.0625

  Beginning Delay Optimization
  ----------------------------
    0:01:04   35076.4      0.07      45.4       0.0                           723848.0625
    0:01:06   35406.2      0.06      42.2       0.0                           734822.1250
    0:01:06   35406.2      0.06      42.2       0.0                           734822.1250
    0:01:06   35409.9      0.06      42.1       0.0                           734915.6250
    0:01:06   35409.9      0.06      42.1       0.0                           734915.6250
    0:01:07   35486.3      0.06      41.0       0.0                           737448.3750
    0:01:07   35486.3      0.06      41.0       0.0                           737448.3750
    0:01:07   35492.9      0.06      40.8       0.0                           737689.8750
    0:01:09   35515.3      0.05      27.3       0.0 multiplier[22].x_f_mult_inst/mult_x_1/clk_r_REG11_S2/SE 738282.3750
    0:01:09   35533.3      0.05      25.0       0.0                           738656.6250
    0:01:10   35547.4      0.05      24.9       0.0                           739001.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10   35547.4      0.05      24.9       0.0                           739001.8750
    0:01:12   35440.8      0.05      24.2       0.0                           736023.6250


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:13   35201.1      0.05      23.7       0.0                           731582.6250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
    0:01:22   34445.1      0.01       1.3       0.0 adder_stage2_reg[1][16]/D 701392.3125
    0:01:22   34453.4      0.01       1.2       0.0                           701627.6250
    0:01:23   34488.0      0.01       1.1       0.0                           702730.9375
    0:01:23   34488.0      0.01       1.1       0.0                           702730.9375
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:24   34457.9      0.01       1.1       0.0                           700983.5000
    0:01:26   34646.5      0.01       0.3       0.0                           706961.1250
    0:01:26   34646.5      0.01       0.3       0.0                           706961.1250
    0:01:27   34689.9      0.00       0.2       0.0                           708338.1250
    0:01:27   34689.9      0.00       0.2       0.0                           708338.1250
    0:01:28   34823.1      0.00       0.0       0.0                           712834.6250
    0:01:28   34823.1      0.00       0.0       0.0                           712834.6250
    0:01:28   34823.7      0.00       0.0       0.0                           712847.3125
    0:01:28   34823.7      0.00       0.0       0.0                           712847.3125
    0:01:28   34823.7      0.00       0.0       0.0                           712847.3125
    0:01:28   34823.7      0.00       0.0       0.0                           712847.3125
    0:01:28   34823.7      0.00       0.0       0.0                           712847.3125

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:30   34823.7      0.00       0.0       0.0                           712847.3125
    0:01:31   34435.0      0.01       0.2       0.0                           696204.7500
    0:01:31   34441.4      0.00       0.1       0.0                           696548.1875
    0:01:31   34441.4      0.00       0.1       0.0                           696548.1875
    0:01:32   34439.0      0.00       0.1       0.0                           696383.5625
    0:01:34   34296.2      0.00       0.1       0.0                           691912.2500
    0:01:35   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:35   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:35   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:35   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:36   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:36   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:36   34361.9      0.00       0.0       0.0                           694324.4375
    0:01:37   34327.6      0.00       0.0       0.0                           692937.4375
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'conv_128_32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'multiplier[0].x_f_mult_inst/clk': 2621 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : conv_128_32
Version: J-2014.09-SP5-2
Date   : Thu Oct 31 20:07:11 2019
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'conv_128_32' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           45
Number of nets:                          7057
Number of cells:                         6173
Number of combinational cells:           4908
Number of sequential cells:              1233
Number of macros/black boxes:               0
Number of buf/inv:                       1596
Number of references:                      65

Combinational area:              20256.431961
Buf/Inv area:                     1689.898009
Noncombinational area:           14071.133839
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 34327.565800
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : conv_128_32
Version: J-2014.09-SP5-2
Date   : Thu Oct 31 20:07:12 2019
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
conv_128_32            5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  20.2831 mW   (99%)
  Net Switching Power  = 233.8548 uW    (1%)
                         ---------
Total Dynamic Power    =  20.5170 mW  (100%)

Cell Leakage Power     = 694.7763 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.0195e+04           54.7205        2.3006e+05        2.0480e+04  (  96.55%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     88.3945          179.1343        4.6471e+05          732.2425  (   3.45%)
--------------------------------------------------------------------------------------------------
Total          2.0283e+04 uW       233.8548 uW     6.9478e+05 nW     2.1212e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : conv_128_32
Version: J-2014.09-SP5-2
Date   : Thu Oct 31 20:07:12 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: x_mult_f_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adder_stage2_reg[0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_128_32        5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  x_mult_f_reg[3][6]/CK (DFF_X1)           0.00 #     0.00 r
  x_mult_f_reg[3][6]/Q (DFF_X1)            0.09       0.09 f
  U3696/S (FA_X1)                          0.15       0.23 r
  U3697/S (FA_X1)                          0.12       0.35 f
  U3694/ZN (NOR2_X1)                       0.05       0.40 r
  U3704/ZN (OAI21_X1)                      0.04       0.44 f
  U3708/ZN (AOI21_X1)                      0.04       0.48 r
  U3709/ZN (OAI21_X1)                      0.04       0.52 f
  U3710/ZN (INV_X1)                        0.05       0.57 r
  U2673/ZN (OAI21_X1)                      0.04       0.61 f
  U2959/ZN (AOI21_X1)                      0.05       0.65 r
  U2958/ZN (XNOR2_X1)                      0.06       0.71 r
  U2957/ZN (OAI21_X1)                      0.03       0.74 f
  adder_stage2_reg[0][14]/D (DFF_X1)       0.01       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.79       0.79
  clock network delay (ideal)              0.00       0.79
  adder_stage2_reg[0][14]/CK (DFF_X1)      0.00       0.79 r
  library setup time                      -0.04       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/vgoyal/myese507/ese507_proj2/part3/DW_mult_pipelining/synthesis/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
