# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: E:\Quartus Projects\32bit_adder_with_display\32bit_adder_with_display.csv
# Generated on: Sun Oct 13 21:56:26 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
KEY[1],Input,PIN_M21,6,B6_N1,PIN_D13,,,,,,
KEY[0],Input,PIN_M23,6,B6_N2,PIN_AC2,,,,,,
SW[15],Input,PIN_AC27,5,B5_N2,PIN_AA25,,,,,,
SW[14],Input,PIN_AD27,5,B5_N2,PIN_K27,,,,,,
SW[13],Input,PIN_AB27,5,B5_N1,PIN_T25,,,,,,
SW[12],Input,PIN_AC26,5,B5_N2,PIN_AD5,,,,,,
SW[11],Input,PIN_AD26,5,B5_N2,PIN_V25,,,,,,
SW[10],Input,PIN_AB26,5,B5_N1,PIN_E8,,,,,,
SW[9],Input,PIN_AC25,5,B5_N2,PIN_P2,,,,,,
SW[8],Input,PIN_AB25,5,B5_N1,PIN_G7,,,,,,
SW[7],Input,PIN_AC24,5,B5_N2,PIN_W7,,,,,,
SW[6],Input,PIN_AB24,5,B5_N2,PIN_AH22,,,,,,
SW[5],Input,PIN_AB23,5,B5_N2,PIN_A6,,,,,,
SW[4],Input,PIN_AA24,5,B5_N2,PIN_F11,,,,,,
SW[3],Input,PIN_AA23,5,B5_N2,PIN_E22,,,,,,
SW[2],Input,PIN_AA22,5,B5_N2,PIN_AF14,,,,,,
SW[1],Input,PIN_Y24,5,B5_N2,PIN_AE25,,,,,,
SW[0],Input,PIN_Y23,5,B5_N2,PIN_U5,,,,,,
clk,Input,PIN_y2,2,B2_N0,PIN_J1,,,,,,
lcd_data[7],Output,PIN_M5,1,B1_N2,PIN_H8,,,,,,
lcd_data[6],Output,PIN_M3,1,B1_N1,PIN_Y10,,,,,,
lcd_data[5],Output,PIN_K2,1,B1_N1,PIN_D5,,,,,,
lcd_data[4],Output,PIN_K1,1,B1_N1,PIN_D26,,,,,,
lcd_data[3],Output,PIN_K7,1,B1_N1,PIN_AH6,,,,,,
lcd_data[2],Output,PIN_L2,1,B1_N2,PIN_AA14,,,,,,
lcd_data[1],Output,PIN_L1,1,B1_N2,PIN_W25,,,,,,
lcd_data[0],Output,PIN_L3,1,B1_N1,PIN_Y4,,,,,,
lcd_enable,Output,PIN_L4,1,B1_N1,PIN_A18,,,,,,
