$date
	Wed Apr 21 14:44:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module traffic_light_behav_test $end
$var wire 1 ! g1 $end
$var wire 1 " g2 $end
$var wire 1 # r1 $end
$var wire 1 $ r2 $end
$var wire 1 % y1 $end
$var wire 1 & y2 $end
$var reg 1 ' clk $end
$var integer 32 ( i [31:0] $end
$var reg 1 ) m $end
$var reg 1 * rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
b0 (
0'
x&
x%
x$
x#
x"
x!
$end
#5
1*
#10
1"
0!
0&
0%
0$
1#
b1 (
0)
0*
1'
#20
b10 (
1)
0'
#30
0"
1&
b11 (
0)
1'
#40
b100 (
1)
0'
#50
1!
0&
1$
0#
b101 (
0)
1'
#60
b110 (
1)
0'
#70
0!
1%
b111 (
0)
1'
#80
b1000 (
1)
0'
#90
1"
0%
0$
1#
b1001 (
0)
1'
#100
b1010 (
1)
0'
#110
0"
1&
b1011 (
0)
1'
#120
b1100 (
1)
0'
#130
1!
0&
1$
0#
b1101 (
0)
1'
#140
b1110 (
1)
0'
#150
0!
1%
b1111 (
0)
1'
#160
b10000 (
1)
0'
#170
1"
0%
0$
1#
b10001 (
0)
1'
#180
b10010 (
1)
0'
#190
0"
1&
b10011 (
0)
1'
#200
b10100 (
1)
0'
#210
1!
0&
1$
0#
1'
#220
0'
#230
0!
1%
1'
#240
0'
#250
1"
0%
0$
1#
1'
#260
0'
