// Seed: 1536040747
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input reg id_3,
    input id_4,
    output reg id_5
);
  always @(id_3) begin
    id_5 <= id_3;
  end
  logic id_6;
  logic id_7 (
      1,
      1'b0,
      id_2 & id_2
  );
  assign id_1[1] = 1;
  logic id_8;
endmodule
