

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_s'
================================================================
* Date:           Wed Jun 29 08:15:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.309 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |       10|  2073609|  33.330 ns|  6.911 ms|   10|  2073609|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+---------+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |   max   |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+---------+---------+
        |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_64  |AxiStream2MatStream_2_Pipeline_MMIterInLoopRow  |        6|  2073605|  19.998 ns|  6.911 ms|    6|  2073605|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      63|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     775|    2457|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|      77|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     852|    2596|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_64  |AxiStream2MatStream_2_Pipeline_MMIterInLoopRow  |        0|   0|  775|  2457|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                                |        0|   0|  775|  2457|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_11ns_11ns_22_4_1_U115  |mul_mul_11ns_11ns_22_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1082_fu_117_p2  |         +|   0|  0|  14|           7|           6|
    |sub38_fu_110_p2       |         +|   0|  0|  13|           6|           2|
    |sub_fu_96_p2          |         +|   0|  0|  19|          12|           2|
    |sub3_fu_103_p2        |         -|   0|  0|  15|           8|           7|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  63|          34|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |cols_bound_per_npc_blk_n  |   9|          2|    1|          2|
    |imgInput_uv_data82_write  |   9|          2|    1|          2|
    |ldata1_read               |   9|          2|    1|          2|
    |rows_blk_n                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  76|         16|    6|         16|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1082_reg_169                                                     |   7|   0|    7|          0|
    |ap_CS_fsm                                                              |   5|   0|    5|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |cols_bound_per_npc_read_reg_131                                        |  11|   0|   11|          0|
    |grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |last_blk_width_read_reg_147                                            |   5|   0|    5|          0|
    |mul_ln1062_reg_174                                                     |  22|   0|   22|          0|
    |sub38_reg_164                                                          |   6|   0|    6|          0|
    |sub3_reg_159                                                           |   7|   0|    7|          0|
    |sub_reg_154                                                            |  12|   0|   12|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  77|   0|   77|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>|  return value|
|ldata1_dout                        |   in|   64|     ap_fifo|                  ldata1|       pointer|
|ldata1_num_data_valid              |   in|    2|     ap_fifo|                  ldata1|       pointer|
|ldata1_fifo_cap                    |   in|    2|     ap_fifo|                  ldata1|       pointer|
|ldata1_empty_n                     |   in|    1|     ap_fifo|                  ldata1|       pointer|
|ldata1_read                        |  out|    1|     ap_fifo|                  ldata1|       pointer|
|imgInput_uv_data82_din             |  out|   16|     ap_fifo|      imgInput_uv_data82|       pointer|
|imgInput_uv_data82_num_data_valid  |   in|    2|     ap_fifo|      imgInput_uv_data82|       pointer|
|imgInput_uv_data82_fifo_cap        |   in|    2|     ap_fifo|      imgInput_uv_data82|       pointer|
|imgInput_uv_data82_full_n          |   in|    1|     ap_fifo|      imgInput_uv_data82|       pointer|
|imgInput_uv_data82_write           |  out|    1|     ap_fifo|      imgInput_uv_data82|       pointer|
|rows_dout                          |   in|   11|     ap_fifo|                    rows|       pointer|
|rows_num_data_valid                |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_fifo_cap                      |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_empty_n                       |   in|    1|     ap_fifo|                    rows|       pointer|
|rows_read                          |  out|    1|     ap_fifo|                    rows|       pointer|
|cols_bound_per_npc_dout            |   in|   11|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_num_data_valid  |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_fifo_cap        |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_empty_n         |   in|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_read            |  out|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|last_blk_width                     |   in|    5|     ap_none|          last_blk_width|       pointer|
+-----------------------------------+-----+-----+------------+------------------------+--------------+

