Analysis & Synthesis report for MIPS_System
Sat Mar 23 17:20:28 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw17|c_state
 11. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw16|c_state
 12. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw15|c_state
 13. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw14|c_state
 14. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw13|c_state
 15. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw12|c_state
 16. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw11|c_state
 17. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw10|c_state
 18. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw9|c_state
 19. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw8|c_state
 20. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw7|c_state
 21. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw6|c_state
 22. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw5|c_state
 23. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw4|c_state
 24. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw3|c_state
 25. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw2|c_state
 26. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw1|c_state
 27. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw0|c_state
 28. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key3|c_state
 29. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key2|c_state
 30. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key1|c_state
 31. Registers Removed During Synthesis
 32. Removed Registers Triggering Further Register Optimizations
 33. General Register Statistics
 34. Inverted Register Statistics
 35. Multiplexer Restructuring Statistics (Restructuring Performed)
 36. Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated
 37. Source assignments for sld_signaltap:auto_signaltap_0
 38. Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|flopr:pcreg
 40. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcbrmux
 41. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcmux
 42. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrmux
 43. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:resmux
 44. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:srcbmux
 45. Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1
 47. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2
 48. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3
 49. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0
 50. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1
 51. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2
 52. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3
 53. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4
 54. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5
 55. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6
 56. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7
 57. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8
 58. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9
 59. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10
 60. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11
 61. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12
 62. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13
 63. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14
 64. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15
 65. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16
 66. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17
 67. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 68. altpll Parameter Settings by Entity Instance
 69. altsyncram Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "GPIO:uGPIO"
 71. Port Connectivity Checks: "TimerCounter:Timer"
 72. Port Connectivity Checks: "Addr_Decoder:Decoder"
 73. Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem"
 74. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:pcmux"
 75. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|adder:pcadd1"
 76. Port Connectivity Checks: "mips:mips_cpu"
 77. Signal Tap Logic Analyzer Settings
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Connections to In-System Debugging Instance "auto_signaltap_0"
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 23 17:20:28 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; MIPS_System                                    ;
; Top-level Entity Name              ; MIPS_System                                    ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 5,308                                          ;
;     Total combinational functions  ; 3,209                                          ;
;     Dedicated logic registers      ; 3,055                                          ;
; Total registers                    ; 3055                                           ;
; Total pins                         ; 106                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 77,824                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; MIPS_System        ; MIPS_System        ;
; Family name                                                      ; MAX 10             ; Stratix II         ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; MIPS_System.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v                                                      ;             ;
; MIPS_CPU/mips.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v                                                    ;             ;
; MIPS_CPU/mipsparts.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v                                               ;             ;
; Alera_Mem_Dual_Port/ram2port_inst_data.v                           ; yes             ; User Wizard-Generated File                   ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v                           ;             ;
; Decoder/Addr_Decoder.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Decoder/Addr_Decoder.v                                             ;             ;
; GPIO/GPIO.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/GPIO/GPIO.v                                                        ;             ;
; Timer/TimerCounter.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Timer/TimerCounter.v                                               ;             ;
; Altera_PLL/ALTPLL_clkgen.v                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v                                         ;             ;
; insts_data.mif                                                     ; yes             ; User Memory Initialization File              ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/insts_data.mif                                                     ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                            ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                        ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;             ;
; db/altpll_clkgen_altpll.v                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/altpll_clkgen_altpll.v                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_qoa2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/altsyncram_qoa2.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;             ;
; db/altsyncram_ag14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/altsyncram_ag14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;             ;
; db/cntr_grh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_grh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sldbc7662d8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,308                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 3209                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 2221                                                                                            ;
;     -- 3 input functions                    ; 692                                                                                             ;
;     -- <=2 input functions                  ; 296                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 3012                                                                                            ;
;     -- arithmetic mode                      ; 197                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 3055                                                                                            ;
;     -- Dedicated logic registers            ; 3055                                                                                            ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 106                                                                                             ;
; Total memory bits                           ; 77824                                                                                           ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1573                                                                                            ;
; Total fan-out                               ; 22990                                                                                           ;
; Average fan-out                             ; 3.48                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MIPS_System                                                                                                                            ; 3209 (50)           ; 3055 (1)                  ; 77824       ; 0          ; 0            ; 0       ; 0         ; 106  ; 0            ; 0          ; |MIPS_System                                                                                                                                                                                                                                                                                                                                            ; MIPS_System                       ; work         ;
;    |ALTPLL_clkgen:pll0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|ALTPLL_clkgen:pll0                                                                                                                                                                                                                                                                                                                         ; ALTPLL_clkgen                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|ALTPLL_clkgen:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |ALTPLL_clkgen_altpll:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated                                                                                                                                                                                                                                                             ; ALTPLL_clkgen_altpll              ; work         ;
;    |Addr_Decoder:Decoder|                                                                                                               ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|Addr_Decoder:Decoder                                                                                                                                                                                                                                                                                                                       ; Addr_Decoder                      ; work         ;
;    |GPIO:uGPIO|                                                                                                                         ; 384 (69)            ; 419 (104)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO                                                                                                                                                                                                                                                                                                                                 ; GPIO                              ; work         ;
;       |key_detect:key1|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:key1                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:key2|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:key2                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:key3|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:key3                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw0|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw0                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw10|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw10                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw11|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw11                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw12|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw12                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw13|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw13                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw14|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw14                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw15|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw15                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw16|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw16                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw17|                                                                                                                 ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw17                                                                                                                                                                                                                                                                                                                 ; key_detect                        ; work         ;
;       |key_detect:sw1|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw1                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw2|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw2                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw3|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw3                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw4|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw4                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw5|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw5                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw6|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw6                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw7|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw7                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw8|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw8                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;       |key_detect:sw9|                                                                                                                  ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|GPIO:uGPIO|key_detect:sw9                                                                                                                                                                                                                                                                                                                  ; key_detect                        ; work         ;
;    |TimerCounter:Timer|                                                                                                                 ; 86 (86)             ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|TimerCounter:Timer                                                                                                                                                                                                                                                                                                                         ; TimerCounter                      ; work         ;
;    |mips:mips_cpu|                                                                                                                      ; 1933 (18)           ; 1054 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu                                                                                                                                                                                                                                                                                                                              ; mips                              ; work         ;
;       |controller:c|                                                                                                                    ; 37 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|controller:c                                                                                                                                                                                                                                                                                                                 ; controller                        ; work         ;
;          |aludec:ad|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|controller:c|aludec:ad                                                                                                                                                                                                                                                                                                       ; aludec                            ; work         ;
;          |maindec:md|                                                                                                                   ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|controller:c|maindec:md                                                                                                                                                                                                                                                                                                      ; maindec                           ; work         ;
;       |datapath:dp|                                                                                                                     ; 1878 (0)            ; 1054 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp                                                                                                                                                                                                                                                                                                                  ; datapath                          ; work         ;
;          |adder:pcadd1|                                                                                                                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|adder:pcadd1                                                                                                                                                                                                                                                                                                     ; adder                             ; work         ;
;          |adder:pcadd2|                                                                                                                 ; 34 (34)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|adder:pcadd2                                                                                                                                                                                                                                                                                                     ; adder                             ; work         ;
;          |alu:alu|                                                                                                                      ; 203 (203)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                          ; alu                               ; work         ;
;          |flopr:pcreg|                                                                                                                  ; 26 (26)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|flopr:pcreg                                                                                                                                                                                                                                                                                                      ; flopr                             ; work         ;
;          |mux2:resmux|                                                                                                                  ; 124 (124)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux                                                                                                                                                                                                                                                                                                      ; mux2                              ; work         ;
;          |mux2:srcbmux|                                                                                                                 ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                                     ; mux2                              ; work         ;
;          |mux2:wrmux|                                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:wrmux                                                                                                                                                                                                                                                                                                       ; mux2                              ; work         ;
;          |regfile:rf|                                                                                                                   ; 1396 (1396)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                                       ; regfile                           ; work         ;
;          |sign_zero_ext:sze|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|mips:mips_cpu|datapath:dp|sign_zero_ext:sze                                                                                                                                                                                                                                                                                                ; sign_zero_ext                     ; work         ;
;    |ram2port_inst_data:Inst_Data_Mem|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem                                                                                                                                                                                                                                                                                                           ; ram2port_inst_data                ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_qoa2:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated                                                                                                                                                                                                                                            ; altsyncram_qoa2                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 614 (2)             ; 1426 (192)                ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 612 (0)             ; 1234 (0)                  ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 612 (88)            ; 1234 (458)                ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ag14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated                                                                                                                                                 ; altsyncram_ag14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 227 (1)             ; 496 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 192 (0)             ; 480 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 288 (288)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 192 (0)             ; 192 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 34 (34)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 160 (9)             ; 145 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_grh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_grh:auto_generated                                                             ; cntr_grh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 96 (96)             ; 96 (96)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; insts_data.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ag14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 96           ; 128          ; 96           ; 12288 ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw17|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw16|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw15|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw14|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw13|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw12|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw11|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw10|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw9|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw8|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw7|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw6|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw5|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw4|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw3|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw2|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw1|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw0|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key3|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key2|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key1|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-------------------------------------------------------+--------------------------------------------------------+
; Register name                                         ; Reason for Removal                                     ;
+-------------------------------------------------------+--------------------------------------------------------+
; TimerCounter:Timer|StatusR[1..31]                     ; Stuck at GND due to stuck port data_in                 ;
; GPIO:uGPIO|KEY_StatusR[4..12,14..17,20..22,27..29,31] ; Merged with GPIO:uGPIO|KEY_StatusR[0]                  ;
; GPIO:uGPIO|KEY_StatusR[13,18,19,23..26]               ; Merged with GPIO:uGPIO|KEY_StatusR[30]                 ;
; GPIO:uGPIO|SW_StatusR[24,26..28,30]                   ; Merged with GPIO:uGPIO|SW_StatusR[31]                  ;
; GPIO:uGPIO|SW_StatusR[18..23,25]                      ; Merged with GPIO:uGPIO|SW_StatusR[29]                  ;
; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]            ; Merged with mips:mips_cpu|datapath:dp|flopr:pcreg|q[1] ;
; GPIO:uGPIO|SW_StatusR[29]                             ; Merged with GPIO:uGPIO|SW_StatusR[31]                  ;
; GPIO:uGPIO|KEY_StatusR[30]                            ; Merged with GPIO:uGPIO|KEY_StatusR[0]                  ;
; GPIO:uGPIO|KEY_StatusR[0]                             ; Stuck at GND due to stuck port data_in                 ;
; GPIO:uGPIO|SW_StatusR[31]                             ; Stuck at GND due to stuck port data_in                 ;
; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]            ; Stuck at GND due to stuck port data_in                 ;
; GPIO:uGPIO|key_detect:sw17|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state.S15                ; Lost fanout                                            ;
; Total Number of Removed Registers = 181               ;                                                        ;
+-------------------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+--------------------------------------+--------------------+----------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register ;
+--------------------------------------+--------------------+----------------------------------------+
; GPIO:uGPIO|key_detect:sw17|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw17|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw16|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw16|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw15|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw15|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw14|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw14|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw13|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw13|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw12|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw12|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw11|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw11|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw10|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw10|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw9|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw9|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw8|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw8|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw7|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw7|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw6|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw6|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw5|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw5|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw4|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw4|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw3|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw3|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw2|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw2|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw1|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw1|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw0|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw0|c_state.S15  ;
; GPIO:uGPIO|key_detect:key3|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:key3|c_state.S15 ;
; GPIO:uGPIO|key_detect:key2|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:key2|c_state.S15 ;
; GPIO:uGPIO|key_detect:key1|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:key1|c_state.S15 ;
+--------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3055  ;
; Number of registers using Synchronous Clear  ; 84    ;
; Number of registers using Synchronous Load   ; 91    ;
; Number of registers using Asynchronous Clear ; 542   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1693  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX7_R[1]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX6_R[6]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX5_R[4]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX4_R[5]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX3_R[1]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX2_R[1]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX1_R[0]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX0_R[2]                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|LEDR_R[16]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MIPS_System|GPIO:uGPIO|LEDG_R[5]                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MIPS_System|mips:mips_cpu|datapath:dp|flopr:pcreg|q[16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_System|TimerCounter:Timer|CompareR[25]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux|y[0]  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux|y[28] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux|y[19]  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|controller:c|aludec:ad|Mux0    ;
; 9:1                ; 30 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|alu:alu|Mux13      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |MIPS_System|read_data[25]                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |MIPS_System|read_data[17]                                ;
; 11:1               ; 11 bits   ; 77 LEs        ; 55 LEs               ; 22 LEs                 ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux|y[13]  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux|y[1]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component ;
+-------------------------------+---------------------------------+-----------------------+
; Parameter Name                ; Value                           ; Type                  ;
+-------------------------------+---------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped               ;
; PLL_TYPE                      ; AUTO                            ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ALTPLL_clkgen ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped               ;
; SCAN_CHAIN                    ; LONG                            ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped               ;
; LOCK_HIGH                     ; 1                               ; Untyped               ;
; LOCK_LOW                      ; 1                               ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped               ;
; SKIP_VCO                      ; OFF                             ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped               ;
; BANDWIDTH                     ; 0                               ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped               ;
; DOWN_SPREAD                   ; 0                               ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK2_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 50000                           ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 25000                           ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped               ;
; DPA_DIVIDER                   ; 0                               ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped               ;
; VCO_MIN                       ; 0                               ; Untyped               ;
; VCO_MAX                       ; 0                               ; Untyped               ;
; VCO_CENTER                    ; 0                               ; Untyped               ;
; PFD_MIN                       ; 0                               ; Untyped               ;
; PFD_MAX                       ; 0                               ; Untyped               ;
; M_INITIAL                     ; 0                               ; Untyped               ;
; M                             ; 0                               ; Untyped               ;
; N                             ; 1                               ; Untyped               ;
; M2                            ; 1                               ; Untyped               ;
; N2                            ; 1                               ; Untyped               ;
; SS                            ; 1                               ; Untyped               ;
; C0_HIGH                       ; 0                               ; Untyped               ;
; C1_HIGH                       ; 0                               ; Untyped               ;
; C2_HIGH                       ; 0                               ; Untyped               ;
; C3_HIGH                       ; 0                               ; Untyped               ;
; C4_HIGH                       ; 0                               ; Untyped               ;
; C5_HIGH                       ; 0                               ; Untyped               ;
; C6_HIGH                       ; 0                               ; Untyped               ;
; C7_HIGH                       ; 0                               ; Untyped               ;
; C8_HIGH                       ; 0                               ; Untyped               ;
; C9_HIGH                       ; 0                               ; Untyped               ;
; C0_LOW                        ; 0                               ; Untyped               ;
; C1_LOW                        ; 0                               ; Untyped               ;
; C2_LOW                        ; 0                               ; Untyped               ;
; C3_LOW                        ; 0                               ; Untyped               ;
; C4_LOW                        ; 0                               ; Untyped               ;
; C5_LOW                        ; 0                               ; Untyped               ;
; C6_LOW                        ; 0                               ; Untyped               ;
; C7_LOW                        ; 0                               ; Untyped               ;
; C8_LOW                        ; 0                               ; Untyped               ;
; C9_LOW                        ; 0                               ; Untyped               ;
; C0_INITIAL                    ; 0                               ; Untyped               ;
; C1_INITIAL                    ; 0                               ; Untyped               ;
; C2_INITIAL                    ; 0                               ; Untyped               ;
; C3_INITIAL                    ; 0                               ; Untyped               ;
; C4_INITIAL                    ; 0                               ; Untyped               ;
; C5_INITIAL                    ; 0                               ; Untyped               ;
; C6_INITIAL                    ; 0                               ; Untyped               ;
; C7_INITIAL                    ; 0                               ; Untyped               ;
; C8_INITIAL                    ; 0                               ; Untyped               ;
; C9_INITIAL                    ; 0                               ; Untyped               ;
; C0_MODE                       ; BYPASS                          ; Untyped               ;
; C1_MODE                       ; BYPASS                          ; Untyped               ;
; C2_MODE                       ; BYPASS                          ; Untyped               ;
; C3_MODE                       ; BYPASS                          ; Untyped               ;
; C4_MODE                       ; BYPASS                          ; Untyped               ;
; C5_MODE                       ; BYPASS                          ; Untyped               ;
; C6_MODE                       ; BYPASS                          ; Untyped               ;
; C7_MODE                       ; BYPASS                          ; Untyped               ;
; C8_MODE                       ; BYPASS                          ; Untyped               ;
; C9_MODE                       ; BYPASS                          ; Untyped               ;
; C0_PH                         ; 0                               ; Untyped               ;
; C1_PH                         ; 0                               ; Untyped               ;
; C2_PH                         ; 0                               ; Untyped               ;
; C3_PH                         ; 0                               ; Untyped               ;
; C4_PH                         ; 0                               ; Untyped               ;
; C5_PH                         ; 0                               ; Untyped               ;
; C6_PH                         ; 0                               ; Untyped               ;
; C7_PH                         ; 0                               ; Untyped               ;
; C8_PH                         ; 0                               ; Untyped               ;
; C9_PH                         ; 0                               ; Untyped               ;
; L0_HIGH                       ; 1                               ; Untyped               ;
; L1_HIGH                       ; 1                               ; Untyped               ;
; G0_HIGH                       ; 1                               ; Untyped               ;
; G1_HIGH                       ; 1                               ; Untyped               ;
; G2_HIGH                       ; 1                               ; Untyped               ;
; G3_HIGH                       ; 1                               ; Untyped               ;
; E0_HIGH                       ; 1                               ; Untyped               ;
; E1_HIGH                       ; 1                               ; Untyped               ;
; E2_HIGH                       ; 1                               ; Untyped               ;
; E3_HIGH                       ; 1                               ; Untyped               ;
; L0_LOW                        ; 1                               ; Untyped               ;
; L1_LOW                        ; 1                               ; Untyped               ;
; G0_LOW                        ; 1                               ; Untyped               ;
; G1_LOW                        ; 1                               ; Untyped               ;
; G2_LOW                        ; 1                               ; Untyped               ;
; G3_LOW                        ; 1                               ; Untyped               ;
; E0_LOW                        ; 1                               ; Untyped               ;
; E1_LOW                        ; 1                               ; Untyped               ;
; E2_LOW                        ; 1                               ; Untyped               ;
; E3_LOW                        ; 1                               ; Untyped               ;
; L0_INITIAL                    ; 1                               ; Untyped               ;
; L1_INITIAL                    ; 1                               ; Untyped               ;
; G0_INITIAL                    ; 1                               ; Untyped               ;
; G1_INITIAL                    ; 1                               ; Untyped               ;
; G2_INITIAL                    ; 1                               ; Untyped               ;
; G3_INITIAL                    ; 1                               ; Untyped               ;
; E0_INITIAL                    ; 1                               ; Untyped               ;
; E1_INITIAL                    ; 1                               ; Untyped               ;
; E2_INITIAL                    ; 1                               ; Untyped               ;
; E3_INITIAL                    ; 1                               ; Untyped               ;
; L0_MODE                       ; BYPASS                          ; Untyped               ;
; L1_MODE                       ; BYPASS                          ; Untyped               ;
; G0_MODE                       ; BYPASS                          ; Untyped               ;
; G1_MODE                       ; BYPASS                          ; Untyped               ;
; G2_MODE                       ; BYPASS                          ; Untyped               ;
; G3_MODE                       ; BYPASS                          ; Untyped               ;
; E0_MODE                       ; BYPASS                          ; Untyped               ;
; E1_MODE                       ; BYPASS                          ; Untyped               ;
; E2_MODE                       ; BYPASS                          ; Untyped               ;
; E3_MODE                       ; BYPASS                          ; Untyped               ;
; L0_PH                         ; 0                               ; Untyped               ;
; L1_PH                         ; 0                               ; Untyped               ;
; G0_PH                         ; 0                               ; Untyped               ;
; G1_PH                         ; 0                               ; Untyped               ;
; G2_PH                         ; 0                               ; Untyped               ;
; G3_PH                         ; 0                               ; Untyped               ;
; E0_PH                         ; 0                               ; Untyped               ;
; E1_PH                         ; 0                               ; Untyped               ;
; E2_PH                         ; 0                               ; Untyped               ;
; E3_PH                         ; 0                               ; Untyped               ;
; M_PH                          ; 0                               ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped               ;
; CLK0_COUNTER                  ; G0                              ; Untyped               ;
; CLK1_COUNTER                  ; G0                              ; Untyped               ;
; CLK2_COUNTER                  ; G0                              ; Untyped               ;
; CLK3_COUNTER                  ; G0                              ; Untyped               ;
; CLK4_COUNTER                  ; G0                              ; Untyped               ;
; CLK5_COUNTER                  ; G0                              ; Untyped               ;
; CLK6_COUNTER                  ; E0                              ; Untyped               ;
; CLK7_COUNTER                  ; E1                              ; Untyped               ;
; CLK8_COUNTER                  ; E2                              ; Untyped               ;
; CLK9_COUNTER                  ; E3                              ; Untyped               ;
; L0_TIME_DELAY                 ; 0                               ; Untyped               ;
; L1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G0_TIME_DELAY                 ; 0                               ; Untyped               ;
; G1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G2_TIME_DELAY                 ; 0                               ; Untyped               ;
; G3_TIME_DELAY                 ; 0                               ; Untyped               ;
; E0_TIME_DELAY                 ; 0                               ; Untyped               ;
; E1_TIME_DELAY                 ; 0                               ; Untyped               ;
; E2_TIME_DELAY                 ; 0                               ; Untyped               ;
; E3_TIME_DELAY                 ; 0                               ; Untyped               ;
; M_TIME_DELAY                  ; 0                               ; Untyped               ;
; N_TIME_DELAY                  ; 0                               ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped               ;
; ENABLE0_COUNTER               ; L0                              ; Untyped               ;
; ENABLE1_COUNTER               ; L0                              ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped               ;
; LOOP_FILTER_C                 ; 5                               ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped               ;
; VCO_POST_SCALE                ; 0                               ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped               ;
; M_TEST_SOURCE                 ; 5                               ; Untyped               ;
; C0_TEST_SOURCE                ; 5                               ; Untyped               ;
; C1_TEST_SOURCE                ; 5                               ; Untyped               ;
; C2_TEST_SOURCE                ; 5                               ; Untyped               ;
; C3_TEST_SOURCE                ; 5                               ; Untyped               ;
; C4_TEST_SOURCE                ; 5                               ; Untyped               ;
; C5_TEST_SOURCE                ; 5                               ; Untyped               ;
; C6_TEST_SOURCE                ; 5                               ; Untyped               ;
; C7_TEST_SOURCE                ; 5                               ; Untyped               ;
; C8_TEST_SOURCE                ; 5                               ; Untyped               ;
; C9_TEST_SOURCE                ; 5                               ; Untyped               ;
; CBXI_PARAMETER                ; ALTPLL_clkgen_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped               ;
; WIDTH_CLOCK                   ; 6                               ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|flopr:pcreg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcbrmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; insts_data.mif       ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_qoa2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 96                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 96                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 309                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 96                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; ALTPLL_clkgen:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:uGPIO"            ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:Timer"    ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Addr_Decoder:Decoder"       ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; CS_UART_N ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; byteena_b ; Input ; Info     ; Stuck at VCC                  ;
; data_a    ; Input ; Info     ; Explicitly unconnected        ;
; enable_a  ; Input ; Info     ; Stuck at VCC                  ;
; wren_a    ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:pcmux" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; d1[1..0] ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                         ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                         ;
; b[2]     ; Input ; Info     ; Stuck at VCC                         ;
+----------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 96                  ; 96               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 202                         ;
; cycloneiii_ff         ; 1539                        ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 1139                        ;
;     SCLR              ; 36                          ;
;     plain             ; 334                         ;
; cycloneiii_lcell_comb ; 2469                        ;
;     arith             ; 121                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 60                          ;
;     normal            ; 2348                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 419                         ;
;         4 data inputs ; 1833                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 13.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                       ; Details                                                                                                                                             ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; clk0                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mips:mips_cpu|datapath:dp|aluout[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux31~3                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux31~3                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux21~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux21~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux20~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux20~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux19~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux19~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux18~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux18~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux17~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux17~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux16~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux16~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux15~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux15~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux14~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux14~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux13~3                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux13~3                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux12~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux12~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux30~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux30~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux11~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux11~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux10~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux10~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux9~2                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux9~2                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux8~2                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux8~2                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux7~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux7~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux6~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux6~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux5~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux5~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux4~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux4~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux3~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux3~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux2~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux2~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux29~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux29~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux1~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux1~4                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux0~5                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux0~5                                                                ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux28~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux28~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux27~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux27~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux26~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux26~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux25~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux25~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux24~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux24~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux23~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux23~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux22~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|datapath:dp|aluout[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux22~2                                                               ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[0]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[0]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[10] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[10] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[11] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[11] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[12] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[12] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[13] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[13] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[14] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[14] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[15] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[15] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[16] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[16] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[17] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[17] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[18] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[18] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[19] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[19] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[1]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[1]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[20] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[20] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[21] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[21] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[22] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[22] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[23] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[23] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[24] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[24] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[25] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[25] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[26] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[26] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[27] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[27] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[28] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[28] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[29] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[29] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[2]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[2]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[30] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[30] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[31] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[31] ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[3]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[3]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[4]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[4]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[5]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[5]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[6]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[6]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[7]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[7]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[8]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[8]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[9]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|instr[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated|q_a[9]  ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                     ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                     ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                     ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                     ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31]                                                             ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                              ; N/A                                                                                                                                                 ;
; mips:mips_cpu|pc[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                     ; N/A                                                                                                                                                 ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Mar 23 17:20:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mips_system.v
    Info (12023): Found entity 1: MIPS_System File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file mips_cpu/mips.v
    Info (12023): Found entity 1: mips File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 15
    Info (12023): Found entity 2: controller File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 79
    Info (12023): Found entity 3: maindec File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 115
    Info (12023): Found entity 4: aludec File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 147
    Info (12023): Found entity 5: datapath File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 172
Info (12021): Found 9 design units, including 9 entities, in source file mips_cpu/mipsparts.v
    Info (12023): Found entity 1: regfile File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 2
    Info (12023): Found entity 2: alu File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 23
    Info (12023): Found entity 3: adder File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 48
    Info (12023): Found entity 4: sl2 File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 56
    Info (12023): Found entity 5: sign_zero_ext File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 65
    Info (12023): Found entity 6: shift_left_16 File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 79
    Info (12023): Found entity 7: flopr File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 93
    Info (12023): Found entity 8: flopenr File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 106
    Info (12023): Found entity 9: mux2 File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file alera_mem_dual_port/ram2port_inst_data.v
    Info (12023): Found entity 1: ram2port_inst_data File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file decoder/addr_decoder.v
    Info (12023): Found entity 1: Addr_Decoder File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Decoder/Addr_Decoder.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file gpio/gpio.v
    Info (12023): Found entity 1: GPIO File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/GPIO/GPIO.v Line: 20
    Info (12023): Found entity 2: key_detect File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/GPIO/GPIO.v Line: 257
Info (12021): Found 1 design units, including 1 entities, in source file timer/timercounter.v
    Info (12023): Found entity 1: TimerCounter File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Timer/TimerCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_pll/altpll_clkgen.v
    Info (12023): Found entity 1: ALTPLL_clkgen File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v Line: 39
Info (12127): Elaborating entity "MIPS_System" for the top level hierarchy
Info (12128): Elaborating entity "ALTPLL_clkgen" for hierarchy "ALTPLL_clkgen:pll0" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 72
Info (12128): Elaborating entity "altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v Line: 102
Info (12130): Elaborated megafunction instantiation "ALTPLL_clkgen:pll0|altpll:altpll_component" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v Line: 102
Info (12133): Instantiated megafunction "ALTPLL_clkgen:pll0|altpll:altpll_component" with the following parameter: File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v Line: 102
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "25000"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "50000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL_clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v
    Info (12023): Found entity 1: ALTPLL_clkgen_altpll File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/altpll_clkgen_altpll.v Line: 30
Info (12128): Elaborating entity "ALTPLL_clkgen_altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips_cpu" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 91
Info (12128): Elaborating entity "controller" for hierarchy "mips:mips_cpu|controller:c" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 55
Info (12128): Elaborating entity "maindec" for hierarchy "mips:mips_cpu|controller:c|maindec:md" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 104
Info (12128): Elaborating entity "aludec" for hierarchy "mips:mips_cpu|controller:c|aludec:ad" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 108
Info (12128): Elaborating entity "datapath" for hierarchy "mips:mips_cpu|datapath:dp" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 74
Info (12128): Elaborating entity "flopr" for hierarchy "mips:mips_cpu|datapath:dp|flopr:pcreg" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 196
Info (12128): Elaborating entity "adder" for hierarchy "mips:mips_cpu|datapath:dp|adder:pcadd1" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 200
Info (12128): Elaborating entity "sl2" for hierarchy "mips:mips_cpu|datapath:dp|sl2:immsh" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 203
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:pcbrmux" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 212
Info (12128): Elaborating entity "regfile" for hierarchy "mips:mips_cpu|datapath:dp|regfile:rf" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 227
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:wrmux" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 232
Info (12128): Elaborating entity "sign_zero_ext" for hierarchy "mips:mips_cpu|datapath:dp|sign_zero_ext:sze" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 241
Info (12128): Elaborating entity "shift_left_16" for hierarchy "mips:mips_cpu|datapath:dp|shift_left_16:sl16" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 245
Info (12128): Elaborating entity "alu" for hierarchy "mips:mips_cpu|datapath:dp|alu:alu" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mips.v Line: 257
Info (12128): Elaborating entity "ram2port_inst_data" for hierarchy "ram2port_inst_data:Inst_Data_Mem" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 111
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v Line: 108
Info (12130): Elaborated megafunction instantiation "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v Line: 108
Info (12133): Instantiated megafunction "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v Line: 108
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "insts_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qoa2.tdf
    Info (12023): Found entity 1: altsyncram_qoa2 File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/altsyncram_qoa2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qoa2" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_qoa2:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:Decoder" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 119
Info (12128): Elaborating entity "TimerCounter" for hierarchy "TimerCounter:Timer" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 131
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:uGPIO" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_System.v Line: 156
Info (12128): Elaborating entity "key_detect" for hierarchy "GPIO:uGPIO|key_detect:key1" File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/GPIO/GPIO.v Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ag14.tdf
    Info (12023): Found entity 1: altsyncram_ag14 File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/altsyncram_ag14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/mux_i7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_grh.tdf
    Info (12023): Found entity 1: cntr_grh File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_grh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cmpr_jrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_8hi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_4rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cmpr_grb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.23.17:20:16 Progress: Loading sldbc7662d8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbc7662d8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/db/ip/sldbc7662d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mips:mips_cpu|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/ezioh/Desktop/mips/MIPS_System/MIPS_System_Students/MIPS_CPU/mipsparts.v Line: 8
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 105 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 224 of its 225 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5641 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 5401 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Sat Mar 23 17:20:28 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:28


