digraph "0_virglrenderer_e534b51ca3c3cd25f3990589932a9ed711c59b27@pointer" {
"1000855" [label="(Call,parse_file( &cur, &brackets->ind_file ))"];
"1000865" [label="(Call,parse_register_1d( ctx, &brackets->ind_file,\n                              &brackets->ind_index ))"];
"1000864" [label="(Call,!parse_register_1d( ctx, &brackets->ind_file,\n                              &brackets->ind_index ))"];
"1000935" [label="(Call,report_error(ctx, \"Expected indirect register swizzle component `x', `y', `z' or `w'\"))"];
"1001025" [label="(Call,report_error( ctx, \"Expected `]'\" ))"];
"1001063" [label="(Call,report_error( ctx, \"Expected literal unsigned integer\" ))"];
"1001081" [label="(Call,report_error( ctx, \"Expected `)'\" ))"];
"1001026" [label="(Identifier,ctx)"];
"1001065" [label="(Literal,\"Expected literal unsigned integer\")"];
"1000866" [label="(Identifier,ctx)"];
"1000865" [label="(Call,parse_register_1d( ctx, &brackets->ind_file,\n                              &brackets->ind_index ))"];
"1000858" [label="(Call,&brackets->ind_file)"];
"1001081" [label="(Call,report_error( ctx, \"Expected `)'\" ))"];
"1001082" [label="(Identifier,ctx)"];
"1000871" [label="(Call,&brackets->ind_index)"];
"1000856" [label="(Call,&cur)"];
"1000985" [label="(Identifier,ctx)"];
"1001067" [label="(Identifier,FALSE)"];
"1000905" [label="(Block,)"];
"1000863" [label="(ControlStructure,if (!parse_register_1d( ctx, &brackets->ind_file,\n                              &brackets->ind_index )))"];
"1000864" [label="(Call,!parse_register_1d( ctx, &brackets->ind_file,\n                              &brackets->ind_index ))"];
"1001025" [label="(Call,report_error( ctx, \"Expected `]'\" ))"];
"1000876" [label="(Identifier,FALSE)"];
"1001085" [label="(Identifier,FALSE)"];
"1001080" [label="(Block,)"];
"1001063" [label="(Call,report_error( ctx, \"Expected literal unsigned integer\" ))"];
"1000939" [label="(Identifier,FALSE)"];
"1000935" [label="(Call,report_error(ctx, \"Expected indirect register swizzle component `x', `y', `z' or `w'\"))"];
"1001027" [label="(Literal,\"Expected `]'\")"];
"1000867" [label="(Call,&brackets->ind_file)"];
"1001083" [label="(Literal,\"Expected `)'\")"];
"1004167" [label="(MethodReturn,static boolean)"];
"1000880" [label="(Identifier,ctx)"];
"1000937" [label="(Literal,\"Expected indirect register swizzle component `x', `y', `z' or `w'\")"];
"1001064" [label="(Identifier,ctx)"];
"1000854" [label="(ControlStructure,if (parse_file( &cur, &brackets->ind_file )))"];
"1001062" [label="(Block,)"];
"1001029" [label="(Identifier,FALSE)"];
"1000936" [label="(Identifier,ctx)"];
"1001024" [label="(Block,)"];
"1000855" [label="(Call,parse_file( &cur, &brackets->ind_file ))"];
"1000855" -> "1000854"  [label="AST: "];
"1000855" -> "1000858"  [label="CFG: "];
"1000856" -> "1000855"  [label="AST: "];
"1000858" -> "1000855"  [label="AST: "];
"1000866" -> "1000855"  [label="CFG: "];
"1000985" -> "1000855"  [label="CFG: "];
"1000855" -> "1004167"  [label="DDG: "];
"1000855" -> "1004167"  [label="DDG: "];
"1000855" -> "1004167"  [label="DDG: "];
"1000855" -> "1000865"  [label="DDG: "];
"1000865" -> "1000864"  [label="AST: "];
"1000865" -> "1000871"  [label="CFG: "];
"1000866" -> "1000865"  [label="AST: "];
"1000867" -> "1000865"  [label="AST: "];
"1000871" -> "1000865"  [label="AST: "];
"1000864" -> "1000865"  [label="CFG: "];
"1000865" -> "1004167"  [label="DDG: "];
"1000865" -> "1004167"  [label="DDG: "];
"1000865" -> "1004167"  [label="DDG: "];
"1000865" -> "1000864"  [label="DDG: "];
"1000865" -> "1000864"  [label="DDG: "];
"1000865" -> "1000864"  [label="DDG: "];
"1000865" -> "1000935"  [label="DDG: "];
"1000865" -> "1001025"  [label="DDG: "];
"1000865" -> "1001063"  [label="DDG: "];
"1000865" -> "1001081"  [label="DDG: "];
"1000864" -> "1000863"  [label="AST: "];
"1000876" -> "1000864"  [label="CFG: "];
"1000880" -> "1000864"  [label="CFG: "];
"1000864" -> "1004167"  [label="DDG: "];
"1000864" -> "1004167"  [label="DDG: "];
"1000935" -> "1000905"  [label="AST: "];
"1000935" -> "1000937"  [label="CFG: "];
"1000936" -> "1000935"  [label="AST: "];
"1000937" -> "1000935"  [label="AST: "];
"1000939" -> "1000935"  [label="CFG: "];
"1000935" -> "1004167"  [label="DDG: "];
"1000935" -> "1004167"  [label="DDG: "];
"1001025" -> "1001024"  [label="AST: "];
"1001025" -> "1001027"  [label="CFG: "];
"1001026" -> "1001025"  [label="AST: "];
"1001027" -> "1001025"  [label="AST: "];
"1001029" -> "1001025"  [label="CFG: "];
"1001025" -> "1004167"  [label="DDG: "];
"1001025" -> "1004167"  [label="DDG: "];
"1001063" -> "1001062"  [label="AST: "];
"1001063" -> "1001065"  [label="CFG: "];
"1001064" -> "1001063"  [label="AST: "];
"1001065" -> "1001063"  [label="AST: "];
"1001067" -> "1001063"  [label="CFG: "];
"1001063" -> "1004167"  [label="DDG: "];
"1001063" -> "1004167"  [label="DDG: "];
"1001081" -> "1001080"  [label="AST: "];
"1001081" -> "1001083"  [label="CFG: "];
"1001082" -> "1001081"  [label="AST: "];
"1001083" -> "1001081"  [label="AST: "];
"1001085" -> "1001081"  [label="CFG: "];
"1001081" -> "1004167"  [label="DDG: "];
"1001081" -> "1004167"  [label="DDG: "];
}
