// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/14/2020 15:59:44"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Datapath (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	Qm1,
	RST,
	LDQ,
	CLK,
	LDA,
	A,
	SR_SEL,
	MULT_SEL,
	Cin,
	PC_EN,
	INST_MEM_OUT,
	PC_MUX_SEL,
	RF_EN,
	INS_TYPE_MUX_SEL,
	PLUS1_SEL,
	DATA_MEM_OUT,
	D_SEL,
	A_SEL,
	OAP,
	B_SEL,
	Product,
	MULT_EN,
	SR,
	SL,
	CO,
	OVF,
	Z,
	N,
	ALUOUT,
	DATA_MEM_ADDR_IN,
	DATA_MEM_SEL,
	DATA_MEM_DATA_IN,
	WB_SEL,
	UL_SEL,
	OPCODE,
	OUT_Q,
	READ_DATA_A,
	READ_DATA_B,
	RF_OUT_A,
	RF_OUT_B,
	RF_R_ADDR_B,
	RF_W_ADDR,
	RF_W_DATA);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	Qm1;
input 	RST;
input 	LDQ;
input 	CLK;
input 	LDA;
output 	[7:0] A;
input 	SR_SEL;
input 	MULT_SEL;
input 	Cin;
input 	PC_EN;
input 	[15:0] INST_MEM_OUT;
input 	[1:0] PC_MUX_SEL;
input 	RF_EN;
input 	INS_TYPE_MUX_SEL;
input 	PLUS1_SEL;
input 	[15:0] DATA_MEM_OUT;
input 	[1:0] D_SEL;
input 	[1:0] A_SEL;
input 	[2:0] OAP;
input 	[1:0] B_SEL;
output 	[15:0] Product;
input 	MULT_EN;
input 	SR;
input 	SL;
output 	CO;
output 	OVF;
output 	Z;
output 	N;
output 	[7:0] ALUOUT;
output 	[9:0] DATA_MEM_ADDR_IN;
input 	DATA_MEM_SEL;
output 	[15:0] DATA_MEM_DATA_IN;
input 	WB_SEL;
input 	UL_SEL;
output 	[3:0] OPCODE;
output 	[7:0] OUT_Q;
output 	[7:0] READ_DATA_A;
output 	[7:0] READ_DATA_B;
output 	[7:0] RF_OUT_A;
output 	[7:0] RF_OUT_B;
output 	[2:0] RF_R_ADDR_B;
output 	[2:0] RF_W_ADDR;
output 	[7:0] RF_W_DATA;

// Design Ports Information
// Qm1	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[7]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[6]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[5]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[4]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[2]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[1]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[15]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[14]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[13]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[12]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[11]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[10]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[9]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[8]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[7]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[6]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[5]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[4]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[3]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[2]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Product[0]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CO	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OVF	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Z	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// N	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[7]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[6]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[5]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[4]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[3]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[2]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[1]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOUT[0]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[9]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[8]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[7]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[6]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[5]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[4]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[2]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[1]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_ADDR_IN[0]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[14]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[13]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[12]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[11]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[9]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[8]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[7]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[5]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[2]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[1]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_DATA_IN[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPCODE[3]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPCODE[2]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPCODE[1]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OPCODE[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[7]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[6]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[5]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[4]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[3]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[2]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[1]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_Q[0]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[7]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[6]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[3]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[2]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[1]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_A[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[7]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[6]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[5]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[2]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[1]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// READ_DATA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[7]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[6]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[5]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[4]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[3]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[1]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_A[0]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[7]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[6]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[5]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[3]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[2]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[1]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_OUT_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_R_ADDR_B[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_R_ADDR_B[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_R_ADDR_B[0]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[6]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[5]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[2]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[0]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OAP[1]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_SEL[0]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_SEL[1]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[7]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[8]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OAP[0]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OAP[2]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B_SEL[1]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[9]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INS_TYPE_MUX_SEL	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[10]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[4]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[11]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B_SEL[0]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[2]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[1]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[0]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Cin	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MULT_SEL	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[15]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WB_SEL	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UL_SEL	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[14]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[13]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[12]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[11]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[10]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[9]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[8]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[7]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[6]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[5]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[3]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[1]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[15]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[14]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[12]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PLUS1_SEL	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D_SEL[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D_SEL[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LDQ	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RST	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SR	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SR_SEL	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SL	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LDA	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MULT_EN	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_MUX_SEL[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_MUX_SEL[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PC_EN	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RF_EN	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_SEL	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU|neg_a[1]~2_combout ;
wire \ALU|neg_a[2]~4_combout ;
wire \ALU|neg_a[4]~8_combout ;
wire \ALU|neg_b[1]~2_combout ;
wire \ALU|neg_b[5]~10_combout ;
wire \ALU|neg_b[6]~12_combout ;
wire \Multiplier|Adder|Add0~16_combout ;
wire \Multiplier|Adder|Add0~18_combout ;
wire \Multiplier|Adder|Add0~22_combout ;
wire \Multiplier|Adder|Add0~27 ;
wire \Multiplier|Adder|Add0~28_combout ;
wire \Multiplier|Subtractor|Add0~0_combout ;
wire \Multiplier|Subtractor|Add0~2_combout ;
wire \Multiplier|Subtractor|Add0~4_combout ;
wire \Multiplier|Subtractor|Add0~8_combout ;
wire \Multiplier|Subtractor|Add0~10_combout ;
wire \Multiplier|Subtractor|Add0~13 ;
wire \Multiplier|Subtractor|Add0~14_combout ;
wire \REG_PC|Address[0]~10_combout ;
wire \REG_PC|Address[2]~14_combout ;
wire \REG_PC|Address[7]~25 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \REG_PC|Address[8]~28 ;
wire \REG_PC|Address[8]~27_combout ;
wire \REG_PC|Address[9]~29_combout ;
wire \RF|Read_DataA[7]~0_combout ;
wire \RF|Read_DataA[7]~1_combout ;
wire \RF|Read_DataA[6]~5_combout ;
wire \RF|Read_DataA[6]~6_combout ;
wire \RF|Read_DataA[5]~10_combout ;
wire \RF|Read_DataA[4]~15_combout ;
wire \RF|Read_DataA[4]~16_combout ;
wire \RF|Read_DataA[4]~17_combout ;
wire \RF|Read_DataA[3]~20_combout ;
wire \RF|Read_DataA[3]~22_combout ;
wire \RF|Read_DataA[3]~23_combout ;
wire \MUX_A|Mux5~0_combout ;
wire \RF|Read_DataA[2]~25_combout ;
wire \RF|Read_DataA[2]~26_combout ;
wire \MUX_A|Mux7~0_combout ;
wire \RF|Read_DataA[0]~35_combout ;
wire \MUX_A|Mux7~1_combout ;
wire \RF|Read_DataB[6]~7_combout ;
wire \RF|Read_DataB[6]~8_combout ;
wire \RF|Read_DataB[5]~11_combout ;
wire \RF|Read_DataB[5]~12_combout ;
wire \RF|Read_DataB[4]~13_combout ;
wire \RF|Read_DataB[4]~15_combout ;
wire \RF|Read_DataB[4]~16_combout ;
wire \MUX_B|Mux3~0_combout ;
wire \RF|Read_DataB[3]~17_combout ;
wire \RF|Read_DataB[3]~18_combout ;
wire \MUX_B|Mux4~0_combout ;
wire \MUX_B|Mux4~1_combout ;
wire \RF|Read_DataB[2]~23_combout ;
wire \RF|Read_DataB[2]~24_combout ;
wire \RF|Read_DataB[1]~27_combout ;
wire \RF|Read_DataB[1]~28_combout ;
wire \MUX_B|Mux6~0_combout ;
wire \MUX_B|Mux6~1_combout ;
wire \RF|Read_DataB[0]~29_combout ;
wire \RF|Read_DataB[0]~31_combout ;
wire \RF|Read_DataB[0]~32_combout ;
wire \ALU|temp~0_combout ;
wire \ALU|temp~1_combout ;
wire \ALU|temp~2_combout ;
wire \ALU|Mux10~0_combout ;
wire \ALU|temp~3_combout ;
wire \ALU|Mux10~1_combout ;
wire \MUX_B|Mux1~1_combout ;
wire \ALU|Mux9~0_combout ;
wire \ALU|temp~4_combout ;
wire \ALU|temp~6_combout ;
wire \ALU|temp~8_combout ;
wire \ALU|temp~9_combout ;
wire \ALU|temp~10_combout ;
wire \ALU|Mux11~1_combout ;
wire \ALU|temp~11_combout ;
wire \ALU|Mux11~2_combout ;
wire \ALU|Mux12~2_combout ;
wire \ALU|temp~12_combout ;
wire \ALU|temp~13_combout ;
wire \MUX_B|Mux6~2_combout ;
wire \ALU|Mux14~0_combout ;
wire \ALU|Mux14~1_combout ;
wire \ALU|Mux14~2_combout ;
wire \ALU|Mux14~3_combout ;
wire \ALU|Mux14~4_combout ;
wire \ALU|Mux14~5_combout ;
wire \ALU|Mux14~6_combout ;
wire \ALU|Mux8~3_combout ;
wire \MUX_D|Mux0~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \REG_A|Q~0_combout ;
wire \MULT_SEL_A|Output[7]~12_combout ;
wire \Multiplier|Adder|Add0~30_combout ;
wire \Multiplier|Adder|Add0~33_combout ;
wire \Multiplier|Adder|Add0~35_combout ;
wire \Multiplier|Adder|Add0~36_combout ;
wire \ALU|Mux0~0_combout ;
wire \ALU|Mux0~1_combout ;
wire \ALU|Mux0~2_combout ;
wire \ALU|Mux0~3_combout ;
wire \MUX_PC|Mux3~0_combout ;
wire \MUX_PC|Mux5~0_combout ;
wire \MUX_PC|Mux5~1_combout ;
wire \MUX_PC|Mux6~0_combout ;
wire \MUX_PC|Mux6~1_combout ;
wire \RF|reg4~1_combout ;
wire \RF|reg7~1_combout ;
wire \RF|reg5~3_combout ;
wire \RF|reg6~3_combout ;
wire \RF|reg4~3_combout ;
wire \RF|reg7~3_combout ;
wire \RF|reg3~3_combout ;
wire \RF|reg6~4_combout ;
wire \RF|reg4~4_combout ;
wire \RF|reg2~4_combout ;
wire \RF|reg1~4_combout ;
wire \RF|reg5~5_combout ;
wire \RF|reg6~5_combout ;
wire \RF|reg4~5_combout ;
wire \RF|reg7~5_combout ;
wire \RF|reg1~5_combout ;
wire \RF|reg0~5_combout ;
wire \RF|reg6~6_combout ;
wire \RF|reg2~6_combout ;
wire \RF|reg1~6_combout ;
wire \RF|reg0~6_combout ;
wire \RF|reg3~6_combout ;
wire \RF|reg5~7_combout ;
wire \RF|reg6~7_combout ;
wire \RF|reg4~7_combout ;
wire \RF|reg7~7_combout ;
wire \RF|reg2~7_combout ;
wire \RF|reg0~7_combout ;
wire \RF|reg7~8_combout ;
wire \RF|reg2~8_combout ;
wire \RF|reg6~9_combout ;
wire \RF|reg4~9_combout ;
wire \RF|reg1~9_combout ;
wire \ALU|Mux3~0_combout ;
wire \ALU|Mux2~1_combout ;
wire \ALU|Mux4~1_combout ;
wire \ALU|Mux6~0_combout ;
wire \ALU|Mux6~1_combout ;
wire \ALU|Mux6~2_combout ;
wire \ALU|Mux6~3_combout ;
wire \ALU|Mux7~0_combout ;
wire \REG_Q|Q~4_combout ;
wire \REG_Q|Q~6_combout ;
wire \REG_Q|Q~10_combout ;
wire \REG_Q|Q~16_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \MUX_PC|Mux1~0_combout ;
wire \MUX_PC|Mux0~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \INS_TYPE_MUX_SEL~combout ;
wire \SR_SEL~combout ;
wire \PC_EN~combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \LDQ~combout ;
wire \MULT_EN~combout ;
wire \MUX_D|Mux7~0_combout ;
wire \Cin~combout ;
wire \ALU|Mux15~1_combout ;
wire \ALU|Mux15~0_combout ;
wire \ALU|Mux15~3_combout ;
wire \MUX_B|Mux7~0_combout ;
wire \ALU|Mux15~2_combout ;
wire \ALU|Mux15~4_combout ;
wire \MULT_SEL_A|Output[0]~10_combout ;
wire \SR~combout ;
wire \SL~combout ;
wire \MULT_SEL~combout ;
wire \REG_Q|Q[3]~0_combout ;
wire \Multiplier|Adder|Add0~38_combout ;
wire \REG_Q|Q~5_combout ;
wire \RST~combout ;
wire \REG_Q|Q[3]~3_combout ;
wire \PLUS1_SEL~combout ;
wire \PLUS1_ADDER|Output[0]~2_combout ;
wire \PLUS1_ADDER|Output[1]~1_combout ;
wire \RF_EN~combout ;
wire \RF|reg0[5]~0_combout ;
wire \RF|reg0~1_combout ;
wire \RF|reg0[5]~2_combout ;
wire \MUX_TYPE_SEL|Output[1]~1_combout ;
wire \RF|reg1[0]~0_combout ;
wire \MUX_D|Mux0~1_combout ;
wire \RF|reg1~1_combout ;
wire \RF|reg1[0]~2_combout ;
wire \RF|Read_DataB[7]~2_combout ;
wire \RF|reg2[3]~0_combout ;
wire \RF|reg2~1_combout ;
wire \RF|reg2[3]~2_combout ;
wire \RF|Read_DataB[7]~3_combout ;
wire \RF|reg5[2]~0_combout ;
wire \RF|reg5~1_combout ;
wire \RF|reg5[2]~2_combout ;
wire \MUX_TYPE_SEL|Output[0]~0_combout ;
wire \RF|reg6[2]~0_combout ;
wire \RF|reg6~1_combout ;
wire \RF|reg6[2]~2_combout ;
wire \RF|Read_DataB[7]~0_combout ;
wire \RF|Read_DataB[7]~1_combout ;
wire \MUX_TYPE_SEL|Output[2]~2_combout ;
wire \RF|Read_DataB[7]~4_combout ;
wire \REG_Q|Q~1_combout ;
wire \REG_Q|Q~2_combout ;
wire \REG_A|Q~16_combout ;
wire \REG_A|Q~17_combout ;
wire \REG_A|Q[5]~5_combout ;
wire \MUX_D|Mux7~1_combout ;
wire \RF|reg3[5]~0_combout ;
wire \RF|reg3~9_combout ;
wire \RF|reg3[5]~2_combout ;
wire \RF|reg2~9_combout ;
wire \RF|Read_DataB[0]~30_combout ;
wire \Multiplier|Q[0]~7_combout ;
wire \RF|reg1~8_combout ;
wire \REG_Q|Q~14_combout ;
wire \RF|reg0~4_combout ;
wire \RF|Read_DataB[5]~9_combout ;
wire \RF|reg3~4_combout ;
wire \RF|Read_DataB[5]~10_combout ;
wire \Multiplier|Q[5]~2_combout ;
wire \RF|reg0~3_combout ;
wire \REG_A|Q~3_combout ;
wire \MUX_PC|Mux3~1_combout ;
wire \MUX_D|Mux5~0_combout ;
wire \MUX_D|Mux5~1_combout ;
wire \RF|reg1~7_combout ;
wire \RF|Read_DataB[2]~21_combout ;
wire \RF|reg3~7_combout ;
wire \RF|Read_DataB[2]~22_combout ;
wire \MUX_B|Mux5~0_combout ;
wire \MUX_B|Mux5~1_combout ;
wire \RF|Read_DataA[2]~27_combout ;
wire \RF|Read_DataA[2]~28_combout ;
wire \RF|Read_DataA[2]~29_combout ;
wire \MUX_A|Mux5~1_combout ;
wire \ALU|temp~15_combout ;
wire \ALU|Mux1~0_combout ;
wire \ALU|Mux1~0clkctrl_outclk ;
wire \ALU|temp~14_combout ;
wire \ALU|Mux13~1_combout ;
wire \ALU|Mux13~2_combout ;
wire \Multiplier|Q[2]~5_combout ;
wire \MUX_B|Mux5~2_combout ;
wire \ALU|Mux13~0_combout ;
wire \ALU|Mux13~3_combout ;
wire \REG_PC|Address[3]~16_combout ;
wire \REG_PC|Address[7]~26_combout ;
wire \MUX_A|Mux4~0_combout ;
wire \RF|reg5~6_combout ;
wire \RF|Read_DataA[3]~21_combout ;
wire \RF|Read_DataA[3]~24_combout ;
wire \MUX_A|Mux4~1_combout ;
wire \REG_A|Q~14_combout ;
wire \MULT_SEL_A|Output[1]~9_combout ;
wire \REG_A|Q~15_combout ;
wire \MUX_PC|Mux8~0_combout ;
wire \MUX_PC|Mux8~1_combout ;
wire \MUX_PC|Mux9~0_combout ;
wire \MUX_PC|Mux9~1_combout ;
wire \REG_PC|Address[0]~11 ;
wire \REG_PC|Address[1]~12_combout ;
wire \MUX_A|Mux6~0_combout ;
wire \RF|Read_DataA[1]~32_combout ;
wire \RF|reg3~8_combout ;
wire \RF|Read_DataA[1]~33_combout ;
wire \RF|reg4[6]~0_combout ;
wire \RF|reg4~8_combout ;
wire \RF|reg4[6]~2_combout ;
wire \RF|reg6~8_combout ;
wire \RF|Read_DataA[1]~30_combout ;
wire \RF|reg5~8_combout ;
wire \RF|Read_DataA[1]~31_combout ;
wire \RF|Read_DataA[1]~34_combout ;
wire \MUX_A|Mux6~1_combout ;
wire \ALU|neg_a[0]~1_cout ;
wire \ALU|neg_a[1]~3 ;
wire \ALU|neg_a[2]~5 ;
wire \ALU|neg_a[3]~6_combout ;
wire \ALU|Mux12~3_combout ;
wire \ALU|neg_b[0]~1_cout ;
wire \ALU|neg_b[1]~3 ;
wire \ALU|neg_b[2]~5 ;
wire \ALU|neg_b[3]~6_combout ;
wire \ALU|Mux12~4_combout ;
wire \ALU|Mux5~0_combout ;
wire \ALU|neg_b[2]~4_combout ;
wire \ALU|Mux5~1_combout ;
wire \ALU|Mux5~2_combout ;
wire \ALU|Mux5~3_combout ;
wire \ALU|Mux12~1_combout ;
wire \ALU|Mux12~5_combout ;
wire \MUX_B|Mux4~2_combout ;
wire \ALU|Mux12~0_combout ;
wire \ALU|Mux12~6_combout ;
wire \MULT_SEL_A|Output[3]~7_combout ;
wire \REG_A|Q~10_combout ;
wire \REG_A|Q~11_combout ;
wire \MUX_D|Mux4~0_combout ;
wire \MUX_D|Mux4~1_combout ;
wire \RF|reg7[4]~0_combout ;
wire \RF|reg7~6_combout ;
wire \RF|reg7[4]~2_combout ;
wire \RF|reg4~6_combout ;
wire \RF|Read_DataB[3]~19_combout ;
wire \RF|Read_DataB[3]~20_combout ;
wire \Multiplier|Q[3]~4_combout ;
wire \REG_Q|Q~11_combout ;
wire \REG_Q|Q~8_combout ;
wire \REG_Q|Q~9_combout ;
wire \MUX_D|Mux3~0_combout ;
wire \REG_A|Q~8_combout ;
wire \MULT_SEL_A|Output[4]~6_combout ;
wire \REG_A|Q~9_combout ;
wire \MUX_D|Mux3~1_combout ;
wire \RF|reg3~5_combout ;
wire \RF|reg2~5_combout ;
wire \RF|Read_DataB[4]~14_combout ;
wire \Multiplier|Q[4]~3_combout ;
wire \MULT_SEL_A|Output[2]~8_combout ;
wire \LDA~combout ;
wire \REG_A|Q~12_combout ;
wire \REG_A|Q~13_combout ;
wire \MUX_PC|Mux7~0_combout ;
wire \MUX_PC|Mux7~1_combout ;
wire \REG_PC|Address[1]~13 ;
wire \REG_PC|Address[2]~15 ;
wire \REG_PC|Address[3]~17 ;
wire \REG_PC|Address[4]~19 ;
wire \REG_PC|Address[5]~20_combout ;
wire \MUX_PC|Mux4~0_combout ;
wire \MUX_PC|Mux4~1_combout ;
wire \REG_PC|Address[5]~21 ;
wire \REG_PC|Address[6]~22_combout ;
wire \MUX_A|Mux1~0_combout ;
wire \RF|Read_DataA[6]~7_combout ;
wire \RF|reg2~3_combout ;
wire \RF|Read_DataA[6]~8_combout ;
wire \RF|Read_DataA[6]~9_combout ;
wire \MUX_A|Mux1~1_combout ;
wire \MUX_B|Mux1~0_combout ;
wire \ALU|temp~7_combout ;
wire \ALU|neg_a[3]~7 ;
wire \ALU|neg_a[4]~9 ;
wire \ALU|neg_a[5]~11 ;
wire \ALU|neg_a[6]~12_combout ;
wire \REG_PC|Address[4]~18_combout ;
wire \MUX_A|Mux3~0_combout ;
wire \RF|Read_DataA[4]~18_combout ;
wire \RF|Read_DataA[4]~19_combout ;
wire \MUX_A|Mux3~1_combout ;
wire \ALU|Mux4~2_combout ;
wire \ALU|Mux4~0_combout ;
wire \ALU|Mux4~3_combout ;
wire \MUX_B|Mux3~1_combout ;
wire \ALU|neg_b[3]~7 ;
wire \ALU|neg_b[4]~8_combout ;
wire \ALU|Mux3~1_combout ;
wire \ALU|Mux3~2_combout ;
wire \ALU|Mux3~3_combout ;
wire \ALU|neg_a[5]~10_combout ;
wire \MUX_B|Mux2~0_combout ;
wire \ALU|Mux2~0_combout ;
wire \MUX_A|Mux2~0_combout ;
wire \MUX_A|Mux2~1_combout ;
wire \ALU|Mux2~2_combout ;
wire \ALU|Mux2~3_combout ;
wire \ALU|temp~5_combout ;
wire \ALU|Mux9~1_combout ;
wire \ALU|Mux9~2_combout ;
wire \ALU|Mux9~3_combout ;
wire \MULT_SEL_A|Output[6]~3_combout ;
wire \REG_A|Q~4_combout ;
wire \MUX_D|Mux1~0_combout ;
wire \MUX_D|Mux1~1_combout ;
wire \RF|reg1~3_combout ;
wire \RF|Read_DataB[6]~5_combout ;
wire \RF|Read_DataB[6]~6_combout ;
wire \Multiplier|Q[6]~1_combout ;
wire \Multiplier|Adder|Add0~14_combout ;
wire \Multiplier|Adder|Add0~37_combout ;
wire \Multiplier|WideNor0~0_combout ;
wire \Multiplier|Q[7]~0_combout ;
wire \MULT_SEL_A|Output[5]~5_combout ;
wire \REG_A|Q~6_combout ;
wire \REG_A|Q~7_combout ;
wire \MUX_D|Mux2~0_combout ;
wire \MUX_D|Mux2~1_combout ;
wire \RF|reg5~4_combout ;
wire \RF|reg7~4_combout ;
wire \RF|Read_DataA[5]~11_combout ;
wire \RF|Read_DataA[5]~12_combout ;
wire \RF|Read_DataA[5]~13_combout ;
wire \RF|Read_DataA[5]~14_combout ;
wire \Multiplier|Adder|Add0~15 ;
wire \Multiplier|Adder|Add0~17 ;
wire \Multiplier|Adder|Add0~19 ;
wire \Multiplier|Adder|Add0~21 ;
wire \Multiplier|Adder|Add0~23 ;
wire \Multiplier|Adder|Add0~24_combout ;
wire \Multiplier|Adder|Add0~32_combout ;
wire \Multiplier|Adder|Add0~25 ;
wire \Multiplier|Adder|Add0~26_combout ;
wire \Multiplier|Subtractor|Add0~1 ;
wire \Multiplier|Subtractor|Add0~3 ;
wire \Multiplier|Subtractor|Add0~5 ;
wire \Multiplier|Subtractor|Add0~7 ;
wire \Multiplier|Subtractor|Add0~9 ;
wire \Multiplier|Subtractor|Add0~11 ;
wire \Multiplier|Subtractor|Add0~12_combout ;
wire \Multiplier|Adder|Add0~31_combout ;
wire \Multiplier|Adder|Add0~39_combout ;
wire \Multiplier|Adder|Add0~40_combout ;
wire \Multiplier|Adder|Add0~41_combout ;
wire \Multiplier|Subtractor|Add0~6_combout ;
wire \Multiplier|Adder|Add0~20_combout ;
wire \Multiplier|Adder|Add0~34_combout ;
wire \Multiplier|Adder|Add0~42_combout ;
wire \Multiplier|Adder|Add0~43_combout ;
wire \REG_Q|Q~15_combout ;
wire \MUX_D|Mux6~0_combout ;
wire \MUX_D|Mux6~1_combout ;
wire \RF|reg0~8_combout ;
wire \RF|Read_DataB[1]~25_combout ;
wire \RF|Read_DataB[1]~26_combout ;
wire \Multiplier|Q[1]~6_combout ;
wire \Multiplier|Q_1~0_combout ;
wire \Multiplier|Q_1~regout ;
wire \Multiplier|Adder|Add0~44_combout ;
wire \REG_Q|Q~17_combout ;
wire \REG_Qm1|Q~0_combout ;
wire \REG_Qm1|Q~regout ;
wire \MUX_B|Mux0~1_combout ;
wire \ALU|Mux8~1_combout ;
wire \ALU|Mux8~2_combout ;
wire \ALU|neg_b[4]~9 ;
wire \ALU|neg_b[5]~11 ;
wire \ALU|neg_b[6]~13 ;
wire \ALU|neg_b[7]~14_combout ;
wire \ALU|Mux8~4_combout ;
wire \RF|Read_DataA[7]~2_combout ;
wire \RF|reg3~1_combout ;
wire \RF|Read_DataA[7]~3_combout ;
wire \RF|Read_DataA[7]~4_combout ;
wire \MUX_PC|Mux2~0_combout ;
wire \MUX_PC|Mux2~1_combout ;
wire \REG_PC|Address[6]~23 ;
wire \REG_PC|Address[7]~24_combout ;
wire \MUX_A|Mux0~0_combout ;
wire \MUX_A|Mux0~1_combout ;
wire \ALU|neg_a[6]~13 ;
wire \ALU|neg_a[7]~14_combout ;
wire \ALU|Mux8~5_combout ;
wire \MUX_B|Mux0~0_combout ;
wire \ALU|Mux8~0_combout ;
wire \MULT_SEL_A|Output[7]~11_combout ;
wire \REG_A|Q~1_combout ;
wire \REG_A|Q~2_combout ;
wire \ALU|Mux16~1_combout ;
wire \ALU|Mux16~0_combout ;
wire \ALU|Mux16~2_combout ;
wire \ALU|Mux16~3_combout ;
wire \ALU|ovf~combout ;
wire \MUX_B|Mux2~1_combout ;
wire \ALU|Mux10~2_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|Mux11~0_combout ;
wire \ALU|Mux11~3_combout ;
wire \ALU|Equal0~1_combout ;
wire \ALU|Mux8~6_combout ;
wire \ALU|Equal0~2_combout ;
wire \MULT_SEL_A|Output[7]~2_combout ;
wire \MULT_SEL_A|Output[5]~4_combout ;
wire \MULT_SEL_A|Output[5]~13_combout ;
wire \inst3|Q~0_combout ;
wire \DATA_MEM_SEL~combout ;
wire \inst3|Q[0]~1_combout ;
wire \inst3|Q~2_combout ;
wire \WB_SEL~combout ;
wire \UL_SEL~combout ;
wire \inst11|Output[15]~0_combout ;
wire \inst11|Output[14]~1_combout ;
wire \inst11|Output[14]~2_combout ;
wire \REG_Q|Q~7_combout ;
wire \inst11|Output[13]~3_combout ;
wire \inst11|Output[13]~4_combout ;
wire \inst11|Output[12]~5_combout ;
wire \inst11|Output[12]~6_combout ;
wire \inst11|Output[11]~7_combout ;
wire \inst11|Output[11]~8_combout ;
wire \inst11|Output[10]~9_combout ;
wire \inst11|Output[10]~10_combout ;
wire \inst11|Output[9]~11_combout ;
wire \inst11|Output[9]~12_combout ;
wire \inst11|Output[8]~13_combout ;
wire \inst11|Output[8]~14_combout ;
wire \inst11|Output[7]~15_combout ;
wire \inst11|Output[6]~16_combout ;
wire \inst11|Output[5]~17_combout ;
wire \inst11|Output[4]~18_combout ;
wire \inst11|Output[3]~19_combout ;
wire \REG_Q|Q~12_combout ;
wire \REG_Q|Q~13_combout ;
wire \inst11|Output[2]~20_combout ;
wire \inst11|Output[1]~21_combout ;
wire \inst11|Output[0]~22_combout ;
wire \RF|reg5~9_combout ;
wire \RF|reg7~9_combout ;
wire \RF|Read_DataA[0]~36_combout ;
wire \RF|reg0~9_combout ;
wire \RF|Read_DataA[0]~37_combout ;
wire \RF|Read_DataA[0]~38_combout ;
wire \RF|Read_DataA[0]~39_combout ;
wire \PLUS1_ADDER|Output[2]~0_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \D_SEL~combout ;
wire [1:0] \A_SEL~combout ;
wire [1:0] \B_SEL~combout ;
wire [15:0] \DATA_MEM_OUT~combout ;
wire [1:0] \PC_MUX_SEL~combout ;
wire [2:0] \OAP~combout ;
wire [15:0] \INST_MEM_OUT~combout ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [7:0] \REG_A|Q ;
wire [3:0] \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \REG_Q|Q ;
wire [7:0] \ALU|carry ;
wire [9:0] \REG_PC|Address ;
wire [7:0] \RF|reg7 ;
wire [7:0] \RF|reg6 ;
wire [7:0] \RF|reg5 ;
wire [7:0] \RF|reg4 ;
wire [7:0] \RF|reg3 ;
wire [7:0] \RF|reg2 ;
wire [7:0] \RF|reg1 ;
wire [7:0] \RF|reg0 ;
wire [7:0] \Multiplier|Q ;
wire [7:0] \Multiplier|M ;
wire [7:0] \Multiplier|A ;
wire [1:0] \inst3|Q ;
wire [15:0] \inst4|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \inst4|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \inst5|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \inst5|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;

wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [3:0] \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [3:0] \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3];

assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2];
assign \inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3];

assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2];
assign \inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3];

// Location: LCFF_X56_Y23_N11
cycloneii_lcell_ff \REG_PC|Address[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [2]));

// Location: LCFF_X56_Y23_N7
cycloneii_lcell_ff \REG_PC|Address[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [0]));

// Location: LCCOMB_X59_Y22_N2
cycloneii_lcell_comb \ALU|neg_a[1]~2 (
// Equation(s):
// \ALU|neg_a[1]~2_combout  = (\MUX_A|Mux6~1_combout  & ((\ALU|neg_a[0]~1_cout ) # (GND))) # (!\MUX_A|Mux6~1_combout  & (!\ALU|neg_a[0]~1_cout ))
// \ALU|neg_a[1]~3  = CARRY((\MUX_A|Mux6~1_combout ) # (!\ALU|neg_a[0]~1_cout ))

	.dataa(vcc),
	.datab(\MUX_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[0]~1_cout ),
	.combout(\ALU|neg_a[1]~2_combout ),
	.cout(\ALU|neg_a[1]~3 ));
// synopsys translate_off
defparam \ALU|neg_a[1]~2 .lut_mask = 16'hC3CF;
defparam \ALU|neg_a[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneii_lcell_comb \ALU|neg_a[2]~4 (
// Equation(s):
// \ALU|neg_a[2]~4_combout  = (\MUX_A|Mux5~1_combout  & (!\ALU|neg_a[1]~3  & VCC)) # (!\MUX_A|Mux5~1_combout  & (\ALU|neg_a[1]~3  $ (GND)))
// \ALU|neg_a[2]~5  = CARRY((!\MUX_A|Mux5~1_combout  & !\ALU|neg_a[1]~3 ))

	.dataa(vcc),
	.datab(\MUX_A|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[1]~3 ),
	.combout(\ALU|neg_a[2]~4_combout ),
	.cout(\ALU|neg_a[2]~5 ));
// synopsys translate_off
defparam \ALU|neg_a[2]~4 .lut_mask = 16'h3C03;
defparam \ALU|neg_a[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneii_lcell_comb \ALU|neg_a[4]~8 (
// Equation(s):
// \ALU|neg_a[4]~8_combout  = (\MUX_A|Mux3~1_combout  & (!\ALU|neg_a[3]~7  & VCC)) # (!\MUX_A|Mux3~1_combout  & (\ALU|neg_a[3]~7  $ (GND)))
// \ALU|neg_a[4]~9  = CARRY((!\MUX_A|Mux3~1_combout  & !\ALU|neg_a[3]~7 ))

	.dataa(\MUX_A|Mux3~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[3]~7 ),
	.combout(\ALU|neg_a[4]~8_combout ),
	.cout(\ALU|neg_a[4]~9 ));
// synopsys translate_off
defparam \ALU|neg_a[4]~8 .lut_mask = 16'h5A05;
defparam \ALU|neg_a[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneii_lcell_comb \ALU|neg_b[1]~2 (
// Equation(s):
// \ALU|neg_b[1]~2_combout  = (\MUX_B|Mux6~1_combout  & ((\B_SEL~combout [1] & ((\ALU|neg_b[0]~1_cout ) # (GND))) # (!\B_SEL~combout [1] & (!\ALU|neg_b[0]~1_cout )))) # (!\MUX_B|Mux6~1_combout  & (((!\ALU|neg_b[0]~1_cout ))))
// \ALU|neg_b[1]~3  = CARRY(((\MUX_B|Mux6~1_combout  & \B_SEL~combout [1])) # (!\ALU|neg_b[0]~1_cout ))

	.dataa(\MUX_B|Mux6~1_combout ),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[0]~1_cout ),
	.combout(\ALU|neg_b[1]~2_combout ),
	.cout(\ALU|neg_b[1]~3 ));
// synopsys translate_off
defparam \ALU|neg_b[1]~2 .lut_mask = 16'h878F;
defparam \ALU|neg_b[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneii_lcell_comb \ALU|neg_b[5]~10 (
// Equation(s):
// \ALU|neg_b[5]~10_combout  = (\MUX_B|Mux2~0_combout  & ((\B_SEL~combout [1] & ((\ALU|neg_b[4]~9 ) # (GND))) # (!\B_SEL~combout [1] & (!\ALU|neg_b[4]~9 )))) # (!\MUX_B|Mux2~0_combout  & (((!\ALU|neg_b[4]~9 ))))
// \ALU|neg_b[5]~11  = CARRY(((\MUX_B|Mux2~0_combout  & \B_SEL~combout [1])) # (!\ALU|neg_b[4]~9 ))

	.dataa(\MUX_B|Mux2~0_combout ),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[4]~9 ),
	.combout(\ALU|neg_b[5]~10_combout ),
	.cout(\ALU|neg_b[5]~11 ));
// synopsys translate_off
defparam \ALU|neg_b[5]~10 .lut_mask = 16'h878F;
defparam \ALU|neg_b[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneii_lcell_comb \ALU|neg_b[6]~12 (
// Equation(s):
// \ALU|neg_b[6]~12_combout  = (\ALU|neg_b[5]~11  & (((!\B_SEL~combout [1]) # (!\MUX_B|Mux1~0_combout )))) # (!\ALU|neg_b[5]~11  & ((((!\B_SEL~combout [1]) # (!\MUX_B|Mux1~0_combout )))))
// \ALU|neg_b[6]~13  = CARRY((!\ALU|neg_b[5]~11  & ((!\B_SEL~combout [1]) # (!\MUX_B|Mux1~0_combout ))))

	.dataa(\MUX_B|Mux1~0_combout ),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[5]~11 ),
	.combout(\ALU|neg_b[6]~12_combout ),
	.cout(\ALU|neg_b[6]~13 ));
// synopsys translate_off
defparam \ALU|neg_b[6]~12 .lut_mask = 16'h7807;
defparam \ALU|neg_b[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneii_lcell_comb \Multiplier|Adder|Add0~16 (
// Equation(s):
// \Multiplier|Adder|Add0~16_combout  = (\Multiplier|A [1] & ((\Multiplier|M [1] & (\Multiplier|Adder|Add0~15  & VCC)) # (!\Multiplier|M [1] & (!\Multiplier|Adder|Add0~15 )))) # (!\Multiplier|A [1] & ((\Multiplier|M [1] & (!\Multiplier|Adder|Add0~15 )) # 
// (!\Multiplier|M [1] & ((\Multiplier|Adder|Add0~15 ) # (GND)))))
// \Multiplier|Adder|Add0~17  = CARRY((\Multiplier|A [1] & (!\Multiplier|M [1] & !\Multiplier|Adder|Add0~15 )) # (!\Multiplier|A [1] & ((!\Multiplier|Adder|Add0~15 ) # (!\Multiplier|M [1]))))

	.dataa(\Multiplier|A [1]),
	.datab(\Multiplier|M [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~15 ),
	.combout(\Multiplier|Adder|Add0~16_combout ),
	.cout(\Multiplier|Adder|Add0~17 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~16 .lut_mask = 16'h9617;
defparam \Multiplier|Adder|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneii_lcell_comb \Multiplier|Adder|Add0~18 (
// Equation(s):
// \Multiplier|Adder|Add0~18_combout  = ((\Multiplier|A [2] $ (\Multiplier|M [2] $ (!\Multiplier|Adder|Add0~17 )))) # (GND)
// \Multiplier|Adder|Add0~19  = CARRY((\Multiplier|A [2] & ((\Multiplier|M [2]) # (!\Multiplier|Adder|Add0~17 ))) # (!\Multiplier|A [2] & (\Multiplier|M [2] & !\Multiplier|Adder|Add0~17 )))

	.dataa(\Multiplier|A [2]),
	.datab(\Multiplier|M [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~17 ),
	.combout(\Multiplier|Adder|Add0~18_combout ),
	.cout(\Multiplier|Adder|Add0~19 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~18 .lut_mask = 16'h698E;
defparam \Multiplier|Adder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneii_lcell_comb \Multiplier|Adder|Add0~22 (
// Equation(s):
// \Multiplier|Adder|Add0~22_combout  = ((\Multiplier|M [4] $ (\Multiplier|A [4] $ (!\Multiplier|Adder|Add0~21 )))) # (GND)
// \Multiplier|Adder|Add0~23  = CARRY((\Multiplier|M [4] & ((\Multiplier|A [4]) # (!\Multiplier|Adder|Add0~21 ))) # (!\Multiplier|M [4] & (\Multiplier|A [4] & !\Multiplier|Adder|Add0~21 )))

	.dataa(\Multiplier|M [4]),
	.datab(\Multiplier|A [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~21 ),
	.combout(\Multiplier|Adder|Add0~22_combout ),
	.cout(\Multiplier|Adder|Add0~23 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~22 .lut_mask = 16'h698E;
defparam \Multiplier|Adder|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \Multiplier|Adder|Add0~26 (
// Equation(s):
// \Multiplier|Adder|Add0~26_combout  = ((\Multiplier|A [6] $ (\Multiplier|M [6] $ (!\Multiplier|Adder|Add0~25 )))) # (GND)
// \Multiplier|Adder|Add0~27  = CARRY((\Multiplier|A [6] & ((\Multiplier|M [6]) # (!\Multiplier|Adder|Add0~25 ))) # (!\Multiplier|A [6] & (\Multiplier|M [6] & !\Multiplier|Adder|Add0~25 )))

	.dataa(\Multiplier|A [6]),
	.datab(\Multiplier|M [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~25 ),
	.combout(\Multiplier|Adder|Add0~26_combout ),
	.cout(\Multiplier|Adder|Add0~27 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~26 .lut_mask = 16'h698E;
defparam \Multiplier|Adder|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \Multiplier|Adder|Add0~28 (
// Equation(s):
// \Multiplier|Adder|Add0~28_combout  = \Multiplier|A [6] $ (\Multiplier|M [7] $ (\Multiplier|Adder|Add0~27 ))

	.dataa(\Multiplier|A [6]),
	.datab(\Multiplier|M [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~27 ),
	.combout(\Multiplier|Adder|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~28 .lut_mask = 16'h9696;
defparam \Multiplier|Adder|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~0 (
// Equation(s):
// \Multiplier|Subtractor|Add0~0_combout  = (\Multiplier|M [0] & (\Multiplier|A [0] $ (VCC))) # (!\Multiplier|M [0] & ((\Multiplier|A [0]) # (GND)))
// \Multiplier|Subtractor|Add0~1  = CARRY((\Multiplier|A [0]) # (!\Multiplier|M [0]))

	.dataa(\Multiplier|M [0]),
	.datab(\Multiplier|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Multiplier|Subtractor|Add0~0_combout ),
	.cout(\Multiplier|Subtractor|Add0~1 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~0 .lut_mask = 16'h66DD;
defparam \Multiplier|Subtractor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~2 (
// Equation(s):
// \Multiplier|Subtractor|Add0~2_combout  = (\Multiplier|A [1] & ((\Multiplier|M [1] & (!\Multiplier|Subtractor|Add0~1 )) # (!\Multiplier|M [1] & (\Multiplier|Subtractor|Add0~1  & VCC)))) # (!\Multiplier|A [1] & ((\Multiplier|M [1] & 
// ((\Multiplier|Subtractor|Add0~1 ) # (GND))) # (!\Multiplier|M [1] & (!\Multiplier|Subtractor|Add0~1 ))))
// \Multiplier|Subtractor|Add0~3  = CARRY((\Multiplier|A [1] & (\Multiplier|M [1] & !\Multiplier|Subtractor|Add0~1 )) # (!\Multiplier|A [1] & ((\Multiplier|M [1]) # (!\Multiplier|Subtractor|Add0~1 ))))

	.dataa(\Multiplier|A [1]),
	.datab(\Multiplier|M [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~1 ),
	.combout(\Multiplier|Subtractor|Add0~2_combout ),
	.cout(\Multiplier|Subtractor|Add0~3 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~2 .lut_mask = 16'h694D;
defparam \Multiplier|Subtractor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~4 (
// Equation(s):
// \Multiplier|Subtractor|Add0~4_combout  = ((\Multiplier|A [2] $ (\Multiplier|M [2] $ (\Multiplier|Subtractor|Add0~3 )))) # (GND)
// \Multiplier|Subtractor|Add0~5  = CARRY((\Multiplier|A [2] & ((!\Multiplier|Subtractor|Add0~3 ) # (!\Multiplier|M [2]))) # (!\Multiplier|A [2] & (!\Multiplier|M [2] & !\Multiplier|Subtractor|Add0~3 )))

	.dataa(\Multiplier|A [2]),
	.datab(\Multiplier|M [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~3 ),
	.combout(\Multiplier|Subtractor|Add0~4_combout ),
	.cout(\Multiplier|Subtractor|Add0~5 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~4 .lut_mask = 16'h962B;
defparam \Multiplier|Subtractor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~8 (
// Equation(s):
// \Multiplier|Subtractor|Add0~8_combout  = ((\Multiplier|M [4] $ (\Multiplier|A [4] $ (\Multiplier|Subtractor|Add0~7 )))) # (GND)
// \Multiplier|Subtractor|Add0~9  = CARRY((\Multiplier|M [4] & (\Multiplier|A [4] & !\Multiplier|Subtractor|Add0~7 )) # (!\Multiplier|M [4] & ((\Multiplier|A [4]) # (!\Multiplier|Subtractor|Add0~7 ))))

	.dataa(\Multiplier|M [4]),
	.datab(\Multiplier|A [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~7 ),
	.combout(\Multiplier|Subtractor|Add0~8_combout ),
	.cout(\Multiplier|Subtractor|Add0~9 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~8 .lut_mask = 16'h964D;
defparam \Multiplier|Subtractor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~10 (
// Equation(s):
// \Multiplier|Subtractor|Add0~10_combout  = (\Multiplier|A [5] & ((\Multiplier|M [5] & (!\Multiplier|Subtractor|Add0~9 )) # (!\Multiplier|M [5] & (\Multiplier|Subtractor|Add0~9  & VCC)))) # (!\Multiplier|A [5] & ((\Multiplier|M [5] & 
// ((\Multiplier|Subtractor|Add0~9 ) # (GND))) # (!\Multiplier|M [5] & (!\Multiplier|Subtractor|Add0~9 ))))
// \Multiplier|Subtractor|Add0~11  = CARRY((\Multiplier|A [5] & (\Multiplier|M [5] & !\Multiplier|Subtractor|Add0~9 )) # (!\Multiplier|A [5] & ((\Multiplier|M [5]) # (!\Multiplier|Subtractor|Add0~9 ))))

	.dataa(\Multiplier|A [5]),
	.datab(\Multiplier|M [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~9 ),
	.combout(\Multiplier|Subtractor|Add0~10_combout ),
	.cout(\Multiplier|Subtractor|Add0~11 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~10 .lut_mask = 16'h694D;
defparam \Multiplier|Subtractor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~12 (
// Equation(s):
// \Multiplier|Subtractor|Add0~12_combout  = ((\Multiplier|A [6] $ (\Multiplier|M [6] $ (\Multiplier|Subtractor|Add0~11 )))) # (GND)
// \Multiplier|Subtractor|Add0~13  = CARRY((\Multiplier|A [6] & ((!\Multiplier|Subtractor|Add0~11 ) # (!\Multiplier|M [6]))) # (!\Multiplier|A [6] & (!\Multiplier|M [6] & !\Multiplier|Subtractor|Add0~11 )))

	.dataa(\Multiplier|A [6]),
	.datab(\Multiplier|M [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~11 ),
	.combout(\Multiplier|Subtractor|Add0~12_combout ),
	.cout(\Multiplier|Subtractor|Add0~13 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~12 .lut_mask = 16'h962B;
defparam \Multiplier|Subtractor|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~14 (
// Equation(s):
// \Multiplier|Subtractor|Add0~14_combout  = \Multiplier|A [6] $ (\Multiplier|M [7] $ (!\Multiplier|Subtractor|Add0~13 ))

	.dataa(\Multiplier|A [6]),
	.datab(\Multiplier|M [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~13 ),
	.combout(\Multiplier|Subtractor|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~14 .lut_mask = 16'h6969;
defparam \Multiplier|Subtractor|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneii_lcell_comb \REG_PC|Address[0]~10 (
// Equation(s):
// \REG_PC|Address[0]~10_combout  = \MUX_PC|Mux9~1_combout  $ (VCC)
// \REG_PC|Address[0]~11  = CARRY(\MUX_PC|Mux9~1_combout )

	.dataa(vcc),
	.datab(\MUX_PC|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_PC|Address[0]~10_combout ),
	.cout(\REG_PC|Address[0]~11 ));
// synopsys translate_off
defparam \REG_PC|Address[0]~10 .lut_mask = 16'h33CC;
defparam \REG_PC|Address[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneii_lcell_comb \REG_PC|Address[2]~14 (
// Equation(s):
// \REG_PC|Address[2]~14_combout  = (\MUX_PC|Mux7~1_combout  & (\REG_PC|Address[1]~13  $ (GND))) # (!\MUX_PC|Mux7~1_combout  & (!\REG_PC|Address[1]~13  & VCC))
// \REG_PC|Address[2]~15  = CARRY((\MUX_PC|Mux7~1_combout  & !\REG_PC|Address[1]~13 ))

	.dataa(vcc),
	.datab(\MUX_PC|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[1]~13 ),
	.combout(\REG_PC|Address[2]~14_combout ),
	.cout(\REG_PC|Address[2]~15 ));
// synopsys translate_off
defparam \REG_PC|Address[2]~14 .lut_mask = 16'hC30C;
defparam \REG_PC|Address[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneii_lcell_comb \REG_PC|Address[7]~24 (
// Equation(s):
// \REG_PC|Address[7]~24_combout  = (\MUX_PC|Mux2~1_combout  & (!\REG_PC|Address[6]~23 )) # (!\MUX_PC|Mux2~1_combout  & ((\REG_PC|Address[6]~23 ) # (GND)))
// \REG_PC|Address[7]~25  = CARRY((!\REG_PC|Address[6]~23 ) # (!\MUX_PC|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\MUX_PC|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[6]~23 ),
	.combout(\REG_PC|Address[7]~24_combout ),
	.cout(\REG_PC|Address[7]~25 ));
// synopsys translate_off
defparam \REG_PC|Address[7]~24 .lut_mask = 16'h3C3F;
defparam \REG_PC|Address[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y31_N21
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCFF_X52_Y31_N19
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X52_Y31_N17
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X52_Y31_N15
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X52_Y31_N23
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: M4K_X55_Y26
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\REG_PC|Address [9],\REG_PC|Address [8],\REG_PC|Address [7],\REG_PC|Address [6],\REG_PC|Address [5],\REG_PC|Address [4],\REG_PC|Address [3],\REG_PC|Address [2],\REG_PC|Address [1],\REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_kja1:auto_generated|altsyncram_7u92:altsyncram1|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X49_Y33_N13
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X49_Y33_N19
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X49_Y33_N11
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X49_Y33_N15
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X49_Y33_N17
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: M4K_X37_Y31
cycloneii_ram_block \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|Output[3]~19_combout ,\inst11|Output[2]~20_combout ,\inst11|Output[1]~21_combout ,\inst11|Output[0]~22_combout }),
	.portaaddr({\inst3|Q [1],\inst3|Q [0],\REG_A|Q [7],\REG_A|Q [6],\REG_A|Q [5],\REG_A|Q [4],\REG_A|Q [3],\REG_A|Q [2],\REG_A|Q [1],\REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_epe1:auto_generated|altsyncram_2aa2:altsyncram1|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h5A5F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y23_N23
cycloneii_lcell_ff \REG_PC|Address[8] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[8]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [8]));

// Location: LCFF_X56_Y23_N25
cycloneii_lcell_ff \REG_PC|Address[9] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[9]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [9]));

// Location: LCCOMB_X50_Y29_N10
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneii_lcell_comb \REG_PC|Address[8]~27 (
// Equation(s):
// \REG_PC|Address[8]~27_combout  = (\MUX_PC|Mux1~0_combout  & (\REG_PC|Address[7]~25  $ (GND))) # (!\MUX_PC|Mux1~0_combout  & (!\REG_PC|Address[7]~25  & VCC))
// \REG_PC|Address[8]~28  = CARRY((\MUX_PC|Mux1~0_combout  & !\REG_PC|Address[7]~25 ))

	.dataa(vcc),
	.datab(\MUX_PC|Mux1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[7]~25 ),
	.combout(\REG_PC|Address[8]~27_combout ),
	.cout(\REG_PC|Address[8]~28 ));
// synopsys translate_off
defparam \REG_PC|Address[8]~27 .lut_mask = 16'hC30C;
defparam \REG_PC|Address[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneii_lcell_comb \REG_PC|Address[9]~29 (
// Equation(s):
// \REG_PC|Address[9]~29_combout  = \REG_PC|Address[8]~28  $ (\MUX_PC|Mux0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX_PC|Mux0~0_combout ),
	.cin(\REG_PC|Address[8]~28 ),
	.combout(\REG_PC|Address[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_PC|Address[9]~29 .lut_mask = 16'h0FF0;
defparam \REG_PC|Address[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\REG_PC|Address [9],\REG_PC|Address [8],\REG_PC|Address [7],\REG_PC|Address [6],\REG_PC|Address [5],\REG_PC|Address [4],\REG_PC|Address [3],\REG_PC|Address [2],\REG_PC|Address [1],\REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_kja1:auto_generated|altsyncram_7u92:altsyncram1|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y34
cycloneii_ram_block \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|Output[7]~15_combout ,\inst11|Output[6]~16_combout ,\inst11|Output[5]~17_combout ,\inst11|Output[4]~18_combout }),
	.portaaddr({\inst3|Q [1],\inst3|Q [0],\REG_A|Q [7],\REG_A|Q [6],\REG_A|Q [5],\REG_A|Q [4],\REG_A|Q [3],\REG_A|Q [2],\REG_A|Q [1],\REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_epe1:auto_generated|altsyncram_2aa2:altsyncram1|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\REG_PC|Address [9],\REG_PC|Address [8],\REG_PC|Address [7],\REG_PC|Address [6],\REG_PC|Address [5],\REG_PC|Address [4],\REG_PC|Address [3],\REG_PC|Address [2],\REG_PC|Address [1],\REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_kja1:auto_generated|altsyncram_7u92:altsyncram1|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y32
cycloneii_ram_block \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|Output[11]~8_combout ,\inst11|Output[10]~10_combout ,\inst11|Output[9]~12_combout ,\inst11|Output[8]~14_combout }),
	.portaaddr({\inst3|Q [1],\inst3|Q [0],\REG_A|Q [7],\REG_A|Q [6],\REG_A|Q [5],\REG_A|Q [4],\REG_A|Q [3],\REG_A|Q [2],\REG_A|Q [1],\REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_epe1:auto_generated|altsyncram_2aa2:altsyncram1|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\REG_PC|Address [9],\REG_PC|Address [8],\REG_PC|Address [7],\REG_PC|Address [6],\REG_PC|Address [5],\REG_PC|Address [4],\REG_PC|Address [3],\REG_PC|Address [2],\REG_PC|Address [1],\REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_kja1:auto_generated|altsyncram_7u92:altsyncram1|ALTSYNCRAM";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 4;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y33
cycloneii_ram_block \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst11|Output[15]~0_combout ,\inst11|Output[14]~2_combout ,\inst11|Output[13]~4_combout ,\inst11|Output[12]~6_combout }),
	.portaaddr({\inst3|Q [1],\inst3|Q [0],\REG_A|Q [7],\REG_A|Q [6],\REG_A|Q [5],\REG_A|Q [4],\REG_A|Q [3],\REG_A|Q [2],\REG_A|Q [1],\REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_epe1:auto_generated|altsyncram_2aa2:altsyncram1|ALTSYNCRAM";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 4;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X51_Y22_N9
cycloneii_lcell_ff \RF|reg4[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [7]));

// Location: LCCOMB_X54_Y22_N24
cycloneii_lcell_comb \RF|Read_DataA[7]~0 (
// Equation(s):
// \RF|Read_DataA[7]~0_combout  = (\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6]) # ((\RF|reg6 [7])))) # (!\INST_MEM_OUT~combout [7] & (!\INST_MEM_OUT~combout [6] & ((\RF|reg4 [7]))))

	.dataa(\INST_MEM_OUT~combout [7]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|reg6 [7]),
	.datad(\RF|reg4 [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[7]~0 .lut_mask = 16'hB9A8;
defparam \RF|Read_DataA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N25
cycloneii_lcell_ff \RF|reg7[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [7]));

// Location: LCCOMB_X54_Y22_N10
cycloneii_lcell_comb \RF|Read_DataA[7]~1 (
// Equation(s):
// \RF|Read_DataA[7]~1_combout  = (\RF|Read_DataA[7]~0_combout  & ((\RF|reg7 [7]) # ((!\INST_MEM_OUT~combout [6])))) # (!\RF|Read_DataA[7]~0_combout  & (((\INST_MEM_OUT~combout [6] & \RF|reg5 [7]))))

	.dataa(\RF|Read_DataA[7]~0_combout ),
	.datab(\RF|reg7 [7]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg5 [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[7]~1 .lut_mask = 16'hDA8A;
defparam \RF|Read_DataA[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N19
cycloneii_lcell_ff \RF|reg5[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [6]));

// Location: LCFF_X51_Y24_N27
cycloneii_lcell_ff \RF|reg6[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [6]));

// Location: LCFF_X51_Y24_N21
cycloneii_lcell_ff \RF|reg4[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [6]));

// Location: LCCOMB_X54_Y23_N18
cycloneii_lcell_comb \RF|Read_DataA[6]~5 (
// Equation(s):
// \RF|Read_DataA[6]~5_combout  = (\INST_MEM_OUT~combout [6] & (((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & ((\INST_MEM_OUT~combout [7] & (\RF|reg6 [6])) # (!\INST_MEM_OUT~combout [7] & ((\RF|reg4 [6])))))

	.dataa(\RF|reg6 [6]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|reg4 [6]),
	.cin(gnd),
	.combout(\RF|Read_DataA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[6]~5 .lut_mask = 16'hE3E0;
defparam \RF|Read_DataA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N11
cycloneii_lcell_ff \RF|reg7[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [6]));

// Location: LCCOMB_X54_Y23_N10
cycloneii_lcell_comb \RF|Read_DataA[6]~6 (
// Equation(s):
// \RF|Read_DataA[6]~6_combout  = (\INST_MEM_OUT~combout [6] & ((\RF|Read_DataA[6]~5_combout  & (\RF|reg7 [6])) # (!\RF|Read_DataA[6]~5_combout  & ((\RF|reg5 [6]))))) # (!\INST_MEM_OUT~combout [6] & (((\RF|Read_DataA[6]~5_combout ))))

	.dataa(\RF|reg7 [6]),
	.datab(\RF|reg5 [6]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|Read_DataA[6]~5_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[6]~6 .lut_mask = 16'hAFC0;
defparam \RF|Read_DataA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N21
cycloneii_lcell_ff \RF|reg3[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [6]));

// Location: LCFF_X51_Y24_N7
cycloneii_lcell_ff \RF|reg6[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [5]));

// Location: LCFF_X51_Y22_N19
cycloneii_lcell_ff \RF|reg4[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [5]));

// Location: LCCOMB_X52_Y22_N24
cycloneii_lcell_comb \RF|Read_DataA[5]~10 (
// Equation(s):
// \RF|Read_DataA[5]~10_combout  = (\INST_MEM_OUT~combout [6] & (((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & ((\INST_MEM_OUT~combout [7] & ((\RF|reg6 [5]))) # (!\INST_MEM_OUT~combout [7] & (\RF|reg4 [5]))))

	.dataa(\INST_MEM_OUT~combout [6]),
	.datab(\RF|reg4 [5]),
	.datac(\RF|reg6 [5]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[5]~10 .lut_mask = 16'hFA44;
defparam \RF|Read_DataA[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N15
cycloneii_lcell_ff \RF|reg2[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [5]));

// Location: LCFF_X51_Y23_N13
cycloneii_lcell_ff \RF|reg1[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [5]));

// Location: LCFF_X53_Y22_N11
cycloneii_lcell_ff \RF|reg5[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [4]));

// Location: LCFF_X51_Y24_N1
cycloneii_lcell_ff \RF|reg6[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [4]));

// Location: LCFF_X51_Y22_N5
cycloneii_lcell_ff \RF|reg4[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [4]));

// Location: LCCOMB_X51_Y22_N14
cycloneii_lcell_comb \RF|Read_DataA[4]~15 (
// Equation(s):
// \RF|Read_DataA[4]~15_combout  = (\INST_MEM_OUT~combout [6] & (((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & ((\INST_MEM_OUT~combout [7] & (\RF|reg6 [4])) # (!\INST_MEM_OUT~combout [7] & ((\RF|reg4 [4])))))

	.dataa(\RF|reg6 [4]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|reg4 [4]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[4]~15 .lut_mask = 16'hEE30;
defparam \RF|Read_DataA[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N15
cycloneii_lcell_ff \RF|reg7[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [4]));

// Location: LCCOMB_X51_Y22_N16
cycloneii_lcell_comb \RF|Read_DataA[4]~16 (
// Equation(s):
// \RF|Read_DataA[4]~16_combout  = (\INST_MEM_OUT~combout [6] & ((\RF|Read_DataA[4]~15_combout  & (\RF|reg7 [4])) # (!\RF|Read_DataA[4]~15_combout  & ((\RF|reg5 [4]))))) # (!\INST_MEM_OUT~combout [6] & (((\RF|Read_DataA[4]~15_combout ))))

	.dataa(\RF|reg7 [4]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|Read_DataA[4]~15_combout ),
	.datad(\RF|reg5 [4]),
	.cin(gnd),
	.combout(\RF|Read_DataA[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[4]~16 .lut_mask = 16'hBCB0;
defparam \RF|Read_DataA[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N25
cycloneii_lcell_ff \RF|reg1[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [4]));

// Location: LCFF_X52_Y23_N25
cycloneii_lcell_ff \RF|reg0[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [4]));

// Location: LCCOMB_X52_Y23_N2
cycloneii_lcell_comb \RF|Read_DataA[4]~17 (
// Equation(s):
// \RF|Read_DataA[4]~17_combout  = (\INST_MEM_OUT~combout [7] & (((\INST_MEM_OUT~combout [6])))) # (!\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6] & ((\RF|reg1 [4]))) # (!\INST_MEM_OUT~combout [6] & (\RF|reg0 [4]))))

	.dataa(\RF|reg0 [4]),
	.datab(\INST_MEM_OUT~combout [7]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg1 [4]),
	.cin(gnd),
	.combout(\RF|Read_DataA[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[4]~17 .lut_mask = 16'hF2C2;
defparam \RF|Read_DataA[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N11
cycloneii_lcell_ff \RF|reg6[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [3]));

// Location: LCCOMB_X51_Y24_N14
cycloneii_lcell_comb \RF|Read_DataA[3]~20 (
// Equation(s):
// \RF|Read_DataA[3]~20_combout  = (\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6]) # ((\RF|reg6 [3])))) # (!\INST_MEM_OUT~combout [7] & (!\INST_MEM_OUT~combout [6] & (\RF|reg4 [3])))

	.dataa(\INST_MEM_OUT~combout [7]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|reg4 [3]),
	.datad(\RF|reg6 [3]),
	.cin(gnd),
	.combout(\RF|Read_DataA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[3]~20 .lut_mask = 16'hBA98;
defparam \RF|Read_DataA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N11
cycloneii_lcell_ff \RF|reg2[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [3]));

// Location: LCFF_X51_Y23_N19
cycloneii_lcell_ff \RF|reg1[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [3]));

// Location: LCFF_X52_Y23_N29
cycloneii_lcell_ff \RF|reg0[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [3]));

// Location: LCCOMB_X53_Y23_N4
cycloneii_lcell_comb \RF|Read_DataA[3]~22 (
// Equation(s):
// \RF|Read_DataA[3]~22_combout  = (\INST_MEM_OUT~combout [6] & ((\RF|reg1 [3]) # ((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & (((!\INST_MEM_OUT~combout [7] & \RF|reg0 [3]))))

	.dataa(\INST_MEM_OUT~combout [6]),
	.datab(\RF|reg1 [3]),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|reg0 [3]),
	.cin(gnd),
	.combout(\RF|Read_DataA[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[3]~22 .lut_mask = 16'hADA8;
defparam \RF|Read_DataA[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N7
cycloneii_lcell_ff \RF|reg3[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [3]));

// Location: LCCOMB_X53_Y23_N16
cycloneii_lcell_comb \RF|Read_DataA[3]~23 (
// Equation(s):
// \RF|Read_DataA[3]~23_combout  = (\RF|Read_DataA[3]~22_combout  & ((\RF|reg3 [3]) # ((!\INST_MEM_OUT~combout [7])))) # (!\RF|Read_DataA[3]~22_combout  & (((\INST_MEM_OUT~combout [7] & \RF|reg2 [3]))))

	.dataa(\RF|reg3 [3]),
	.datab(\RF|Read_DataA[3]~22_combout ),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|reg2 [3]),
	.cin(gnd),
	.combout(\RF|Read_DataA[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[3]~23 .lut_mask = 16'hBC8C;
defparam \RF|Read_DataA[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
cycloneii_lcell_comb \MUX_A|Mux5~0 (
// Equation(s):
// \MUX_A|Mux5~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & ((\REG_A|Q [2]))) # (!\A_SEL~combout [1] & (\REG_PC|Address [2]))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_PC|Address [2]),
	.datad(\REG_A|Q [2]),
	.cin(gnd),
	.combout(\MUX_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux5~0 .lut_mask = 16'hA820;
defparam \MUX_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N9
cycloneii_lcell_ff \RF|reg5[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [2]));

// Location: LCFF_X51_Y24_N25
cycloneii_lcell_ff \RF|reg6[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [2]));

// Location: LCFF_X51_Y24_N3
cycloneii_lcell_ff \RF|reg4[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [2]));

// Location: LCCOMB_X52_Y24_N4
cycloneii_lcell_comb \RF|Read_DataA[2]~25 (
// Equation(s):
// \RF|Read_DataA[2]~25_combout  = (\INST_MEM_OUT~combout [7] & (((\INST_MEM_OUT~combout [6]) # (\RF|reg6 [2])))) # (!\INST_MEM_OUT~combout [7] & (\RF|reg4 [2] & (!\INST_MEM_OUT~combout [6])))

	.dataa(\RF|reg4 [2]),
	.datab(\INST_MEM_OUT~combout [7]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg6 [2]),
	.cin(gnd),
	.combout(\RF|Read_DataA[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[2]~25 .lut_mask = 16'hCEC2;
defparam \RF|Read_DataA[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N7
cycloneii_lcell_ff \RF|reg7[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [2]));

// Location: LCCOMB_X52_Y24_N16
cycloneii_lcell_comb \RF|Read_DataA[2]~26 (
// Equation(s):
// \RF|Read_DataA[2]~26_combout  = (\RF|Read_DataA[2]~25_combout  & ((\RF|reg7 [2]) # ((!\INST_MEM_OUT~combout [6])))) # (!\RF|Read_DataA[2]~25_combout  & (((\RF|reg5 [2] & \INST_MEM_OUT~combout [6]))))

	.dataa(\RF|reg7 [2]),
	.datab(\RF|Read_DataA[2]~25_combout ),
	.datac(\RF|reg5 [2]),
	.datad(\INST_MEM_OUT~combout [6]),
	.cin(gnd),
	.combout(\RF|Read_DataA[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[2]~26 .lut_mask = 16'hB8CC;
defparam \RF|Read_DataA[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N3
cycloneii_lcell_ff \RF|reg2[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [2]));

// Location: LCFF_X52_Y23_N7
cycloneii_lcell_ff \RF|reg0[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [2]));

// Location: LCFF_X52_Y24_N3
cycloneii_lcell_ff \RF|reg7[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [1]));

// Location: LCFF_X53_Y23_N21
cycloneii_lcell_ff \RF|reg2[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [1]));

// Location: LCCOMB_X56_Y22_N4
cycloneii_lcell_comb \MUX_A|Mux7~0 (
// Equation(s):
// \MUX_A|Mux7~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & ((\REG_A|Q [0]))) # (!\A_SEL~combout [1] & (\REG_PC|Address [0]))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_PC|Address [0]),
	.datad(\REG_A|Q [0]),
	.cin(gnd),
	.combout(\MUX_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux7~0 .lut_mask = 16'hA820;
defparam \MUX_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N23
cycloneii_lcell_ff \RF|reg6[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [0]));

// Location: LCFF_X51_Y22_N7
cycloneii_lcell_ff \RF|reg4[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [0]));

// Location: LCCOMB_X51_Y22_N24
cycloneii_lcell_comb \RF|Read_DataA[0]~35 (
// Equation(s):
// \RF|Read_DataA[0]~35_combout  = (\INST_MEM_OUT~combout [6] & (((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & ((\INST_MEM_OUT~combout [7] & ((\RF|reg6 [0]))) # (!\INST_MEM_OUT~combout [7] & (\RF|reg4 [0]))))

	.dataa(\RF|reg4 [0]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|reg6 [0]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[0]~35 .lut_mask = 16'hFC22;
defparam \RF|Read_DataA[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N15
cycloneii_lcell_ff \RF|reg1[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [0]));

// Location: LCCOMB_X56_Y22_N22
cycloneii_lcell_comb \MUX_A|Mux7~1 (
// Equation(s):
// \MUX_A|Mux7~1_combout  = (\MUX_A|Mux7~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[0]~39_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\MUX_A|Mux7~0_combout ),
	.datac(\RF|Read_DataA[0]~39_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux7~1 .lut_mask = 16'hDCCC;
defparam \MUX_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneii_lcell_comb \RF|Read_DataB[6]~7 (
// Equation(s):
// \RF|Read_DataB[6]~7_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|reg6 [6]) # ((\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & (((\RF|reg4 [6] & !\MUX_TYPE_SEL|Output[0]~0_combout ))))

	.dataa(\RF|reg6 [6]),
	.datab(\RF|reg4 [6]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[6]~7 .lut_mask = 16'hF0AC;
defparam \RF|Read_DataB[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneii_lcell_comb \RF|Read_DataB[6]~8 (
// Equation(s):
// \RF|Read_DataB[6]~8_combout  = (\RF|Read_DataB[6]~7_combout  & ((\RF|reg7 [6]) # ((!\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\RF|Read_DataB[6]~7_combout  & (((\RF|reg5 [6] & \MUX_TYPE_SEL|Output[0]~0_combout ))))

	.dataa(\RF|reg7 [6]),
	.datab(\RF|reg5 [6]),
	.datac(\RF|Read_DataB[6]~7_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[6]~8 .lut_mask = 16'hACF0;
defparam \RF|Read_DataB[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N10
cycloneii_lcell_comb \RF|Read_DataB[5]~11 (
// Equation(s):
// \RF|Read_DataB[5]~11_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & ((\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|reg6 [5]))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & 
// (\RF|reg4 [5]))))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg4 [5]),
	.datac(\RF|reg6 [5]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[5]~11 .lut_mask = 16'hFA44;
defparam \RF|Read_DataB[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N12
cycloneii_lcell_comb \RF|Read_DataB[5]~12 (
// Equation(s):
// \RF|Read_DataB[5]~12_combout  = (\RF|Read_DataB[5]~11_combout  & (((\RF|reg7 [5]) # (!\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\RF|Read_DataB[5]~11_combout  & (\RF|reg5 [5] & (\MUX_TYPE_SEL|Output[0]~0_combout )))

	.dataa(\RF|Read_DataB[5]~11_combout ),
	.datab(\RF|reg5 [5]),
	.datac(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datad(\RF|reg7 [5]),
	.cin(gnd),
	.combout(\RF|Read_DataB[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[5]~12 .lut_mask = 16'hEA4A;
defparam \RF|Read_DataB[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneii_lcell_comb \RF|Read_DataB[4]~13 (
// Equation(s):
// \RF|Read_DataB[4]~13_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & (((\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & ((\MUX_TYPE_SEL|Output[0]~0_combout  & ((\RF|reg1 [4]))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & 
// (\RF|reg0 [4]))))

	.dataa(\RF|reg0 [4]),
	.datab(\RF|reg1 [4]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[4]~13 .lut_mask = 16'hFC0A;
defparam \RF|Read_DataB[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N30
cycloneii_lcell_comb \RF|Read_DataB[4]~15 (
// Equation(s):
// \RF|Read_DataB[4]~15_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|reg6 [4]) # ((\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & (((\RF|reg4 [4] & !\MUX_TYPE_SEL|Output[0]~0_combout ))))

	.dataa(\RF|reg6 [4]),
	.datab(\RF|reg4 [4]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[4]~15 .lut_mask = 16'hF0AC;
defparam \RF|Read_DataB[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N0
cycloneii_lcell_comb \RF|Read_DataB[4]~16 (
// Equation(s):
// \RF|Read_DataB[4]~16_combout  = (\RF|Read_DataB[4]~15_combout  & (((\RF|reg7 [4]) # (!\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\RF|Read_DataB[4]~15_combout  & (\RF|reg5 [4] & ((\MUX_TYPE_SEL|Output[0]~0_combout ))))

	.dataa(\RF|reg5 [4]),
	.datab(\RF|Read_DataB[4]~15_combout ),
	.datac(\RF|reg7 [4]),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[4]~16 .lut_mask = 16'hE2CC;
defparam \RF|Read_DataB[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneii_lcell_comb \MUX_B|Mux3~0 (
// Equation(s):
// \MUX_B|Mux3~0_combout  = (\B_SEL~combout [0] & (\INST_MEM_OUT~combout [4])) # (!\B_SEL~combout [0] & ((\Multiplier|Q[4]~3_combout )))

	.dataa(vcc),
	.datab(\INST_MEM_OUT~combout [4]),
	.datac(\B_SEL~combout [0]),
	.datad(\Multiplier|Q[4]~3_combout ),
	.cin(gnd),
	.combout(\MUX_B|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux3~0 .lut_mask = 16'hCFC0;
defparam \MUX_B|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneii_lcell_comb \RF|Read_DataB[3]~17 (
// Equation(s):
// \RF|Read_DataB[3]~17_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout ) # (\RF|reg1 [3])))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (\RF|reg0 [3] & (!\MUX_TYPE_SEL|Output[1]~1_combout )))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg0 [3]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg1 [3]),
	.cin(gnd),
	.combout(\RF|Read_DataB[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[3]~17 .lut_mask = 16'hAEA4;
defparam \RF|Read_DataB[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneii_lcell_comb \RF|Read_DataB[3]~18 (
// Equation(s):
// \RF|Read_DataB[3]~18_combout  = (\RF|Read_DataB[3]~17_combout  & ((\RF|reg3 [3]) # ((!\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\RF|Read_DataB[3]~17_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout  & \RF|reg2 [3]))))

	.dataa(\RF|reg3 [3]),
	.datab(\RF|Read_DataB[3]~17_combout ),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg2 [3]),
	.cin(gnd),
	.combout(\RF|Read_DataB[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[3]~18 .lut_mask = 16'hBC8C;
defparam \RF|Read_DataB[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneii_lcell_comb \MUX_B|Mux4~0 (
// Equation(s):
// \MUX_B|Mux4~0_combout  = (\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [3]))) # (!\B_SEL~combout [0] & (!\MUX_TYPE_SEL|Output[2]~2_combout ))

	.dataa(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.datab(\B_SEL~combout [0]),
	.datac(\INST_MEM_OUT~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_B|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux4~0 .lut_mask = 16'hD1D1;
defparam \MUX_B|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneii_lcell_comb \MUX_B|Mux4~1 (
// Equation(s):
// \MUX_B|Mux4~1_combout  = (\MUX_B|Mux4~0_combout  & ((\RF|Read_DataB[3]~18_combout ) # ((\B_SEL~combout [0])))) # (!\MUX_B|Mux4~0_combout  & (((\RF|Read_DataB[3]~20_combout  & !\B_SEL~combout [0]))))

	.dataa(\RF|Read_DataB[3]~18_combout ),
	.datab(\RF|Read_DataB[3]~20_combout ),
	.datac(\MUX_B|Mux4~0_combout ),
	.datad(\B_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux4~1 .lut_mask = 16'hF0AC;
defparam \MUX_B|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneii_lcell_comb \RF|Read_DataB[2]~23 (
// Equation(s):
// \RF|Read_DataB[2]~23_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & ((\MUX_TYPE_SEL|Output[1]~1_combout  & (\RF|reg6 [2])) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & 
// ((\RF|reg4 [2])))))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg6 [2]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg4 [2]),
	.cin(gnd),
	.combout(\RF|Read_DataB[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[2]~23 .lut_mask = 16'hE5E0;
defparam \RF|Read_DataB[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneii_lcell_comb \RF|Read_DataB[2]~24 (
// Equation(s):
// \RF|Read_DataB[2]~24_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & ((\RF|Read_DataB[2]~23_combout  & (\RF|reg7 [2])) # (!\RF|Read_DataB[2]~23_combout  & ((\RF|reg5 [2]))))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (((\RF|Read_DataB[2]~23_combout ))))

	.dataa(\RF|reg7 [2]),
	.datab(\RF|reg5 [2]),
	.datac(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datad(\RF|Read_DataB[2]~23_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[2]~24 .lut_mask = 16'hAFC0;
defparam \RF|Read_DataB[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N26
cycloneii_lcell_comb \RF|Read_DataB[1]~27 (
// Equation(s):
// \RF|Read_DataB[1]~27_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & ((\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|reg6 [1]))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & 
// (\RF|reg4 [1]))))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg4 [1]),
	.datac(\RF|reg6 [1]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[1]~27 .lut_mask = 16'hFA44;
defparam \RF|Read_DataB[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N4
cycloneii_lcell_comb \RF|Read_DataB[1]~28 (
// Equation(s):
// \RF|Read_DataB[1]~28_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & ((\RF|Read_DataB[1]~27_combout  & (\RF|reg7 [1])) # (!\RF|Read_DataB[1]~27_combout  & ((\RF|reg5 [1]))))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (\RF|Read_DataB[1]~27_combout ))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|Read_DataB[1]~27_combout ),
	.datac(\RF|reg7 [1]),
	.datad(\RF|reg5 [1]),
	.cin(gnd),
	.combout(\RF|Read_DataB[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[1]~28 .lut_mask = 16'hE6C4;
defparam \RF|Read_DataB[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneii_lcell_comb \MUX_B|Mux6~0 (
// Equation(s):
// \MUX_B|Mux6~0_combout  = (\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [1]))) # (!\B_SEL~combout [0] & (!\MUX_TYPE_SEL|Output[2]~2_combout ))

	.dataa(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.datab(\INST_MEM_OUT~combout [1]),
	.datac(\B_SEL~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_B|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux6~0 .lut_mask = 16'hC5C5;
defparam \MUX_B|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneii_lcell_comb \MUX_B|Mux6~1 (
// Equation(s):
// \MUX_B|Mux6~1_combout  = (\B_SEL~combout [0] & (((\MUX_B|Mux6~0_combout )))) # (!\B_SEL~combout [0] & ((\MUX_B|Mux6~0_combout  & ((\RF|Read_DataB[1]~26_combout ))) # (!\MUX_B|Mux6~0_combout  & (\RF|Read_DataB[1]~28_combout ))))

	.dataa(\RF|Read_DataB[1]~28_combout ),
	.datab(\RF|Read_DataB[1]~26_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(\MUX_B|Mux6~0_combout ),
	.cin(gnd),
	.combout(\MUX_B|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux6~1 .lut_mask = 16'hFC0A;
defparam \MUX_B|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneii_lcell_comb \RF|Read_DataB[0]~29 (
// Equation(s):
// \RF|Read_DataB[0]~29_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & (((\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & ((\MUX_TYPE_SEL|Output[0]~0_combout  & (\RF|reg1 [0])) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & 
// ((\RF|reg0 [0])))))

	.dataa(\RF|reg1 [0]),
	.datab(\RF|reg0 [0]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[0]~29 .lut_mask = 16'hFA0C;
defparam \RF|Read_DataB[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N2
cycloneii_lcell_comb \RF|Read_DataB[0]~31 (
// Equation(s):
// \RF|Read_DataB[0]~31_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & ((\MUX_TYPE_SEL|Output[1]~1_combout  & (\RF|reg6 [0])) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & 
// ((\RF|reg4 [0])))))

	.dataa(\RF|reg6 [0]),
	.datab(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg4 [0]),
	.cin(gnd),
	.combout(\RF|Read_DataB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[0]~31 .lut_mask = 16'hE3E0;
defparam \RF|Read_DataB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N20
cycloneii_lcell_comb \RF|Read_DataB[0]~32 (
// Equation(s):
// \RF|Read_DataB[0]~32_combout  = (\RF|Read_DataB[0]~31_combout  & ((\RF|reg7 [0]) # ((!\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\RF|Read_DataB[0]~31_combout  & (((\RF|reg5 [0] & \MUX_TYPE_SEL|Output[0]~0_combout ))))

	.dataa(\RF|reg7 [0]),
	.datab(\RF|Read_DataB[0]~31_combout ),
	.datac(\RF|reg5 [0]),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[0]~32 .lut_mask = 16'hB8CC;
defparam \RF|Read_DataB[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneii_lcell_comb \ALU|temp~0 (
// Equation(s):
// \ALU|temp~0_combout  = \ALU|carry [4] $ (\ALU|neg_a[5]~10_combout  $ (((\B_SEL~combout [1] & \MUX_B|Mux2~0_combout ))))

	.dataa(\B_SEL~combout [1]),
	.datab(\ALU|carry [4]),
	.datac(\ALU|neg_a[5]~10_combout ),
	.datad(\MUX_B|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ALU|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~0 .lut_mask = 16'h963C;
defparam \ALU|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
cycloneii_lcell_comb \ALU|temp~1 (
// Equation(s):
// \ALU|temp~1_combout  = \ALU|carry [4] $ (\ALU|neg_b[5]~10_combout  $ (\MUX_A|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\ALU|carry [4]),
	.datac(\ALU|neg_b[5]~10_combout ),
	.datad(\MUX_A|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~1 .lut_mask = 16'hC33C;
defparam \ALU|temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneii_lcell_comb \ALU|temp~2 (
// Equation(s):
// \ALU|temp~2_combout  = \ALU|carry [4] $ (\MUX_A|Mux2~1_combout  $ (((\B_SEL~combout [1] & \MUX_B|Mux2~0_combout ))))

	.dataa(\B_SEL~combout [1]),
	.datab(\MUX_B|Mux2~0_combout ),
	.datac(\ALU|carry [4]),
	.datad(\MUX_A|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~2 .lut_mask = 16'h8778;
defparam \ALU|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneii_lcell_comb \ALU|Mux10~0 (
// Equation(s):
// \ALU|Mux10~0_combout  = (\OAP~combout [1] & (((\OAP~combout [0])))) # (!\OAP~combout [1] & ((\OAP~combout [0] & (\ALU|temp~1_combout )) # (!\OAP~combout [0] & ((\ALU|temp~2_combout )))))

	.dataa(\ALU|temp~1_combout ),
	.datab(\OAP~combout [1]),
	.datac(\ALU|temp~2_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~0 .lut_mask = 16'hEE30;
defparam \ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneii_lcell_comb \ALU|temp~3 (
// Equation(s):
// \ALU|temp~3_combout  = (\MUX_A|Mux2~1_combout ) # ((\B_SEL~combout [1] & \MUX_B|Mux2~0_combout ))

	.dataa(\B_SEL~combout [1]),
	.datab(\MUX_B|Mux2~0_combout ),
	.datac(vcc),
	.datad(\MUX_A|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~3 .lut_mask = 16'hFF88;
defparam \ALU|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneii_lcell_comb \ALU|Mux10~1 (
// Equation(s):
// \ALU|Mux10~1_combout  = (\ALU|Mux10~0_combout  & (((\ALU|temp~3_combout ) # (!\OAP~combout [1])))) # (!\ALU|Mux10~0_combout  & (\ALU|temp~0_combout  & ((\OAP~combout [1]))))

	.dataa(\ALU|temp~0_combout ),
	.datab(\ALU|Mux10~0_combout ),
	.datac(\ALU|temp~3_combout ),
	.datad(\OAP~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~1 .lut_mask = 16'hE2CC;
defparam \ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N2
cycloneii_lcell_comb \MUX_B|Mux1~1 (
// Equation(s):
// \MUX_B|Mux1~1_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & (\INST_MEM_OUT~combout [5])) # (!\B_SEL~combout [0] & ((\Multiplier|Q[6]~1_combout )))))

	.dataa(\INST_MEM_OUT~combout [5]),
	.datab(\Multiplier|Q[6]~1_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_B|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux1~1 .lut_mask = 16'hAC00;
defparam \MUX_B|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N8
cycloneii_lcell_comb \ALU|Mux9~0 (
// Equation(s):
// \ALU|Mux9~0_combout  = (\OAP~combout [1] & (\OAP~combout [0] $ (\MUX_A|Mux1~1_combout  $ (\MUX_B|Mux1~1_combout )))) # (!\OAP~combout [1] & (\MUX_B|Mux1~1_combout  & (\OAP~combout [0] $ (\MUX_A|Mux1~1_combout ))))

	.dataa(\OAP~combout [0]),
	.datab(\MUX_A|Mux1~1_combout ),
	.datac(\OAP~combout [1]),
	.datad(\MUX_B|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~0 .lut_mask = 16'h9660;
defparam \ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N10
cycloneii_lcell_comb \ALU|temp~4 (
// Equation(s):
// \ALU|temp~4_combout  = \MUX_A|Mux1~1_combout  $ (\ALU|carry [5] $ (\ALU|neg_b[6]~12_combout ))

	.dataa(vcc),
	.datab(\MUX_A|Mux1~1_combout ),
	.datac(\ALU|carry [5]),
	.datad(\ALU|neg_b[6]~12_combout ),
	.cin(gnd),
	.combout(\ALU|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~4 .lut_mask = 16'hC33C;
defparam \ALU|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N6
cycloneii_lcell_comb \ALU|temp~6 (
// Equation(s):
// \ALU|temp~6_combout  = \MUX_A|Mux1~1_combout  $ (\ALU|carry [5] $ (((\MUX_B|Mux1~0_combout  & \B_SEL~combout [1]))))

	.dataa(\MUX_B|Mux1~0_combout ),
	.datab(\MUX_A|Mux1~1_combout ),
	.datac(\ALU|carry [5]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~6 .lut_mask = 16'h963C;
defparam \ALU|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneii_lcell_comb \ALU|temp~8 (
// Equation(s):
// \ALU|temp~8_combout  = \MUX_A|Mux3~1_combout  $ (\ALU|carry [3] $ (\ALU|neg_b[4]~8_combout ))

	.dataa(vcc),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(\ALU|carry [3]),
	.datad(\ALU|neg_b[4]~8_combout ),
	.cin(gnd),
	.combout(\ALU|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~8 .lut_mask = 16'hC33C;
defparam \ALU|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N28
cycloneii_lcell_comb \ALU|temp~9 (
// Equation(s):
// \ALU|temp~9_combout  = \ALU|carry [3] $ (\ALU|neg_a[4]~8_combout  $ (((\MUX_B|Mux3~0_combout  & \B_SEL~combout [1]))))

	.dataa(\ALU|carry [3]),
	.datab(\MUX_B|Mux3~0_combout ),
	.datac(\B_SEL~combout [1]),
	.datad(\ALU|neg_a[4]~8_combout ),
	.cin(gnd),
	.combout(\ALU|temp~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~9 .lut_mask = 16'h956A;
defparam \ALU|temp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N6
cycloneii_lcell_comb \ALU|temp~10 (
// Equation(s):
// \ALU|temp~10_combout  = \ALU|carry [3] $ (\MUX_A|Mux3~1_combout  $ (((\B_SEL~combout [1] & \MUX_B|Mux3~0_combout ))))

	.dataa(\ALU|carry [3]),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(\B_SEL~combout [1]),
	.datad(\MUX_B|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|temp~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~10 .lut_mask = 16'h9666;
defparam \ALU|temp~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N24
cycloneii_lcell_comb \ALU|Mux11~1 (
// Equation(s):
// \ALU|Mux11~1_combout  = (\OAP~combout [1] & ((\ALU|temp~9_combout ) # ((\OAP~combout [0])))) # (!\OAP~combout [1] & (((!\OAP~combout [0] & \ALU|temp~10_combout ))))

	.dataa(\OAP~combout [1]),
	.datab(\ALU|temp~9_combout ),
	.datac(\OAP~combout [0]),
	.datad(\ALU|temp~10_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~1 .lut_mask = 16'hADA8;
defparam \ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N2
cycloneii_lcell_comb \ALU|temp~11 (
// Equation(s):
// \ALU|temp~11_combout  = (\MUX_A|Mux3~1_combout ) # ((\B_SEL~combout [1] & \MUX_B|Mux3~0_combout ))

	.dataa(vcc),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(\B_SEL~combout [1]),
	.datad(\MUX_B|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU|temp~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~11 .lut_mask = 16'hFCCC;
defparam \ALU|temp~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N12
cycloneii_lcell_comb \ALU|Mux11~2 (
// Equation(s):
// \ALU|Mux11~2_combout  = (\ALU|Mux11~1_combout  & ((\ALU|temp~11_combout ) # ((!\OAP~combout [0])))) # (!\ALU|Mux11~1_combout  & (((\OAP~combout [0] & \ALU|temp~8_combout ))))

	.dataa(\ALU|Mux11~1_combout ),
	.datab(\ALU|temp~11_combout ),
	.datac(\OAP~combout [0]),
	.datad(\ALU|temp~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~2 .lut_mask = 16'hDA8A;
defparam \ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneii_lcell_comb \ALU|Mux12~2 (
// Equation(s):
// \ALU|Mux12~2_combout  = (\MUX_B|Mux4~1_combout  & (\B_SEL~combout [1] $ (((!\ALU|carry [2] & !\OAP~combout [0]))))) # (!\MUX_B|Mux4~1_combout  & (!\ALU|carry [2] & ((!\OAP~combout [0]))))

	.dataa(\MUX_B|Mux4~1_combout ),
	.datab(\ALU|carry [2]),
	.datac(\B_SEL~combout [1]),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~2 .lut_mask = 16'hA093;
defparam \ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneii_lcell_comb \ALU|temp~12 (
// Equation(s):
// \ALU|temp~12_combout  = \MUX_A|Mux5~1_combout  $ (\ALU|carry [1] $ (\ALU|neg_b[2]~4_combout ))

	.dataa(\MUX_A|Mux5~1_combout ),
	.datab(vcc),
	.datac(\ALU|carry [1]),
	.datad(\ALU|neg_b[2]~4_combout ),
	.cin(gnd),
	.combout(\ALU|temp~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~12 .lut_mask = 16'hA55A;
defparam \ALU|temp~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneii_lcell_comb \ALU|temp~13 (
// Equation(s):
// \ALU|temp~13_combout  = \ALU|neg_a[2]~4_combout  $ (\ALU|carry [1] $ (((\MUX_B|Mux5~1_combout  & \B_SEL~combout [1]))))

	.dataa(\ALU|neg_a[2]~4_combout ),
	.datab(\MUX_B|Mux5~1_combout ),
	.datac(\ALU|carry [1]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|temp~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~13 .lut_mask = 16'h965A;
defparam \ALU|temp~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneii_lcell_comb \MUX_B|Mux6~2 (
// Equation(s):
// \MUX_B|Mux6~2_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [1]))) # (!\B_SEL~combout [0] & (\Multiplier|Q[1]~6_combout ))))

	.dataa(\Multiplier|Q[1]~6_combout ),
	.datab(\B_SEL~combout [0]),
	.datac(\INST_MEM_OUT~combout [1]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_B|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux6~2 .lut_mask = 16'hE200;
defparam \MUX_B|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneii_lcell_comb \ALU|Mux14~0 (
// Equation(s):
// \ALU|Mux14~0_combout  = (\MUX_B|Mux6~2_combout  & (\MUX_A|Mux6~1_combout  $ (\OAP~combout [1] $ (\OAP~combout [0])))) # (!\MUX_B|Mux6~2_combout  & (\OAP~combout [1] & (\MUX_A|Mux6~1_combout  $ (\OAP~combout [0]))))

	.dataa(\MUX_A|Mux6~1_combout ),
	.datab(\MUX_B|Mux6~2_combout ),
	.datac(\OAP~combout [1]),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~0 .lut_mask = 16'h9468;
defparam \ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneii_lcell_comb \ALU|Mux14~1 (
// Equation(s):
// \ALU|Mux14~1_combout  = (\OAP~combout [1]) # (\MUX_A|Mux6~1_combout  $ (((!\ALU|carry [0] & \OAP~combout [0]))))

	.dataa(\MUX_A|Mux6~1_combout ),
	.datab(\ALU|carry [0]),
	.datac(\OAP~combout [1]),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~1 .lut_mask = 16'hF9FA;
defparam \ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneii_lcell_comb \ALU|Mux14~2 (
// Equation(s):
// \ALU|Mux14~2_combout  = (\B_SEL~combout [1] & (\MUX_B|Mux6~1_combout  $ (((!\ALU|carry [0] & !\OAP~combout [0]))))) # (!\B_SEL~combout [1] & (!\ALU|carry [0] & ((!\OAP~combout [0]))))

	.dataa(\B_SEL~combout [1]),
	.datab(\ALU|carry [0]),
	.datac(\MUX_B|Mux6~1_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~2 .lut_mask = 16'hA093;
defparam \ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneii_lcell_comb \ALU|Mux14~3 (
// Equation(s):
// \ALU|Mux14~3_combout  = (\OAP~combout [0] & ((\MUX_A|Mux6~1_combout ) # ((\ALU|Mux14~2_combout )))) # (!\OAP~combout [0] & ((\ALU|Mux14~2_combout  $ (!\ALU|neg_a[1]~2_combout ))))

	.dataa(\MUX_A|Mux6~1_combout ),
	.datab(\ALU|Mux14~2_combout ),
	.datac(\ALU|neg_a[1]~2_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~3 .lut_mask = 16'hEEC3;
defparam \ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneii_lcell_comb \ALU|Mux14~4 (
// Equation(s):
// \ALU|Mux14~4_combout  = (\OAP~combout [0] & ((\ALU|neg_b[1]~2_combout ))) # (!\OAP~combout [0] & (\ALU|Mux14~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux14~2_combout ),
	.datac(\ALU|neg_b[1]~2_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~4 .lut_mask = 16'hF0CC;
defparam \ALU|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneii_lcell_comb \ALU|Mux14~5 (
// Equation(s):
// \ALU|Mux14~5_combout  = (\OAP~combout [1] & (((\ALU|Mux14~3_combout )))) # (!\OAP~combout [1] & (\ALU|Mux14~4_combout  $ (((!\ALU|Mux14~1_combout )))))

	.dataa(\ALU|Mux14~4_combout ),
	.datab(\ALU|Mux14~3_combout ),
	.datac(\OAP~combout [1]),
	.datad(\ALU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~5 .lut_mask = 16'hCAC5;
defparam \ALU|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneii_lcell_comb \ALU|Mux14~6 (
// Equation(s):
// \ALU|Mux14~6_combout  = (\OAP~combout [2] & ((\ALU|Mux14~0_combout ))) # (!\OAP~combout [2] & (\ALU|Mux14~5_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux14~5_combout ),
	.datac(\OAP~combout [2]),
	.datad(\ALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~6 .lut_mask = 16'hFC0C;
defparam \ALU|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N6
cycloneii_lcell_comb \ALU|Mux8~3 (
// Equation(s):
// \ALU|Mux8~3_combout  = \ALU|carry [6] $ (!\MUX_A|Mux0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|carry [6]),
	.datad(\MUX_A|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~3 .lut_mask = 16'hF00F;
defparam \ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
cycloneii_lcell_comb \MUX_D|Mux0~0 (
// Equation(s):
// \MUX_D|Mux0~0_combout  = (\D_SEL~combout [0] & ((\D_SEL~combout [1]) # ((\REG_A|Q [7])))) # (!\D_SEL~combout [0] & (!\D_SEL~combout [1] & ((\REG_Q|Q [7]))))

	.dataa(\D_SEL~combout [0]),
	.datab(\D_SEL~combout [1]),
	.datac(\REG_A|Q [7]),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\MUX_D|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux0~0 .lut_mask = 16'hB9A8;
defparam \MUX_D|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N7
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X51_Y31_N11
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X54_Y25_N25
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCFF_X48_Y29_N17
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hFE10;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y31_N3
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X48_Y33_N17
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X38_Y33_N25
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCFF_X48_Y29_N29
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X48_Y29_N6
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hAAAC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hF5A0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneii_lcell_comb \REG_A|Q~0 (
// Equation(s):
// \REG_A|Q~0_combout  = (\REG_A|Q [7] & ((\SL~combout  & (\SR~combout )) # (!\SL~combout  & ((\SR_SEL~combout ) # (!\SR~combout )))))

	.dataa(\REG_A|Q [7]),
	.datab(\SL~combout ),
	.datac(\SR~combout ),
	.datad(\SR_SEL~combout ),
	.cin(gnd),
	.combout(\REG_A|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~0 .lut_mask = 16'hA282;
defparam \REG_A|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneii_lcell_comb \MULT_SEL_A|Output[7]~12 (
// Equation(s):
// \MULT_SEL_A|Output[7]~12_combout  = (\MULT_SEL~combout  & \Multiplier|Q [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MULT_SEL~combout ),
	.datad(\Multiplier|Q [7]),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[7]~12 .lut_mask = 16'hF000;
defparam \MULT_SEL_A|Output[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N27
cycloneii_lcell_ff \Multiplier|M[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[7]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [7]));

// Location: LCFF_X51_Y22_N27
cycloneii_lcell_ff \Multiplier|M[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[4]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [4]));

// Location: LCFF_X56_Y22_N31
cycloneii_lcell_ff \Multiplier|M[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[3]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [3]));

// Location: LCFF_X51_Y22_N13
cycloneii_lcell_ff \Multiplier|M[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[0]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [0]));

// Location: LCCOMB_X35_Y15_N16
cycloneii_lcell_comb \Multiplier|Adder|Add0~30 (
// Equation(s):
// \Multiplier|Adder|Add0~30_combout  = (\Multiplier|Q [0] & (!\Multiplier|Q_1~regout  & ((\Multiplier|Subtractor|Add0~14_combout )))) # (!\Multiplier|Q [0] & (\Multiplier|Q_1~regout  & (\Multiplier|Adder|Add0~28_combout )))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~28_combout ),
	.datad(\Multiplier|Subtractor|Add0~14_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~30 .lut_mask = 16'h6240;
defparam \Multiplier|Adder|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneii_lcell_comb \Multiplier|Adder|Add0~33 (
// Equation(s):
// \Multiplier|Adder|Add0~33_combout  = (\Multiplier|Q_1~regout  & (((\Multiplier|Adder|Add0~22_combout  & !\Multiplier|Q [0])))) # (!\Multiplier|Q_1~regout  & (\Multiplier|Subtractor|Add0~8_combout  & ((\Multiplier|Q [0]))))

	.dataa(\Multiplier|Subtractor|Add0~8_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~22_combout ),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~33 .lut_mask = 16'h22C0;
defparam \Multiplier|Adder|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneii_lcell_comb \Multiplier|Adder|Add0~35 (
// Equation(s):
// \Multiplier|Adder|Add0~35_combout  = (\Multiplier|Q_1~regout  & (\Multiplier|Adder|Add0~18_combout  & ((!\Multiplier|Q [0])))) # (!\Multiplier|Q_1~regout  & (((\Multiplier|Subtractor|Add0~4_combout  & \Multiplier|Q [0]))))

	.dataa(\Multiplier|Adder|Add0~18_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Subtractor|Add0~4_combout ),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~35 .lut_mask = 16'h3088;
defparam \Multiplier|Adder|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneii_lcell_comb \Multiplier|Adder|Add0~36 (
// Equation(s):
// \Multiplier|Adder|Add0~36_combout  = (\Multiplier|Q [0] & (\Multiplier|Subtractor|Add0~2_combout  & (!\Multiplier|Q_1~regout ))) # (!\Multiplier|Q [0] & (((\Multiplier|Q_1~regout  & \Multiplier|Adder|Add0~16_combout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Subtractor|Add0~2_combout ),
	.datac(\Multiplier|Q_1~regout ),
	.datad(\Multiplier|Adder|Add0~16_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~36 .lut_mask = 16'h5808;
defparam \Multiplier|Adder|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N18
cycloneii_lcell_comb \ALU|Mux0~0 (
// Equation(s):
// \ALU|Mux0~0_combout  = (\ALU|neg_a[6]~12_combout  & ((\ALU|carry [5]) # ((\MUX_B|Mux1~0_combout  & \B_SEL~combout [1])))) # (!\ALU|neg_a[6]~12_combout  & (\MUX_B|Mux1~0_combout  & (\ALU|carry [5] & \B_SEL~combout [1])))

	.dataa(\MUX_B|Mux1~0_combout ),
	.datab(\ALU|neg_a[6]~12_combout ),
	.datac(\ALU|carry [5]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~0 .lut_mask = 16'hE8C0;
defparam \ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N20
cycloneii_lcell_comb \ALU|Mux0~1 (
// Equation(s):
// \ALU|Mux0~1_combout  = (\OAP~combout [0] & ((\ALU|neg_b[6]~12_combout ))) # (!\OAP~combout [0] & (\MUX_B|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\MUX_B|Mux1~1_combout ),
	.datac(\OAP~combout [0]),
	.datad(\ALU|neg_b[6]~12_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~1 .lut_mask = 16'hFC0C;
defparam \ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N22
cycloneii_lcell_comb \ALU|Mux0~2 (
// Equation(s):
// \ALU|Mux0~2_combout  = (\ALU|Mux0~1_combout  & ((\MUX_A|Mux1~1_combout ) # (\ALU|carry [5]))) # (!\ALU|Mux0~1_combout  & (\MUX_A|Mux1~1_combout  & \ALU|carry [5]))

	.dataa(\ALU|Mux0~1_combout ),
	.datab(\MUX_A|Mux1~1_combout ),
	.datac(\ALU|carry [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~2 .lut_mask = 16'hE8E8;
defparam \ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneii_lcell_comb \ALU|Mux0~3 (
// Equation(s):
// \ALU|Mux0~3_combout  = (\OAP~combout [1] & ((\ALU|Mux0~0_combout ))) # (!\OAP~combout [1] & (\ALU|Mux0~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux0~2_combout ),
	.datac(\OAP~combout [1]),
	.datad(\ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~3 .lut_mask = 16'hFC0C;
defparam \ALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneii_lcell_comb \MUX_PC|Mux3~0 (
// Equation(s):
// \MUX_PC|Mux3~0_combout  = (\PC_MUX_SEL~combout [0] & (\INST_MEM_OUT~combout [6] & (!\PC_MUX_SEL~combout [1]))) # (!\PC_MUX_SEL~combout [0] & (((\PC_MUX_SEL~combout [1] & \REG_A|Q [6]))))

	.dataa(\INST_MEM_OUT~combout [6]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\REG_A|Q [6]),
	.cin(gnd),
	.combout(\MUX_PC|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux3~0 .lut_mask = 16'h3808;
defparam \MUX_PC|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneii_lcell_comb \MUX_PC|Mux5~0 (
// Equation(s):
// \MUX_PC|Mux5~0_combout  = (\PC_MUX_SEL~combout [0] & (\INST_MEM_OUT~combout [4] & (!\PC_MUX_SEL~combout [1]))) # (!\PC_MUX_SEL~combout [0] & (((\PC_MUX_SEL~combout [1] & \REG_A|Q [4]))))

	.dataa(\INST_MEM_OUT~combout [4]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\REG_A|Q [4]),
	.cin(gnd),
	.combout(\MUX_PC|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux5~0 .lut_mask = 16'h3808;
defparam \MUX_PC|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneii_lcell_comb \MUX_PC|Mux5~1 (
// Equation(s):
// \MUX_PC|Mux5~1_combout  = (\MUX_PC|Mux5~0_combout ) # ((\REG_PC|Address [4] & (\PC_MUX_SEL~combout [0] $ (!\PC_MUX_SEL~combout [1]))))

	.dataa(\REG_PC|Address [4]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\MUX_PC|Mux5~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux5~1 .lut_mask = 16'hFF82;
defparam \MUX_PC|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneii_lcell_comb \MUX_PC|Mux6~0 (
// Equation(s):
// \MUX_PC|Mux6~0_combout  = (\PC_MUX_SEL~combout [0] & (\INST_MEM_OUT~combout [3] & (!\PC_MUX_SEL~combout [1]))) # (!\PC_MUX_SEL~combout [0] & (((\PC_MUX_SEL~combout [1] & \REG_A|Q [3]))))

	.dataa(\INST_MEM_OUT~combout [3]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\REG_A|Q [3]),
	.cin(gnd),
	.combout(\MUX_PC|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux6~0 .lut_mask = 16'h3808;
defparam \MUX_PC|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneii_lcell_comb \MUX_PC|Mux6~1 (
// Equation(s):
// \MUX_PC|Mux6~1_combout  = (\MUX_PC|Mux6~0_combout ) # ((\REG_PC|Address [3] & (\PC_MUX_SEL~combout [0] $ (!\PC_MUX_SEL~combout [1]))))

	.dataa(\REG_PC|Address [3]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\MUX_PC|Mux6~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux6~1 .lut_mask = 16'hFF82;
defparam \MUX_PC|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N8
cycloneii_lcell_comb \RF|reg4~1 (
// Equation(s):
// \RF|reg4~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg4[6]~0_combout )

	.dataa(\MUX_D|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg4[6]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~1 .lut_mask = 16'h00AA;
defparam \RF|reg4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneii_lcell_comb \RF|reg7~1 (
// Equation(s):
// \RF|reg7~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux0~1_combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~1 .lut_mask = 16'h00F0;
defparam \RF|reg7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N18
cycloneii_lcell_comb \RF|reg5~3 (
// Equation(s):
// \RF|reg5~3_combout  = (\MUX_D|Mux1~1_combout  & !\RF|reg5[2]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux1~1_combout ),
	.datac(\RF|reg5[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~3 .lut_mask = 16'h0C0C;
defparam \RF|reg5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \RF|reg6~3 (
// Equation(s):
// \RF|reg6~3_combout  = (\MUX_D|Mux1~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux1~1_combout ),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~3 .lut_mask = 16'h00F0;
defparam \RF|reg6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \RF|reg4~3 (
// Equation(s):
// \RF|reg4~3_combout  = (!\RF|reg4[6]~0_combout  & \MUX_D|Mux1~1_combout )

	.dataa(\RF|reg4[6]~0_combout ),
	.datab(vcc),
	.datac(\MUX_D|Mux1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~3 .lut_mask = 16'h5050;
defparam \RF|reg4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneii_lcell_comb \RF|reg7~3 (
// Equation(s):
// \RF|reg7~3_combout  = (\MUX_D|Mux1~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux1~1_combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~3 .lut_mask = 16'h00F0;
defparam \RF|reg7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N20
cycloneii_lcell_comb \RF|reg3~3 (
// Equation(s):
// \RF|reg3~3_combout  = (\MUX_D|Mux1~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux1~1_combout ),
	.datac(vcc),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~3 .lut_mask = 16'h00CC;
defparam \RF|reg3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
cycloneii_lcell_comb \RF|reg6~4 (
// Equation(s):
// \RF|reg6~4_combout  = (\MUX_D|Mux2~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux2~1_combout ),
	.datac(vcc),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~4 .lut_mask = 16'h00CC;
defparam \RF|reg6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N18
cycloneii_lcell_comb \RF|reg4~4 (
// Equation(s):
// \RF|reg4~4_combout  = (\MUX_D|Mux2~1_combout  & !\RF|reg4[6]~0_combout )

	.dataa(\MUX_D|Mux2~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg4[6]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~4 .lut_mask = 16'h00AA;
defparam \RF|reg4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N14
cycloneii_lcell_comb \RF|reg2~4 (
// Equation(s):
// \RF|reg2~4_combout  = (\MUX_D|Mux2~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(\MUX_D|Mux2~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~4 .lut_mask = 16'h00AA;
defparam \RF|reg2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneii_lcell_comb \RF|reg1~4 (
// Equation(s):
// \RF|reg1~4_combout  = (!\RF|reg1[0]~0_combout  & \MUX_D|Mux2~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(\MUX_D|Mux2~1_combout ),
	.cin(gnd),
	.combout(\RF|reg1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~4 .lut_mask = 16'h0F00;
defparam \RF|reg1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneii_lcell_comb \RF|reg5~5 (
// Equation(s):
// \RF|reg5~5_combout  = (!\RF|reg5[2]~0_combout  & \MUX_D|Mux3~1_combout )

	.dataa(\RF|reg5[2]~0_combout ),
	.datab(vcc),
	.datac(\MUX_D|Mux3~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~5 .lut_mask = 16'h5050;
defparam \RF|reg5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneii_lcell_comb \RF|reg6~5 (
// Equation(s):
// \RF|reg6~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux3~1_combout ),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~5 .lut_mask = 16'h00F0;
defparam \RF|reg6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N4
cycloneii_lcell_comb \RF|reg4~5 (
// Equation(s):
// \RF|reg4~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux3~1_combout ),
	.datad(\RF|reg4[6]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg4~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~5 .lut_mask = 16'h00F0;
defparam \RF|reg4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneii_lcell_comb \RF|reg7~5 (
// Equation(s):
// \RF|reg7~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux3~1_combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~5 .lut_mask = 16'h00F0;
defparam \RF|reg7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
cycloneii_lcell_comb \RF|reg1~5 (
// Equation(s):
// \RF|reg1~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg1[0]~0_combout )

	.dataa(\MUX_D|Mux3~1_combout ),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~5 .lut_mask = 16'h0A0A;
defparam \RF|reg1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneii_lcell_comb \RF|reg0~5 (
// Equation(s):
// \RF|reg0~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux3~1_combout ),
	.datad(\RF|reg0[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~5 .lut_mask = 16'h00F0;
defparam \RF|reg0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \RF|reg6~6 (
// Equation(s):
// \RF|reg6~6_combout  = (\MUX_D|Mux4~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux4~1_combout ),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~6 .lut_mask = 16'h00F0;
defparam \RF|reg6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneii_lcell_comb \RF|reg2~6 (
// Equation(s):
// \RF|reg2~6_combout  = (\MUX_D|Mux4~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux4~1_combout ),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~6 .lut_mask = 16'h00CC;
defparam \RF|reg2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
cycloneii_lcell_comb \RF|reg1~6 (
// Equation(s):
// \RF|reg1~6_combout  = (!\RF|reg1[0]~0_combout  & \MUX_D|Mux4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(\MUX_D|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RF|reg1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~6 .lut_mask = 16'h0F00;
defparam \RF|reg1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneii_lcell_comb \RF|reg0~6 (
// Equation(s):
// \RF|reg0~6_combout  = (\MUX_D|Mux4~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(\MUX_D|Mux4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg0[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~6 .lut_mask = 16'h00AA;
defparam \RF|reg0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneii_lcell_comb \RF|reg3~6 (
// Equation(s):
// \RF|reg3~6_combout  = (!\RF|reg3[5]~0_combout  & \MUX_D|Mux4~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg3[5]~0_combout ),
	.datad(\MUX_D|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RF|reg3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~6 .lut_mask = 16'h0F00;
defparam \RF|reg3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneii_lcell_comb \RF|reg5~7 (
// Equation(s):
// \RF|reg5~7_combout  = (!\RF|reg5[2]~0_combout  & \MUX_D|Mux5~1_combout )

	.dataa(\RF|reg5[2]~0_combout ),
	.datab(vcc),
	.datac(\MUX_D|Mux5~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~7 .lut_mask = 16'h5050;
defparam \RF|reg5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \RF|reg6~7 (
// Equation(s):
// \RF|reg6~7_combout  = (\MUX_D|Mux5~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(\MUX_D|Mux5~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~7 .lut_mask = 16'h00AA;
defparam \RF|reg6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneii_lcell_comb \RF|reg4~7 (
// Equation(s):
// \RF|reg4~7_combout  = (\MUX_D|Mux5~1_combout  & !\RF|reg4[6]~0_combout )

	.dataa(\MUX_D|Mux5~1_combout ),
	.datab(vcc),
	.datac(\RF|reg4[6]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg4~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~7 .lut_mask = 16'h0A0A;
defparam \RF|reg4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneii_lcell_comb \RF|reg7~7 (
// Equation(s):
// \RF|reg7~7_combout  = (\MUX_D|Mux5~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux5~1_combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~7 .lut_mask = 16'h00F0;
defparam \RF|reg7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneii_lcell_comb \RF|reg2~7 (
// Equation(s):
// \RF|reg2~7_combout  = (\MUX_D|Mux5~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux5~1_combout ),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~7 .lut_mask = 16'h00F0;
defparam \RF|reg2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneii_lcell_comb \RF|reg0~7 (
// Equation(s):
// \RF|reg0~7_combout  = (\MUX_D|Mux5~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux5~1_combout ),
	.datac(vcc),
	.datad(\RF|reg0[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~7 .lut_mask = 16'h00CC;
defparam \RF|reg0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneii_lcell_comb \RF|reg7~8 (
// Equation(s):
// \RF|reg7~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux6~1_combout ),
	.datac(vcc),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~8 .lut_mask = 16'h00CC;
defparam \RF|reg7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneii_lcell_comb \RF|reg2~8 (
// Equation(s):
// \RF|reg2~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux6~1_combout ),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~8 .lut_mask = 16'h00CC;
defparam \RF|reg2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneii_lcell_comb \RF|reg6~9 (
// Equation(s):
// \RF|reg6~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux7~1_combout ),
	.datac(vcc),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~9 .lut_mask = 16'h00CC;
defparam \RF|reg6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N6
cycloneii_lcell_comb \RF|reg4~9 (
// Equation(s):
// \RF|reg4~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux7~1_combout ),
	.datad(\RF|reg4[6]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg4~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~9 .lut_mask = 16'h00F0;
defparam \RF|reg4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
cycloneii_lcell_comb \RF|reg1~9 (
// Equation(s):
// \RF|reg1~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg1[0]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux7~1_combout ),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg1~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~9 .lut_mask = 16'h0C0C;
defparam \RF|reg1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneii_lcell_comb \ALU|Mux3~0 (
// Equation(s):
// \ALU|Mux3~0_combout  = (\ALU|carry [3] & ((\ALU|neg_a[4]~8_combout ) # ((\MUX_B|Mux3~0_combout  & \B_SEL~combout [1])))) # (!\ALU|carry [3] & (\MUX_B|Mux3~0_combout  & (\B_SEL~combout [1] & \ALU|neg_a[4]~8_combout )))

	.dataa(\ALU|carry [3]),
	.datab(\MUX_B|Mux3~0_combout ),
	.datac(\B_SEL~combout [1]),
	.datad(\ALU|neg_a[4]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~0 .lut_mask = 16'hEA80;
defparam \ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneii_lcell_comb \ALU|Mux2~1 (
// Equation(s):
// \ALU|Mux2~1_combout  = (\OAP~combout [0] & ((\ALU|neg_b[5]~10_combout ))) # (!\OAP~combout [0] & (\MUX_B|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\MUX_B|Mux2~1_combout ),
	.datac(\ALU|neg_b[5]~10_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~1 .lut_mask = 16'hF0CC;
defparam \ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneii_lcell_comb \ALU|Mux4~1 (
// Equation(s):
// \ALU|Mux4~1_combout  = (\OAP~combout [0] & ((\ALU|neg_b[3]~6_combout ))) # (!\OAP~combout [0] & (\MUX_B|Mux4~2_combout ))

	.dataa(\OAP~combout [0]),
	.datab(\MUX_B|Mux4~2_combout ),
	.datac(vcc),
	.datad(\ALU|neg_b[3]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~1 .lut_mask = 16'hEE44;
defparam \ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneii_lcell_comb \ALU|Mux6~0 (
// Equation(s):
// \ALU|Mux6~0_combout  = (\ALU|neg_a[1]~2_combout  & ((\ALU|carry [0]) # ((\B_SEL~combout [1] & \MUX_B|Mux6~1_combout )))) # (!\ALU|neg_a[1]~2_combout  & (\B_SEL~combout [1] & (\MUX_B|Mux6~1_combout  & \ALU|carry [0])))

	.dataa(\B_SEL~combout [1]),
	.datab(\MUX_B|Mux6~1_combout ),
	.datac(\ALU|neg_a[1]~2_combout ),
	.datad(\ALU|carry [0]),
	.cin(gnd),
	.combout(\ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~0 .lut_mask = 16'hF880;
defparam \ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneii_lcell_comb \ALU|Mux6~1 (
// Equation(s):
// \ALU|Mux6~1_combout  = (\OAP~combout [0] & (\ALU|neg_b[1]~2_combout )) # (!\OAP~combout [0] & ((\MUX_B|Mux6~2_combout )))

	.dataa(vcc),
	.datab(\ALU|neg_b[1]~2_combout ),
	.datac(\MUX_B|Mux6~2_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~1 .lut_mask = 16'hCCF0;
defparam \ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneii_lcell_comb \ALU|Mux6~2 (
// Equation(s):
// \ALU|Mux6~2_combout  = (\MUX_A|Mux6~1_combout  & ((\ALU|carry [0]) # (\ALU|Mux6~1_combout ))) # (!\MUX_A|Mux6~1_combout  & (\ALU|carry [0] & \ALU|Mux6~1_combout ))

	.dataa(\MUX_A|Mux6~1_combout ),
	.datab(\ALU|carry [0]),
	.datac(vcc),
	.datad(\ALU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~2 .lut_mask = 16'hEE88;
defparam \ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneii_lcell_comb \ALU|Mux6~3 (
// Equation(s):
// \ALU|Mux6~3_combout  = (\OAP~combout [1] & ((\ALU|Mux6~0_combout ))) # (!\OAP~combout [1] & (\ALU|Mux6~2_combout ))

	.dataa(\ALU|Mux6~2_combout ),
	.datab(\ALU|Mux6~0_combout ),
	.datac(\OAP~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~3 .lut_mask = 16'hCACA;
defparam \ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneii_lcell_comb \ALU|Mux7~0 (
// Equation(s):
// \ALU|Mux7~0_combout  = (\MUX_A|Mux7~1_combout  & ((\MUX_B|Mux7~0_combout ) # (\Cin~combout ))) # (!\MUX_A|Mux7~1_combout  & (\MUX_B|Mux7~0_combout  & \Cin~combout ))

	.dataa(vcc),
	.datab(\MUX_A|Mux7~1_combout ),
	.datac(\MUX_B|Mux7~0_combout ),
	.datad(\Cin~combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~0 .lut_mask = 16'hFCC0;
defparam \ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneii_lcell_comb \REG_Q|Q~4 (
// Equation(s):
// \REG_Q|Q~4_combout  = (\LDQ~combout  & (((\Multiplier|Q[6]~1_combout ) # (\REG_Q|Q[3]~0_combout )))) # (!\LDQ~combout  & (\REG_Q|Q [5] & ((!\REG_Q|Q[3]~0_combout ))))

	.dataa(\REG_Q|Q [5]),
	.datab(\Multiplier|Q[6]~1_combout ),
	.datac(\LDQ~combout ),
	.datad(\REG_Q|Q[3]~0_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~4 .lut_mask = 16'hF0CA;
defparam \REG_Q|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneii_lcell_comb \REG_Q|Q~6 (
// Equation(s):
// \REG_Q|Q~6_combout  = (\REG_Q|Q[3]~0_combout  & (((\LDQ~combout )))) # (!\REG_Q|Q[3]~0_combout  & ((\LDQ~combout  & ((\Multiplier|Q[5]~2_combout ))) # (!\LDQ~combout  & (\REG_Q|Q [4]))))

	.dataa(\REG_Q|Q [4]),
	.datab(\REG_Q|Q[3]~0_combout ),
	.datac(\LDQ~combout ),
	.datad(\Multiplier|Q[5]~2_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~6 .lut_mask = 16'hF2C2;
defparam \REG_Q|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneii_lcell_comb \REG_Q|Q~10 (
// Equation(s):
// \REG_Q|Q~10_combout  = (\REG_Q|Q[3]~0_combout  & (((\LDQ~combout )))) # (!\REG_Q|Q[3]~0_combout  & ((\LDQ~combout  & ((\Multiplier|Q[3]~4_combout ))) # (!\LDQ~combout  & (\REG_Q|Q [2]))))

	.dataa(\REG_Q|Q [2]),
	.datab(\REG_Q|Q[3]~0_combout ),
	.datac(\LDQ~combout ),
	.datad(\Multiplier|Q[3]~4_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~10 .lut_mask = 16'hF2C2;
defparam \REG_Q|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \REG_Q|Q~16 (
// Equation(s):
// \REG_Q|Q~16_combout  = (\REG_Q|Q[3]~0_combout  & ((\LDQ~combout ) # ((\REG_Q|Q [1])))) # (!\REG_Q|Q[3]~0_combout  & (!\LDQ~combout  & (\REG_Qm1|Q~regout )))

	.dataa(\REG_Q|Q[3]~0_combout ),
	.datab(\LDQ~combout ),
	.datac(\REG_Qm1|Q~regout ),
	.datad(\REG_Q|Q [1]),
	.cin(gnd),
	.combout(\REG_Q|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~16 .lut_mask = 16'hBA98;
defparam \REG_Q|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N9
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X52_Y31_N0
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0A00;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h000F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hAA50;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hFC0A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hE6A2;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00CA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 .lut_mask = 16'h37C8;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N27
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCFF_X50_Y29_N25
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCFF_X50_Y29_N7
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X50_Y29_N22
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF3C0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .lut_mask = 16'hFFF0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N13
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(vcc),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h33CC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0005;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hA0A0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h9F80;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h00AC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 .lut_mask = 16'h666A;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N3
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hEAAA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hE4E4;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = 16'hFFAA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N23
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X52_Y31_N10
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h3301;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h0ACA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3202;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15 .lut_mask = 16'hFEFF;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16 .lut_mask = 16'hF708;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h4000;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N29
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X54_Y25_N26
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h5C10;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hC0EA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N3
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0020;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hF222;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h5404;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'hFFFB;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .lut_mask = 16'hA6AA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N21
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X38_Y33_N2
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hD8D8;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hAAFA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N3
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X51_Y31_N12
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hCAC0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h6568;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h2122;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneii_lcell_comb \MUX_PC|Mux1~0 (
// Equation(s):
// \MUX_PC|Mux1~0_combout  = (\PC_MUX_SEL~combout [0] & ((\PC_MUX_SEL~combout [1] & (\REG_PC|Address [8])) # (!\PC_MUX_SEL~combout [1] & ((\INST_MEM_OUT~combout [8]))))) # (!\PC_MUX_SEL~combout [0] & (\REG_PC|Address [8]))

	.dataa(\PC_MUX_SEL~combout [0]),
	.datab(\REG_PC|Address [8]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\MUX_PC|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux1~0 .lut_mask = 16'hCEC4;
defparam \MUX_PC|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneii_lcell_comb \MUX_PC|Mux0~0 (
// Equation(s):
// \MUX_PC|Mux0~0_combout  = (\PC_MUX_SEL~combout [0] & ((\PC_MUX_SEL~combout [1] & ((\REG_PC|Address [9]))) # (!\PC_MUX_SEL~combout [1] & (\INST_MEM_OUT~combout [9])))) # (!\PC_MUX_SEL~combout [0] & (((\REG_PC|Address [9]))))

	.dataa(\PC_MUX_SEL~combout [0]),
	.datab(\INST_MEM_OUT~combout [9]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\REG_PC|Address [9]),
	.cin(gnd),
	.combout(\MUX_PC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux0~0 .lut_mask = 16'hFD08;
defparam \MUX_PC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N15
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X54_Y25_N28
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF0CC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N11
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X49_Y33_N6
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0030;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hB000;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hFEFA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h00AC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N15
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X38_Y33_N20
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hE4E4;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h0380;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h8B88;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N9
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X54_Y25_N14
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h1000;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h00F8;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N1
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X38_Y33_N14
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAFA0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N11
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X54_Y25_N8
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hEE22;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N19
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X38_Y33_N0
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCFC0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N13
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X54_Y25_N10
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hE2E2;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N13
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X38_Y33_N18
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hAFA0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N7
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X54_Y25_N12
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hE2E2;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N23
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X38_Y33_N12
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hE4E4;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N17
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X54_Y25_N6
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N17
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X38_Y33_N22
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hD8D8;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N19
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF3C0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N11
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCCOMB_X38_Y33_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hCACA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N5
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X54_Y25_N18
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N29
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X38_Y33_N10
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hD8D8;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N31
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X54_Y25_N4
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hBB88;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N31
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X38_Y33_N28
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hACAC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N1
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X54_Y25_N30
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hBB88;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N9
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X38_Y33_N30
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hACAC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N3
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hF3C0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N27
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X38_Y33_N8
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hCFC0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N21
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X54_Y25_N2
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N5
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X38_Y33_N26
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hE4E4;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N23
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X54_Y25_N20
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hF3C0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y33_N7
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X38_Y33_N4
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hAFA0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFC30;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hAFA0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'hDCEC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .lut_mask = 16'h8F88;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'hDC50;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .lut_mask = 16'h2A2A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneii_lcell_comb \ALU|carry[0] (
// Equation(s):
// \ALU|carry [0] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [0]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux7~0_combout ))

	.dataa(\ALU|Mux7~0_combout ),
	.datab(vcc),
	.datac(\ALU|Mux1~0clkctrl_outclk ),
	.datad(\ALU|carry [0]),
	.cin(gnd),
	.combout(\ALU|carry [0]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[0] .lut_mask = 16'hFA0A;
defparam \ALU|carry[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y26_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X47_Y30_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCFF_X48_Y30_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCFF_X52_Y30_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCFF_X51_Y30_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCFF_X51_Y30_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X51_Y30_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X51_Y30_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCFF_X48_Y30_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X52_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y30_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X51_Y30_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCFF_X50_Y30_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X50_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X49_Y31_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hE2C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h05FA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ));

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X50_Y31_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .lut_mask = 16'h1F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0105;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h8090;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X50_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .lut_mask = 16'hC480;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCFF_X48_Y30_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X48_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X50_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h4400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .lut_mask = 16'h7250;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X51_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hBA10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hF0F1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X51_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X51_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hFCF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFAF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hB3A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hF2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h7070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 .lut_mask = 16'h097A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .lut_mask = 16'h0E44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INS_TYPE_MUX_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INS_TYPE_MUX_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INS_TYPE_MUX_SEL));
// synopsys translate_off
defparam \INS_TYPE_MUX_SEL~I .input_async_reset = "none";
defparam \INS_TYPE_MUX_SEL~I .input_power_up = "low";
defparam \INS_TYPE_MUX_SEL~I .input_register_mode = "none";
defparam \INS_TYPE_MUX_SEL~I .input_sync_reset = "none";
defparam \INS_TYPE_MUX_SEL~I .oe_async_reset = "none";
defparam \INS_TYPE_MUX_SEL~I .oe_power_up = "low";
defparam \INS_TYPE_MUX_SEL~I .oe_register_mode = "none";
defparam \INS_TYPE_MUX_SEL~I .oe_sync_reset = "none";
defparam \INS_TYPE_MUX_SEL~I .operation_mode = "input";
defparam \INS_TYPE_MUX_SEL~I .output_async_reset = "none";
defparam \INS_TYPE_MUX_SEL~I .output_power_up = "low";
defparam \INS_TYPE_MUX_SEL~I .output_register_mode = "none";
defparam \INS_TYPE_MUX_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[14]));
// synopsys translate_off
defparam \DATA_MEM_OUT[14]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[14]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[12]));
// synopsys translate_off
defparam \DATA_MEM_OUT[12]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[12]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SR_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SR_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SR_SEL));
// synopsys translate_off
defparam \SR_SEL~I .input_async_reset = "none";
defparam \SR_SEL~I .input_power_up = "low";
defparam \SR_SEL~I .input_register_mode = "none";
defparam \SR_SEL~I .input_sync_reset = "none";
defparam \SR_SEL~I .oe_async_reset = "none";
defparam \SR_SEL~I .oe_power_up = "low";
defparam \SR_SEL~I .oe_register_mode = "none";
defparam \SR_SEL~I .oe_sync_reset = "none";
defparam \SR_SEL~I .operation_mode = "input";
defparam \SR_SEL~I .output_async_reset = "none";
defparam \SR_SEL~I .output_power_up = "low";
defparam \SR_SEL~I .output_register_mode = "none";
defparam \SR_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PC_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PC_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_EN));
// synopsys translate_off
defparam \PC_EN~I .input_async_reset = "none";
defparam \PC_EN~I .input_power_up = "low";
defparam \PC_EN~I .input_register_mode = "none";
defparam \PC_EN~I .input_sync_reset = "none";
defparam \PC_EN~I .oe_async_reset = "none";
defparam \PC_EN~I .oe_power_up = "low";
defparam \PC_EN~I .oe_register_mode = "none";
defparam \PC_EN~I .oe_sync_reset = "none";
defparam \PC_EN~I .operation_mode = "input";
defparam \PC_EN~I .output_async_reset = "none";
defparam \PC_EN~I .output_power_up = "low";
defparam \PC_EN~I .output_register_mode = "none";
defparam \PC_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LDQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LDQ~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LDQ));
// synopsys translate_off
defparam \LDQ~I .input_async_reset = "none";
defparam \LDQ~I .input_power_up = "low";
defparam \LDQ~I .input_register_mode = "none";
defparam \LDQ~I .input_sync_reset = "none";
defparam \LDQ~I .oe_async_reset = "none";
defparam \LDQ~I .oe_power_up = "low";
defparam \LDQ~I .oe_register_mode = "none";
defparam \LDQ~I .oe_sync_reset = "none";
defparam \LDQ~I .operation_mode = "input";
defparam \LDQ~I .output_async_reset = "none";
defparam \LDQ~I .output_power_up = "low";
defparam \LDQ~I .output_register_mode = "none";
defparam \LDQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MULT_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MULT_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MULT_EN));
// synopsys translate_off
defparam \MULT_EN~I .input_async_reset = "none";
defparam \MULT_EN~I .input_power_up = "low";
defparam \MULT_EN~I .input_register_mode = "none";
defparam \MULT_EN~I .input_sync_reset = "none";
defparam \MULT_EN~I .oe_async_reset = "none";
defparam \MULT_EN~I .oe_power_up = "low";
defparam \MULT_EN~I .oe_register_mode = "none";
defparam \MULT_EN~I .oe_sync_reset = "none";
defparam \MULT_EN~I .operation_mode = "input";
defparam \MULT_EN~I .output_async_reset = "none";
defparam \MULT_EN~I .output_power_up = "low";
defparam \MULT_EN~I .output_register_mode = "none";
defparam \MULT_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[8]));
// synopsys translate_off
defparam \DATA_MEM_OUT[8]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[8]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \D_SEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\D_SEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_SEL[0]));
// synopsys translate_off
defparam \D_SEL[0]~I .input_async_reset = "none";
defparam \D_SEL[0]~I .input_power_up = "low";
defparam \D_SEL[0]~I .input_register_mode = "none";
defparam \D_SEL[0]~I .input_sync_reset = "none";
defparam \D_SEL[0]~I .oe_async_reset = "none";
defparam \D_SEL[0]~I .oe_power_up = "low";
defparam \D_SEL[0]~I .oe_register_mode = "none";
defparam \D_SEL[0]~I .oe_sync_reset = "none";
defparam \D_SEL[0]~I .operation_mode = "input";
defparam \D_SEL[0]~I .output_async_reset = "none";
defparam \D_SEL[0]~I .output_power_up = "low";
defparam \D_SEL[0]~I .output_register_mode = "none";
defparam \D_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneii_lcell_comb \MUX_D|Mux7~0 (
// Equation(s):
// \MUX_D|Mux7~0_combout  = (\D_SEL~combout [1] & (((\DATA_MEM_OUT~combout [8]) # (\D_SEL~combout [0])))) # (!\D_SEL~combout [1] & (\REG_Q|Q [0] & ((!\D_SEL~combout [0]))))

	.dataa(\D_SEL~combout [1]),
	.datab(\REG_Q|Q [0]),
	.datac(\DATA_MEM_OUT~combout [8]),
	.datad(\D_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_D|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux7~0 .lut_mask = 16'hAAE4;
defparam \MUX_D|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[0]));
// synopsys translate_off
defparam \DATA_MEM_OUT[0]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[0]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OAP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OAP~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OAP[1]));
// synopsys translate_off
defparam \OAP[1]~I .input_async_reset = "none";
defparam \OAP[1]~I .input_power_up = "low";
defparam \OAP[1]~I .input_register_mode = "none";
defparam \OAP[1]~I .input_sync_reset = "none";
defparam \OAP[1]~I .oe_async_reset = "none";
defparam \OAP[1]~I .oe_power_up = "low";
defparam \OAP[1]~I .oe_register_mode = "none";
defparam \OAP[1]~I .oe_sync_reset = "none";
defparam \OAP[1]~I .operation_mode = "input";
defparam \OAP[1]~I .output_async_reset = "none";
defparam \OAP[1]~I .output_power_up = "low";
defparam \OAP[1]~I .output_register_mode = "none";
defparam \OAP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OAP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OAP~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OAP[2]));
// synopsys translate_off
defparam \OAP[2]~I .input_async_reset = "none";
defparam \OAP[2]~I .input_power_up = "low";
defparam \OAP[2]~I .input_register_mode = "none";
defparam \OAP[2]~I .input_sync_reset = "none";
defparam \OAP[2]~I .oe_async_reset = "none";
defparam \OAP[2]~I .oe_power_up = "low";
defparam \OAP[2]~I .oe_register_mode = "none";
defparam \OAP[2]~I .oe_sync_reset = "none";
defparam \OAP[2]~I .operation_mode = "input";
defparam \OAP[2]~I .output_async_reset = "none";
defparam \OAP[2]~I .output_power_up = "low";
defparam \OAP[2]~I .output_register_mode = "none";
defparam \OAP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Cin~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Cin~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Cin));
// synopsys translate_off
defparam \Cin~I .input_async_reset = "none";
defparam \Cin~I .input_power_up = "low";
defparam \Cin~I .input_register_mode = "none";
defparam \Cin~I .input_sync_reset = "none";
defparam \Cin~I .oe_async_reset = "none";
defparam \Cin~I .oe_power_up = "low";
defparam \Cin~I .oe_register_mode = "none";
defparam \Cin~I .oe_sync_reset = "none";
defparam \Cin~I .operation_mode = "input";
defparam \Cin~I .output_async_reset = "none";
defparam \Cin~I .output_power_up = "low";
defparam \Cin~I .output_register_mode = "none";
defparam \Cin~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N24
cycloneii_lcell_comb \ALU|Mux15~1 (
// Equation(s):
// \ALU|Mux15~1_combout  = (\OAP~combout [0] & (\OAP~combout [2])) # (!\OAP~combout [0] & ((\OAP~combout [2] & (!\OAP~combout [1])) # (!\OAP~combout [2] & (\OAP~combout [1] & \Cin~combout ))))

	.dataa(\OAP~combout [0]),
	.datab(\OAP~combout [2]),
	.datac(\OAP~combout [1]),
	.datad(\Cin~combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~1 .lut_mask = 16'h9C8C;
defparam \ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N30
cycloneii_lcell_comb \ALU|Mux15~0 (
// Equation(s):
// \ALU|Mux15~0_combout  = (\OAP~combout [2] & (\OAP~combout [0] & (!\OAP~combout [1]))) # (!\OAP~combout [2] & ((\OAP~combout [1] & (\OAP~combout [0])) # (!\OAP~combout [1] & ((\Cin~combout )))))

	.dataa(\OAP~combout [0]),
	.datab(\OAP~combout [2]),
	.datac(\OAP~combout [1]),
	.datad(\Cin~combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~0 .lut_mask = 16'h2B28;
defparam \ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N4
cycloneii_lcell_comb \ALU|Mux15~3 (
// Equation(s):
// \ALU|Mux15~3_combout  = (\MUX_A|Mux7~1_combout  & (\ALU|Mux15~0_combout  & (\OAP~combout [1] $ (\ALU|Mux15~1_combout )))) # (!\MUX_A|Mux7~1_combout  & (!\OAP~combout [1] & (\ALU|Mux15~1_combout  & !\ALU|Mux15~0_combout )))

	.dataa(\MUX_A|Mux7~1_combout ),
	.datab(\OAP~combout [1]),
	.datac(\ALU|Mux15~1_combout ),
	.datad(\ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~3 .lut_mask = 16'h2810;
defparam \ALU|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B_SEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B_SEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_SEL[0]));
// synopsys translate_off
defparam \B_SEL[0]~I .input_async_reset = "none";
defparam \B_SEL[0]~I .input_power_up = "low";
defparam \B_SEL[0]~I .input_register_mode = "none";
defparam \B_SEL[0]~I .input_sync_reset = "none";
defparam \B_SEL[0]~I .oe_async_reset = "none";
defparam \B_SEL[0]~I .oe_power_up = "low";
defparam \B_SEL[0]~I .oe_register_mode = "none";
defparam \B_SEL[0]~I .oe_sync_reset = "none";
defparam \B_SEL[0]~I .operation_mode = "input";
defparam \B_SEL[0]~I .output_async_reset = "none";
defparam \B_SEL[0]~I .output_power_up = "low";
defparam \B_SEL[0]~I .output_register_mode = "none";
defparam \B_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[0]));
// synopsys translate_off
defparam \INST_MEM_OUT[0]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .input_power_up = "low";
defparam \INST_MEM_OUT[0]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[0]~I .operation_mode = "input";
defparam \INST_MEM_OUT[0]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .output_power_up = "low";
defparam \INST_MEM_OUT[0]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneii_lcell_comb \MUX_B|Mux7~0 (
// Equation(s):
// \MUX_B|Mux7~0_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [0]))) # (!\B_SEL~combout [0] & (\Multiplier|Q[0]~7_combout )))) # (!\B_SEL~combout [1] & (((\B_SEL~combout [0]))))

	.dataa(\B_SEL~combout [1]),
	.datab(\Multiplier|Q[0]~7_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(\INST_MEM_OUT~combout [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux7~0 .lut_mask = 16'hF858;
defparam \MUX_B|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N26
cycloneii_lcell_comb \ALU|Mux15~2 (
// Equation(s):
// \ALU|Mux15~2_combout  = (\MUX_A|Mux7~1_combout  & ((\ALU|Mux15~1_combout  $ (!\ALU|Mux15~0_combout )))) # (!\MUX_A|Mux7~1_combout  & ((\ALU|Mux15~1_combout  & ((!\ALU|Mux15~0_combout ))) # (!\ALU|Mux15~1_combout  & (!\OAP~combout [1] & 
// \ALU|Mux15~0_combout ))))

	.dataa(\MUX_A|Mux7~1_combout ),
	.datab(\OAP~combout [1]),
	.datac(\ALU|Mux15~1_combout ),
	.datad(\ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~2 .lut_mask = 16'hA15A;
defparam \ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N14
cycloneii_lcell_comb \ALU|Mux15~4 (
// Equation(s):
// \ALU|Mux15~4_combout  = \ALU|Mux15~2_combout  $ (((\ALU|Mux15~3_combout ) # (\MUX_B|Mux7~0_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux15~3_combout ),
	.datac(\MUX_B|Mux7~0_combout ),
	.datad(\ALU|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~4 .lut_mask = 16'h03FC;
defparam \ALU|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneii_lcell_comb \MULT_SEL_A|Output[0]~10 (
// Equation(s):
// \MULT_SEL_A|Output[0]~10_combout  = (\MULT_SEL~combout  & ((\Multiplier|Q [0]))) # (!\MULT_SEL~combout  & (\ALU|Mux15~4_combout ))

	.dataa(\MULT_SEL~combout ),
	.datab(\ALU|Mux15~4_combout ),
	.datac(vcc),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[0]~10 .lut_mask = 16'hEE44;
defparam \MULT_SEL_A|Output[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SR));
// synopsys translate_off
defparam \SR~I .input_async_reset = "none";
defparam \SR~I .input_power_up = "low";
defparam \SR~I .input_register_mode = "none";
defparam \SR~I .input_sync_reset = "none";
defparam \SR~I .oe_async_reset = "none";
defparam \SR~I .oe_power_up = "low";
defparam \SR~I .oe_register_mode = "none";
defparam \SR~I .oe_sync_reset = "none";
defparam \SR~I .operation_mode = "input";
defparam \SR~I .output_async_reset = "none";
defparam \SR~I .output_power_up = "low";
defparam \SR~I .output_register_mode = "none";
defparam \SR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SL));
// synopsys translate_off
defparam \SL~I .input_async_reset = "none";
defparam \SL~I .input_power_up = "low";
defparam \SL~I .input_register_mode = "none";
defparam \SL~I .input_sync_reset = "none";
defparam \SL~I .oe_async_reset = "none";
defparam \SL~I .oe_power_up = "low";
defparam \SL~I .oe_register_mode = "none";
defparam \SL~I .oe_sync_reset = "none";
defparam \SL~I .operation_mode = "input";
defparam \SL~I .output_async_reset = "none";
defparam \SL~I .output_power_up = "low";
defparam \SL~I .output_register_mode = "none";
defparam \SL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MULT_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MULT_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MULT_SEL));
// synopsys translate_off
defparam \MULT_SEL~I .input_async_reset = "none";
defparam \MULT_SEL~I .input_power_up = "low";
defparam \MULT_SEL~I .input_register_mode = "none";
defparam \MULT_SEL~I .input_sync_reset = "none";
defparam \MULT_SEL~I .oe_async_reset = "none";
defparam \MULT_SEL~I .oe_power_up = "low";
defparam \MULT_SEL~I .oe_register_mode = "none";
defparam \MULT_SEL~I .oe_sync_reset = "none";
defparam \MULT_SEL~I .operation_mode = "input";
defparam \MULT_SEL~I .output_async_reset = "none";
defparam \MULT_SEL~I .output_power_up = "low";
defparam \MULT_SEL~I .output_register_mode = "none";
defparam \MULT_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneii_lcell_comb \REG_Q|Q[3]~0 (
// Equation(s):
// \REG_Q|Q[3]~0_combout  = (\LDQ~combout  & (((\MULT_SEL~combout )))) # (!\LDQ~combout  & (\SR~combout  & (!\SL~combout )))

	.dataa(\LDQ~combout ),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\MULT_SEL~combout ),
	.cin(gnd),
	.combout(\REG_Q|Q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q[3]~0 .lut_mask = 16'hAE04;
defparam \REG_Q|Q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneii_lcell_comb \Multiplier|Adder|Add0~38 (
// Equation(s):
// \Multiplier|Adder|Add0~38_combout  = (\Multiplier|Adder|Add0~30_combout ) # ((\Multiplier|A [6] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|Adder|Add0~30_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|A [6]),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~38 .lut_mask = 16'hEABA;
defparam \Multiplier|Adder|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N9
cycloneii_lcell_ff \Multiplier|A[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [6]));

// Location: LCCOMB_X41_Y16_N18
cycloneii_lcell_comb \REG_Q|Q~5 (
// Equation(s):
// \REG_Q|Q~5_combout  = (\REG_Q|Q~4_combout  & (((\Multiplier|A [6])) # (!\REG_Q|Q[3]~0_combout ))) # (!\REG_Q|Q~4_combout  & (\REG_Q|Q[3]~0_combout  & (\REG_Q|Q [7])))

	.dataa(\REG_Q|Q~4_combout ),
	.datab(\REG_Q|Q[3]~0_combout ),
	.datac(\REG_Q|Q [7]),
	.datad(\Multiplier|A [6]),
	.cin(gnd),
	.combout(\REG_Q|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~5 .lut_mask = 16'hEA62;
defparam \REG_Q|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST));
// synopsys translate_off
defparam \RST~I .input_async_reset = "none";
defparam \RST~I .input_power_up = "low";
defparam \RST~I .input_register_mode = "none";
defparam \RST~I .input_sync_reset = "none";
defparam \RST~I .oe_async_reset = "none";
defparam \RST~I .oe_power_up = "low";
defparam \RST~I .oe_register_mode = "none";
defparam \RST~I .oe_sync_reset = "none";
defparam \RST~I .operation_mode = "input";
defparam \RST~I .output_async_reset = "none";
defparam \RST~I .output_power_up = "low";
defparam \RST~I .output_register_mode = "none";
defparam \RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \REG_Q|Q[3]~3 (
// Equation(s):
// \REG_Q|Q[3]~3_combout  = (\RST~combout ) # ((\LDQ~combout ) # (\SL~combout  $ (\SR~combout )))

	.dataa(\RST~combout ),
	.datab(\LDQ~combout ),
	.datac(\SL~combout ),
	.datad(\SR~combout ),
	.cin(gnd),
	.combout(\REG_Q|Q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q[3]~3 .lut_mask = 16'hEFFE;
defparam \REG_Q|Q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N19
cycloneii_lcell_ff \REG_Q|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [6]));

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PLUS1_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PLUS1_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PLUS1_SEL));
// synopsys translate_off
defparam \PLUS1_SEL~I .input_async_reset = "none";
defparam \PLUS1_SEL~I .input_power_up = "low";
defparam \PLUS1_SEL~I .input_register_mode = "none";
defparam \PLUS1_SEL~I .input_sync_reset = "none";
defparam \PLUS1_SEL~I .oe_async_reset = "none";
defparam \PLUS1_SEL~I .oe_power_up = "low";
defparam \PLUS1_SEL~I .oe_register_mode = "none";
defparam \PLUS1_SEL~I .oe_sync_reset = "none";
defparam \PLUS1_SEL~I .operation_mode = "input";
defparam \PLUS1_SEL~I .output_async_reset = "none";
defparam \PLUS1_SEL~I .output_power_up = "low";
defparam \PLUS1_SEL~I .output_register_mode = "none";
defparam \PLUS1_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \PLUS1_ADDER|Output[0]~2 (
// Equation(s):
// \PLUS1_ADDER|Output[0]~2_combout  = \INST_MEM_OUT~combout [9] $ (\PLUS1_SEL~combout )

	.dataa(\INST_MEM_OUT~combout [9]),
	.datab(vcc),
	.datac(\PLUS1_SEL~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PLUS1_ADDER|Output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PLUS1_ADDER|Output[0]~2 .lut_mask = 16'h5A5A;
defparam \PLUS1_ADDER|Output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[10]));
// synopsys translate_off
defparam \INST_MEM_OUT[10]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .input_power_up = "low";
defparam \INST_MEM_OUT[10]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[10]~I .operation_mode = "input";
defparam \INST_MEM_OUT[10]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .output_power_up = "low";
defparam \INST_MEM_OUT[10]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \PLUS1_ADDER|Output[1]~1 (
// Equation(s):
// \PLUS1_ADDER|Output[1]~1_combout  = \INST_MEM_OUT~combout [10] $ (((\INST_MEM_OUT~combout [9] & \PLUS1_SEL~combout )))

	.dataa(\INST_MEM_OUT~combout [9]),
	.datab(vcc),
	.datac(\PLUS1_SEL~combout ),
	.datad(\INST_MEM_OUT~combout [10]),
	.cin(gnd),
	.combout(\PLUS1_ADDER|Output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PLUS1_ADDER|Output[1]~1 .lut_mask = 16'h5FA0;
defparam \PLUS1_ADDER|Output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RF_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RF_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_EN));
// synopsys translate_off
defparam \RF_EN~I .input_async_reset = "none";
defparam \RF_EN~I .input_power_up = "low";
defparam \RF_EN~I .input_register_mode = "none";
defparam \RF_EN~I .input_sync_reset = "none";
defparam \RF_EN~I .oe_async_reset = "none";
defparam \RF_EN~I .oe_power_up = "low";
defparam \RF_EN~I .oe_register_mode = "none";
defparam \RF_EN~I .oe_sync_reset = "none";
defparam \RF_EN~I .operation_mode = "input";
defparam \RF_EN~I .output_async_reset = "none";
defparam \RF_EN~I .output_power_up = "low";
defparam \RF_EN~I .output_register_mode = "none";
defparam \RF_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \RF|reg0[5]~0 (
// Equation(s):
// \RF|reg0[5]~0_combout  = (\PLUS1_ADDER|Output[2]~0_combout ) # ((\PLUS1_ADDER|Output[0]~2_combout ) # ((\PLUS1_ADDER|Output[1]~1_combout ) # (!\RF_EN~combout )))

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg0[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0[5]~0 .lut_mask = 16'hFEFF;
defparam \RF|reg0[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
cycloneii_lcell_comb \RF|reg0~1 (
// Equation(s):
// \RF|reg0~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(\MUX_D|Mux0~1_combout ),
	.datab(vcc),
	.datac(\RF|reg0[5]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~1 .lut_mask = 16'h0A0A;
defparam \RF|reg0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
cycloneii_lcell_comb \RF|reg0[5]~2 (
// Equation(s):
// \RF|reg0[5]~2_combout  = (\RST~combout ) # (!\RF|reg0[5]~0_combout )

	.dataa(vcc),
	.datab(\RST~combout ),
	.datac(\RF|reg0[5]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg0[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0[5]~2 .lut_mask = 16'hCFCF;
defparam \RF|reg0[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N27
cycloneii_lcell_ff \RF|reg0[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [7]));

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[4]));
// synopsys translate_off
defparam \INST_MEM_OUT[4]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .input_power_up = "low";
defparam \INST_MEM_OUT[4]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[4]~I .operation_mode = "input";
defparam \INST_MEM_OUT[4]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .output_power_up = "low";
defparam \INST_MEM_OUT[4]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N8
cycloneii_lcell_comb \MUX_TYPE_SEL|Output[1]~1 (
// Equation(s):
// \MUX_TYPE_SEL|Output[1]~1_combout  = (\INS_TYPE_MUX_SEL~combout  & (\INST_MEM_OUT~combout [10])) # (!\INS_TYPE_MUX_SEL~combout  & ((\INST_MEM_OUT~combout [4])))

	.dataa(\INS_TYPE_MUX_SEL~combout ),
	.datab(\INST_MEM_OUT~combout [10]),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [4]),
	.cin(gnd),
	.combout(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_TYPE_SEL|Output[1]~1 .lut_mask = 16'hDD88;
defparam \MUX_TYPE_SEL|Output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \RF|reg1[0]~0 (
// Equation(s):
// \RF|reg1[0]~0_combout  = (\PLUS1_ADDER|Output[2]~0_combout ) # (((\PLUS1_ADDER|Output[1]~1_combout ) # (!\RF_EN~combout )) # (!\PLUS1_ADDER|Output[0]~2_combout ))

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1[0]~0 .lut_mask = 16'hFBFF;
defparam \RF|reg1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \D_SEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\D_SEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_SEL[1]));
// synopsys translate_off
defparam \D_SEL[1]~I .input_async_reset = "none";
defparam \D_SEL[1]~I .input_power_up = "low";
defparam \D_SEL[1]~I .input_register_mode = "none";
defparam \D_SEL[1]~I .input_sync_reset = "none";
defparam \D_SEL[1]~I .oe_async_reset = "none";
defparam \D_SEL[1]~I .oe_power_up = "low";
defparam \D_SEL[1]~I .oe_register_mode = "none";
defparam \D_SEL[1]~I .oe_sync_reset = "none";
defparam \D_SEL[1]~I .operation_mode = "input";
defparam \D_SEL[1]~I .output_async_reset = "none";
defparam \D_SEL[1]~I .output_power_up = "low";
defparam \D_SEL[1]~I .output_register_mode = "none";
defparam \D_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[7]));
// synopsys translate_off
defparam \DATA_MEM_OUT[7]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[7]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[15]));
// synopsys translate_off
defparam \DATA_MEM_OUT[15]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[15]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
cycloneii_lcell_comb \MUX_D|Mux0~1 (
// Equation(s):
// \MUX_D|Mux0~1_combout  = (\MUX_D|Mux0~0_combout  & (((\DATA_MEM_OUT~combout [7])) # (!\D_SEL~combout [1]))) # (!\MUX_D|Mux0~0_combout  & (\D_SEL~combout [1] & ((\DATA_MEM_OUT~combout [15]))))

	.dataa(\MUX_D|Mux0~0_combout ),
	.datab(\D_SEL~combout [1]),
	.datac(\DATA_MEM_OUT~combout [7]),
	.datad(\DATA_MEM_OUT~combout [15]),
	.cin(gnd),
	.combout(\MUX_D|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux0~1 .lut_mask = 16'hE6A2;
defparam \MUX_D|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneii_lcell_comb \RF|reg1~1 (
// Equation(s):
// \RF|reg1~1_combout  = (!\RF|reg1[0]~0_combout  & \MUX_D|Mux0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(\MUX_D|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RF|reg1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~1 .lut_mask = 16'h0F00;
defparam \RF|reg1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneii_lcell_comb \RF|reg1[0]~2 (
// Equation(s):
// \RF|reg1[0]~2_combout  = (\RST~combout ) # (!\RF|reg1[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(\RST~combout ),
	.cin(gnd),
	.combout(\RF|reg1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1[0]~2 .lut_mask = 16'hFF0F;
defparam \RF|reg1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N1
cycloneii_lcell_ff \RF|reg1[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [7]));

// Location: LCCOMB_X51_Y23_N16
cycloneii_lcell_comb \RF|Read_DataB[7]~2 (
// Equation(s):
// \RF|Read_DataB[7]~2_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout ) # (\RF|reg1 [7])))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (\RF|reg0 [7] & (!\MUX_TYPE_SEL|Output[1]~1_combout )))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg0 [7]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg1 [7]),
	.cin(gnd),
	.combout(\RF|Read_DataB[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[7]~2 .lut_mask = 16'hAEA4;
defparam \RF|Read_DataB[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \RF|reg2[3]~0 (
// Equation(s):
// \RF|reg2[3]~0_combout  = (\PLUS1_ADDER|Output[2]~0_combout ) # ((\PLUS1_ADDER|Output[0]~2_combout ) # ((!\RF_EN~combout ) # (!\PLUS1_ADDER|Output[1]~1_combout )))

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg2[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2[3]~0 .lut_mask = 16'hEFFF;
defparam \RF|reg2[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneii_lcell_comb \RF|reg2~1 (
// Equation(s):
// \RF|reg2~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(\MUX_D|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~1 .lut_mask = 16'h00AA;
defparam \RF|reg2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneii_lcell_comb \RF|reg2[3]~2 (
// Equation(s):
// \RF|reg2[3]~2_combout  = (\RST~combout ) # (!\RF|reg2[3]~0_combout )

	.dataa(vcc),
	.datab(\RST~combout ),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2[3]~2 .lut_mask = 16'hCCFF;
defparam \RF|reg2[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N9
cycloneii_lcell_ff \RF|reg2[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [7]));

// Location: LCCOMB_X54_Y22_N30
cycloneii_lcell_comb \RF|Read_DataB[7]~3 (
// Equation(s):
// \RF|Read_DataB[7]~3_combout  = (\RF|Read_DataB[7]~2_combout  & ((\RF|reg3 [7]) # ((!\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\RF|Read_DataB[7]~2_combout  & (((\RF|reg2 [7] & \MUX_TYPE_SEL|Output[1]~1_combout ))))

	.dataa(\RF|reg3 [7]),
	.datab(\RF|Read_DataB[7]~2_combout ),
	.datac(\RF|reg2 [7]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[7]~3 .lut_mask = 16'hB8CC;
defparam \RF|Read_DataB[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneii_lcell_comb \RF|reg5[2]~0 (
// Equation(s):
// \RF|reg5[2]~0_combout  = (((\PLUS1_ADDER|Output[1]~1_combout ) # (!\RF_EN~combout )) # (!\PLUS1_ADDER|Output[0]~2_combout )) # (!\PLUS1_ADDER|Output[2]~0_combout )

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg5[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5[2]~0 .lut_mask = 16'hF7FF;
defparam \RF|reg5[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N16
cycloneii_lcell_comb \RF|reg5~1 (
// Equation(s):
// \RF|reg5~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg5[2]~0_combout )

	.dataa(\MUX_D|Mux0~1_combout ),
	.datab(vcc),
	.datac(\RF|reg5[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~1 .lut_mask = 16'h0A0A;
defparam \RF|reg5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N26
cycloneii_lcell_comb \RF|reg5[2]~2 (
// Equation(s):
// \RF|reg5[2]~2_combout  = (\RST~combout ) # (!\RF|reg5[2]~0_combout )

	.dataa(vcc),
	.datab(\RST~combout ),
	.datac(\RF|reg5[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5[2]~2 .lut_mask = 16'hCFCF;
defparam \RF|reg5[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N17
cycloneii_lcell_ff \RF|reg5[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [7]));

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[9]));
// synopsys translate_off
defparam \INST_MEM_OUT[9]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .input_power_up = "low";
defparam \INST_MEM_OUT[9]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[9]~I .operation_mode = "input";
defparam \INST_MEM_OUT[9]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .output_power_up = "low";
defparam \INST_MEM_OUT[9]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[3]));
// synopsys translate_off
defparam \INST_MEM_OUT[3]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .input_power_up = "low";
defparam \INST_MEM_OUT[3]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[3]~I .operation_mode = "input";
defparam \INST_MEM_OUT[3]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .output_power_up = "low";
defparam \INST_MEM_OUT[3]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N22
cycloneii_lcell_comb \MUX_TYPE_SEL|Output[0]~0 (
// Equation(s):
// \MUX_TYPE_SEL|Output[0]~0_combout  = (\INS_TYPE_MUX_SEL~combout  & (\INST_MEM_OUT~combout [9])) # (!\INS_TYPE_MUX_SEL~combout  & ((\INST_MEM_OUT~combout [3])))

	.dataa(\INS_TYPE_MUX_SEL~combout ),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [9]),
	.datad(\INST_MEM_OUT~combout [3]),
	.cin(gnd),
	.combout(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_TYPE_SEL|Output[0]~0 .lut_mask = 16'hF5A0;
defparam \MUX_TYPE_SEL|Output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \RF|reg6[2]~0 (
// Equation(s):
// \RF|reg6[2]~0_combout  = ((\PLUS1_ADDER|Output[0]~2_combout ) # ((!\RF_EN~combout ) # (!\PLUS1_ADDER|Output[1]~1_combout ))) # (!\PLUS1_ADDER|Output[2]~0_combout )

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg6[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6[2]~0 .lut_mask = 16'hDFFF;
defparam \RF|reg6[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneii_lcell_comb \RF|reg6~1 (
// Equation(s):
// \RF|reg6~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(\MUX_D|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~1 .lut_mask = 16'h00AA;
defparam \RF|reg6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
cycloneii_lcell_comb \RF|reg6[2]~2 (
// Equation(s):
// \RF|reg6[2]~2_combout  = (\RST~combout ) # (!\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RST~combout ),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6[2]~2 .lut_mask = 16'hF0FF;
defparam \RF|reg6[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N9
cycloneii_lcell_ff \RF|reg6[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [7]));

// Location: LCCOMB_X54_Y22_N26
cycloneii_lcell_comb \RF|Read_DataB[7]~0 (
// Equation(s):
// \RF|Read_DataB[7]~0_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & ((\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|reg6 [7]))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & 
// (\RF|reg4 [7]))))

	.dataa(\RF|reg4 [7]),
	.datab(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datac(\RF|reg6 [7]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[7]~0 .lut_mask = 16'hFC22;
defparam \RF|Read_DataB[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
cycloneii_lcell_comb \RF|Read_DataB[7]~1 (
// Equation(s):
// \RF|Read_DataB[7]~1_combout  = (\RF|Read_DataB[7]~0_combout  & ((\RF|reg7 [7]) # ((!\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\RF|Read_DataB[7]~0_combout  & (((\RF|reg5 [7] & \MUX_TYPE_SEL|Output[0]~0_combout ))))

	.dataa(\RF|reg7 [7]),
	.datab(\RF|reg5 [7]),
	.datac(\RF|Read_DataB[7]~0_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[7]~1 .lut_mask = 16'hACF0;
defparam \RF|Read_DataB[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[11]));
// synopsys translate_off
defparam \INST_MEM_OUT[11]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .input_power_up = "low";
defparam \INST_MEM_OUT[11]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[11]~I .operation_mode = "input";
defparam \INST_MEM_OUT[11]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .output_power_up = "low";
defparam \INST_MEM_OUT[11]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[5]));
// synopsys translate_off
defparam \INST_MEM_OUT[5]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .input_power_up = "low";
defparam \INST_MEM_OUT[5]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[5]~I .operation_mode = "input";
defparam \INST_MEM_OUT[5]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .output_power_up = "low";
defparam \INST_MEM_OUT[5]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N0
cycloneii_lcell_comb \MUX_TYPE_SEL|Output[2]~2 (
// Equation(s):
// \MUX_TYPE_SEL|Output[2]~2_combout  = (\INS_TYPE_MUX_SEL~combout  & (\INST_MEM_OUT~combout [11])) # (!\INS_TYPE_MUX_SEL~combout  & ((\INST_MEM_OUT~combout [5])))

	.dataa(\INS_TYPE_MUX_SEL~combout ),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [11]),
	.datad(\INST_MEM_OUT~combout [5]),
	.cin(gnd),
	.combout(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_TYPE_SEL|Output[2]~2 .lut_mask = 16'hF5A0;
defparam \MUX_TYPE_SEL|Output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
cycloneii_lcell_comb \RF|Read_DataB[7]~4 (
// Equation(s):
// \RF|Read_DataB[7]~4_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[7]~1_combout ))) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[7]~3_combout ))

	.dataa(vcc),
	.datab(\RF|Read_DataB[7]~3_combout ),
	.datac(\RF|Read_DataB[7]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[7]~4 .lut_mask = 16'hF0CC;
defparam \RF|Read_DataB[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneii_lcell_comb \REG_Q|Q~1 (
// Equation(s):
// \REG_Q|Q~1_combout  = (\LDQ~combout  & (((\REG_Q|Q[3]~0_combout ) # (\RF|Read_DataB[7]~4_combout )))) # (!\LDQ~combout  & (\REG_Q|Q [6] & (!\REG_Q|Q[3]~0_combout )))

	.dataa(\LDQ~combout ),
	.datab(\REG_Q|Q [6]),
	.datac(\REG_Q|Q[3]~0_combout ),
	.datad(\RF|Read_DataB[7]~4_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~1 .lut_mask = 16'hAEA4;
defparam \REG_Q|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneii_lcell_comb \REG_Q|Q~2 (
// Equation(s):
// \REG_Q|Q~2_combout  = (\REG_Q|Q~1_combout  & ((\Multiplier|A [6]) # ((!\REG_Q|Q[3]~0_combout )))) # (!\REG_Q|Q~1_combout  & (((\REG_Q|Q[3]~0_combout  & \REG_A|Q [0]))))

	.dataa(\Multiplier|A [6]),
	.datab(\REG_Q|Q~1_combout ),
	.datac(\REG_Q|Q[3]~0_combout ),
	.datad(\REG_A|Q [0]),
	.cin(gnd),
	.combout(\REG_Q|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~2 .lut_mask = 16'hBC8C;
defparam \REG_Q|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N17
cycloneii_lcell_ff \REG_Q|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [7]));

// Location: LCCOMB_X65_Y22_N14
cycloneii_lcell_comb \REG_A|Q~16 (
// Equation(s):
// \REG_A|Q~16_combout  = (\SR~combout  & ((\SL~combout  & ((\REG_Q|Q [7]))) # (!\SL~combout  & (\REG_A|Q [1])))) # (!\SR~combout  & (((\REG_Q|Q [7]))))

	.dataa(\REG_A|Q [1]),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\REG_A|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~16 .lut_mask = 16'hFB08;
defparam \REG_A|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneii_lcell_comb \REG_A|Q~17 (
// Equation(s):
// \REG_A|Q~17_combout  = (\LDA~combout  & (\MULT_SEL_A|Output[0]~10_combout )) # (!\LDA~combout  & ((\REG_A|Q~16_combout )))

	.dataa(\LDA~combout ),
	.datab(\MULT_SEL_A|Output[0]~10_combout ),
	.datac(\REG_A|Q~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_A|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~17 .lut_mask = 16'hD8D8;
defparam \REG_A|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneii_lcell_comb \REG_A|Q[5]~5 (
// Equation(s):
// \REG_A|Q[5]~5_combout  = (\LDA~combout ) # ((\RST~combout ) # (\SR~combout  $ (\SL~combout )))

	.dataa(\LDA~combout ),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\RST~combout ),
	.cin(gnd),
	.combout(\REG_A|Q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q[5]~5 .lut_mask = 16'hFFBE;
defparam \REG_A|Q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N27
cycloneii_lcell_ff \REG_A|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [0]));

// Location: LCCOMB_X41_Y19_N22
cycloneii_lcell_comb \MUX_D|Mux7~1 (
// Equation(s):
// \MUX_D|Mux7~1_combout  = (\D_SEL~combout [0] & ((\MUX_D|Mux7~0_combout  & (\DATA_MEM_OUT~combout [0])) # (!\MUX_D|Mux7~0_combout  & ((\REG_A|Q [0]))))) # (!\D_SEL~combout [0] & (\MUX_D|Mux7~0_combout ))

	.dataa(\D_SEL~combout [0]),
	.datab(\MUX_D|Mux7~0_combout ),
	.datac(\DATA_MEM_OUT~combout [0]),
	.datad(\REG_A|Q [0]),
	.cin(gnd),
	.combout(\MUX_D|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux7~1 .lut_mask = 16'hE6C4;
defparam \MUX_D|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneii_lcell_comb \RF|reg3[5]~0 (
// Equation(s):
// \RF|reg3[5]~0_combout  = (\PLUS1_ADDER|Output[2]~0_combout ) # (((!\RF_EN~combout ) # (!\PLUS1_ADDER|Output[1]~1_combout )) # (!\PLUS1_ADDER|Output[0]~2_combout ))

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg3[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3[5]~0 .lut_mask = 16'hBFFF;
defparam \RF|reg3[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneii_lcell_comb \RF|reg3~9 (
// Equation(s):
// \RF|reg3~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux7~1_combout ),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~9 .lut_mask = 16'h00F0;
defparam \RF|reg3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N4
cycloneii_lcell_comb \RF|reg3[5]~2 (
// Equation(s):
// \RF|reg3[5]~2_combout  = (\RST~combout ) # (!\RF|reg3[5]~0_combout )

	.dataa(vcc),
	.datab(\RST~combout ),
	.datac(vcc),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3[5]~2 .lut_mask = 16'hCCFF;
defparam \RF|reg3[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N27
cycloneii_lcell_ff \RF|reg3[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [0]));

// Location: LCCOMB_X53_Y23_N22
cycloneii_lcell_comb \RF|reg2~9 (
// Equation(s):
// \RF|reg2~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux7~1_combout ),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~9 .lut_mask = 16'h00F0;
defparam \RF|reg2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N23
cycloneii_lcell_ff \RF|reg2[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [0]));

// Location: LCCOMB_X52_Y23_N30
cycloneii_lcell_comb \RF|Read_DataB[0]~30 (
// Equation(s):
// \RF|Read_DataB[0]~30_combout  = (\RF|Read_DataB[0]~29_combout  & ((\RF|reg3 [0]) # ((!\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\RF|Read_DataB[0]~29_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout  & \RF|reg2 [0]))))

	.dataa(\RF|Read_DataB[0]~29_combout ),
	.datab(\RF|reg3 [0]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg2 [0]),
	.cin(gnd),
	.combout(\RF|Read_DataB[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[0]~30 .lut_mask = 16'hDA8A;
defparam \RF|Read_DataB[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
cycloneii_lcell_comb \Multiplier|Q[0]~7 (
// Equation(s):
// \Multiplier|Q[0]~7_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[0]~32_combout )) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[0]~30_combout )))

	.dataa(\RF|Read_DataB[0]~32_combout ),
	.datab(\RF|Read_DataB[0]~30_combout ),
	.datac(vcc),
	.datad(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[0]~7 .lut_mask = 16'hAACC;
defparam \Multiplier|Q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N2
cycloneii_lcell_comb \RF|reg1~8 (
// Equation(s):
// \RF|reg1~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg1[0]~0_combout )

	.dataa(\MUX_D|Mux6~1_combout ),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~8 .lut_mask = 16'h0A0A;
defparam \RF|reg1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N3
cycloneii_lcell_ff \RF|reg1[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [1]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[1]));
// synopsys translate_off
defparam \DATA_MEM_OUT[1]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[1]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneii_lcell_comb \REG_Q|Q~14 (
// Equation(s):
// \REG_Q|Q~14_combout  = (\LDQ~combout  & (((\Multiplier|Q[1]~6_combout ) # (\REG_Q|Q[3]~0_combout )))) # (!\LDQ~combout  & (\REG_Q|Q [0] & ((!\REG_Q|Q[3]~0_combout ))))

	.dataa(\REG_Q|Q [0]),
	.datab(\Multiplier|Q[1]~6_combout ),
	.datac(\LDQ~combout ),
	.datad(\REG_Q|Q[3]~0_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~14 .lut_mask = 16'hF0CA;
defparam \REG_Q|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[13]));
// synopsys translate_off
defparam \DATA_MEM_OUT[13]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[13]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
cycloneii_lcell_comb \RF|reg0~4 (
// Equation(s):
// \RF|reg0~4_combout  = (\MUX_D|Mux2~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(\MUX_D|Mux2~1_combout ),
	.datab(vcc),
	.datac(\RF|reg0[5]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~4 .lut_mask = 16'h0A0A;
defparam \RF|reg0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N7
cycloneii_lcell_ff \RF|reg0[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [5]));

// Location: LCCOMB_X54_Y23_N16
cycloneii_lcell_comb \RF|Read_DataB[5]~9 (
// Equation(s):
// \RF|Read_DataB[5]~9_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & (((\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & ((\MUX_TYPE_SEL|Output[0]~0_combout  & (\RF|reg1 [5])) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & 
// ((\RF|reg0 [5])))))

	.dataa(\RF|reg1 [5]),
	.datab(\RF|reg0 [5]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[5]~9 .lut_mask = 16'hFA0C;
defparam \RF|Read_DataB[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N0
cycloneii_lcell_comb \RF|reg3~4 (
// Equation(s):
// \RF|reg3~4_combout  = (\MUX_D|Mux2~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux2~1_combout ),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~4 .lut_mask = 16'h00F0;
defparam \RF|reg3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N1
cycloneii_lcell_ff \RF|reg3[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [5]));

// Location: LCCOMB_X54_Y23_N14
cycloneii_lcell_comb \RF|Read_DataB[5]~10 (
// Equation(s):
// \RF|Read_DataB[5]~10_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|Read_DataB[5]~9_combout  & ((\RF|reg3 [5]))) # (!\RF|Read_DataB[5]~9_combout  & (\RF|reg2 [5])))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & (((\RF|Read_DataB[5]~9_combout ))))

	.dataa(\RF|reg2 [5]),
	.datab(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datac(\RF|Read_DataB[5]~9_combout ),
	.datad(\RF|reg3 [5]),
	.cin(gnd),
	.combout(\RF|Read_DataB[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[5]~10 .lut_mask = 16'hF838;
defparam \RF|Read_DataB[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
cycloneii_lcell_comb \Multiplier|Q[5]~2 (
// Equation(s):
// \Multiplier|Q[5]~2_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[5]~12_combout )) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[5]~10_combout )))

	.dataa(\RF|Read_DataB[5]~12_combout ),
	.datab(\RF|Read_DataB[5]~10_combout ),
	.datac(vcc),
	.datad(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[5]~2 .lut_mask = 16'hAACC;
defparam \Multiplier|Q[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N8
cycloneii_lcell_comb \RF|reg0~3 (
// Equation(s):
// \RF|reg0~3_combout  = (\MUX_D|Mux1~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(\MUX_D|Mux1~1_combout ),
	.datab(vcc),
	.datac(\RF|reg0[5]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~3 .lut_mask = 16'h0A0A;
defparam \RF|reg0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N9
cycloneii_lcell_ff \RF|reg0[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [6]));

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[6]));
// synopsys translate_off
defparam \DATA_MEM_OUT[6]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[6]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N8
cycloneii_lcell_comb \REG_A|Q~3 (
// Equation(s):
// \REG_A|Q~3_combout  = (\SR~combout  & ((\SL~combout  & ((\REG_A|Q [5]))) # (!\SL~combout  & (\REG_A|Q [7])))) # (!\SR~combout  & (((\REG_A|Q [5]))))

	.dataa(\REG_A|Q [7]),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\REG_A|Q [5]),
	.cin(gnd),
	.combout(\REG_A|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~3 .lut_mask = 16'hFB08;
defparam \REG_A|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A_SEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A_SEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_SEL[1]));
// synopsys translate_off
defparam \A_SEL[1]~I .input_async_reset = "none";
defparam \A_SEL[1]~I .input_power_up = "low";
defparam \A_SEL[1]~I .input_register_mode = "none";
defparam \A_SEL[1]~I .input_sync_reset = "none";
defparam \A_SEL[1]~I .oe_async_reset = "none";
defparam \A_SEL[1]~I .oe_power_up = "low";
defparam \A_SEL[1]~I .oe_register_mode = "none";
defparam \A_SEL[1]~I .oe_sync_reset = "none";
defparam \A_SEL[1]~I .operation_mode = "input";
defparam \A_SEL[1]~I .output_async_reset = "none";
defparam \A_SEL[1]~I .output_power_up = "low";
defparam \A_SEL[1]~I .output_register_mode = "none";
defparam \A_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PC_MUX_SEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PC_MUX_SEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_MUX_SEL[1]));
// synopsys translate_off
defparam \PC_MUX_SEL[1]~I .input_async_reset = "none";
defparam \PC_MUX_SEL[1]~I .input_power_up = "low";
defparam \PC_MUX_SEL[1]~I .input_register_mode = "none";
defparam \PC_MUX_SEL[1]~I .input_sync_reset = "none";
defparam \PC_MUX_SEL[1]~I .oe_async_reset = "none";
defparam \PC_MUX_SEL[1]~I .oe_power_up = "low";
defparam \PC_MUX_SEL[1]~I .oe_register_mode = "none";
defparam \PC_MUX_SEL[1]~I .oe_sync_reset = "none";
defparam \PC_MUX_SEL[1]~I .operation_mode = "input";
defparam \PC_MUX_SEL[1]~I .output_async_reset = "none";
defparam \PC_MUX_SEL[1]~I .output_power_up = "low";
defparam \PC_MUX_SEL[1]~I .output_register_mode = "none";
defparam \PC_MUX_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PC_MUX_SEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PC_MUX_SEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_MUX_SEL[0]));
// synopsys translate_off
defparam \PC_MUX_SEL[0]~I .input_async_reset = "none";
defparam \PC_MUX_SEL[0]~I .input_power_up = "low";
defparam \PC_MUX_SEL[0]~I .input_register_mode = "none";
defparam \PC_MUX_SEL[0]~I .input_sync_reset = "none";
defparam \PC_MUX_SEL[0]~I .oe_async_reset = "none";
defparam \PC_MUX_SEL[0]~I .oe_power_up = "low";
defparam \PC_MUX_SEL[0]~I .oe_register_mode = "none";
defparam \PC_MUX_SEL[0]~I .oe_sync_reset = "none";
defparam \PC_MUX_SEL[0]~I .operation_mode = "input";
defparam \PC_MUX_SEL[0]~I .output_async_reset = "none";
defparam \PC_MUX_SEL[0]~I .output_power_up = "low";
defparam \PC_MUX_SEL[0]~I .output_register_mode = "none";
defparam \PC_MUX_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneii_lcell_comb \MUX_PC|Mux3~1 (
// Equation(s):
// \MUX_PC|Mux3~1_combout  = (\MUX_PC|Mux3~0_combout ) # ((\REG_PC|Address [6] & (\PC_MUX_SEL~combout [1] $ (!\PC_MUX_SEL~combout [0]))))

	.dataa(\MUX_PC|Mux3~0_combout ),
	.datab(\REG_PC|Address [6]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\PC_MUX_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_PC|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux3~1 .lut_mask = 16'hEAAE;
defparam \MUX_PC|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[2]));
// synopsys translate_off
defparam \DATA_MEM_OUT[2]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[2]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[10]));
// synopsys translate_off
defparam \DATA_MEM_OUT[10]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[10]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
cycloneii_lcell_comb \MUX_D|Mux5~0 (
// Equation(s):
// \MUX_D|Mux5~0_combout  = (\D_SEL~combout [1] & (((\D_SEL~combout [0]) # (\DATA_MEM_OUT~combout [10])))) # (!\D_SEL~combout [1] & (\REG_Q|Q [2] & (!\D_SEL~combout [0])))

	.dataa(\REG_Q|Q [2]),
	.datab(\D_SEL~combout [1]),
	.datac(\D_SEL~combout [0]),
	.datad(\DATA_MEM_OUT~combout [10]),
	.cin(gnd),
	.combout(\MUX_D|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux5~0 .lut_mask = 16'hCEC2;
defparam \MUX_D|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
cycloneii_lcell_comb \MUX_D|Mux5~1 (
// Equation(s):
// \MUX_D|Mux5~1_combout  = (\D_SEL~combout [0] & ((\MUX_D|Mux5~0_combout  & ((\DATA_MEM_OUT~combout [2]))) # (!\MUX_D|Mux5~0_combout  & (\REG_A|Q [2])))) # (!\D_SEL~combout [0] & (((\MUX_D|Mux5~0_combout ))))

	.dataa(\REG_A|Q [2]),
	.datab(\DATA_MEM_OUT~combout [2]),
	.datac(\D_SEL~combout [0]),
	.datad(\MUX_D|Mux5~0_combout ),
	.cin(gnd),
	.combout(\MUX_D|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux5~1 .lut_mask = 16'hCFA0;
defparam \MUX_D|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneii_lcell_comb \RF|reg1~7 (
// Equation(s):
// \RF|reg1~7_combout  = (!\RF|reg1[0]~0_combout  & \MUX_D|Mux5~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(\MUX_D|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RF|reg1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~7 .lut_mask = 16'h0F00;
defparam \RF|reg1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N29
cycloneii_lcell_ff \RF|reg1[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [2]));

// Location: LCCOMB_X52_Y23_N8
cycloneii_lcell_comb \RF|Read_DataB[2]~21 (
// Equation(s):
// \RF|Read_DataB[2]~21_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & (((\MUX_TYPE_SEL|Output[0]~0_combout )))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & ((\MUX_TYPE_SEL|Output[0]~0_combout  & ((\RF|reg1 [2]))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & 
// (\RF|reg0 [2]))))

	.dataa(\RF|reg0 [2]),
	.datab(\RF|reg1 [2]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[2]~21 .lut_mask = 16'hFC0A;
defparam \RF|Read_DataB[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N2
cycloneii_lcell_comb \RF|reg3~7 (
// Equation(s):
// \RF|reg3~7_combout  = (\MUX_D|Mux5~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux5~1_combout ),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~7 .lut_mask = 16'h00F0;
defparam \RF|reg3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N3
cycloneii_lcell_ff \RF|reg3[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [2]));

// Location: LCCOMB_X52_Y23_N18
cycloneii_lcell_comb \RF|Read_DataB[2]~22 (
// Equation(s):
// \RF|Read_DataB[2]~22_combout  = (\RF|Read_DataB[2]~21_combout  & (((\RF|reg3 [2]) # (!\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\RF|Read_DataB[2]~21_combout  & (\RF|reg2 [2] & (\MUX_TYPE_SEL|Output[1]~1_combout )))

	.dataa(\RF|reg2 [2]),
	.datab(\RF|Read_DataB[2]~21_combout ),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg3 [2]),
	.cin(gnd),
	.combout(\RF|Read_DataB[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[2]~22 .lut_mask = 16'hEC2C;
defparam \RF|Read_DataB[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[2]));
// synopsys translate_off
defparam \INST_MEM_OUT[2]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .input_power_up = "low";
defparam \INST_MEM_OUT[2]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[2]~I .operation_mode = "input";
defparam \INST_MEM_OUT[2]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .output_power_up = "low";
defparam \INST_MEM_OUT[2]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneii_lcell_comb \MUX_B|Mux5~0 (
// Equation(s):
// \MUX_B|Mux5~0_combout  = (\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [2]))) # (!\B_SEL~combout [0] & (!\MUX_TYPE_SEL|Output[2]~2_combout ))

	.dataa(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.datab(vcc),
	.datac(\B_SEL~combout [0]),
	.datad(\INST_MEM_OUT~combout [2]),
	.cin(gnd),
	.combout(\MUX_B|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux5~0 .lut_mask = 16'hF505;
defparam \MUX_B|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneii_lcell_comb \MUX_B|Mux5~1 (
// Equation(s):
// \MUX_B|Mux5~1_combout  = (\B_SEL~combout [0] & (((\MUX_B|Mux5~0_combout )))) # (!\B_SEL~combout [0] & ((\MUX_B|Mux5~0_combout  & ((\RF|Read_DataB[2]~22_combout ))) # (!\MUX_B|Mux5~0_combout  & (\RF|Read_DataB[2]~24_combout ))))

	.dataa(\RF|Read_DataB[2]~24_combout ),
	.datab(\RF|Read_DataB[2]~22_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(\MUX_B|Mux5~0_combout ),
	.cin(gnd),
	.combout(\MUX_B|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux5~1 .lut_mask = 16'hFC0A;
defparam \MUX_B|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[7]));
// synopsys translate_off
defparam \INST_MEM_OUT[7]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .input_power_up = "low";
defparam \INST_MEM_OUT[7]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[7]~I .operation_mode = "input";
defparam \INST_MEM_OUT[7]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .output_power_up = "low";
defparam \INST_MEM_OUT[7]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[6]));
// synopsys translate_off
defparam \INST_MEM_OUT[6]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .input_power_up = "low";
defparam \INST_MEM_OUT[6]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[6]~I .operation_mode = "input";
defparam \INST_MEM_OUT[6]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .output_power_up = "low";
defparam \INST_MEM_OUT[6]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneii_lcell_comb \RF|Read_DataA[2]~27 (
// Equation(s):
// \RF|Read_DataA[2]~27_combout  = (\INST_MEM_OUT~combout [7] & (((\INST_MEM_OUT~combout [6])))) # (!\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6] & ((\RF|reg1 [2]))) # (!\INST_MEM_OUT~combout [6] & (\RF|reg0 [2]))))

	.dataa(\RF|reg0 [2]),
	.datab(\INST_MEM_OUT~combout [7]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg1 [2]),
	.cin(gnd),
	.combout(\RF|Read_DataA[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[2]~27 .lut_mask = 16'hF2C2;
defparam \RF|Read_DataA[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneii_lcell_comb \RF|Read_DataA[2]~28 (
// Equation(s):
// \RF|Read_DataA[2]~28_combout  = (\RF|Read_DataA[2]~27_combout  & (((\RF|reg3 [2]) # (!\INST_MEM_OUT~combout [7])))) # (!\RF|Read_DataA[2]~27_combout  & (\RF|reg2 [2] & (\INST_MEM_OUT~combout [7])))

	.dataa(\RF|reg2 [2]),
	.datab(\RF|Read_DataA[2]~27_combout ),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|reg3 [2]),
	.cin(gnd),
	.combout(\RF|Read_DataA[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[2]~28 .lut_mask = 16'hEC2C;
defparam \RF|Read_DataA[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[8]));
// synopsys translate_off
defparam \INST_MEM_OUT[8]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .input_power_up = "low";
defparam \INST_MEM_OUT[8]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[8]~I .operation_mode = "input";
defparam \INST_MEM_OUT[8]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .output_power_up = "low";
defparam \INST_MEM_OUT[8]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
cycloneii_lcell_comb \RF|Read_DataA[2]~29 (
// Equation(s):
// \RF|Read_DataA[2]~29_combout  = (\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[2]~26_combout )) # (!\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[2]~28_combout )))

	.dataa(\RF|Read_DataA[2]~26_combout ),
	.datab(vcc),
	.datac(\RF|Read_DataA[2]~28_combout ),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[2]~29 .lut_mask = 16'hAAF0;
defparam \RF|Read_DataA[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A_SEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A_SEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_SEL[0]));
// synopsys translate_off
defparam \A_SEL[0]~I .input_async_reset = "none";
defparam \A_SEL[0]~I .input_power_up = "low";
defparam \A_SEL[0]~I .input_register_mode = "none";
defparam \A_SEL[0]~I .input_sync_reset = "none";
defparam \A_SEL[0]~I .oe_async_reset = "none";
defparam \A_SEL[0]~I .oe_power_up = "low";
defparam \A_SEL[0]~I .oe_register_mode = "none";
defparam \A_SEL[0]~I .oe_sync_reset = "none";
defparam \A_SEL[0]~I .operation_mode = "input";
defparam \A_SEL[0]~I .output_async_reset = "none";
defparam \A_SEL[0]~I .output_power_up = "low";
defparam \A_SEL[0]~I .output_register_mode = "none";
defparam \A_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N6
cycloneii_lcell_comb \MUX_A|Mux5~1 (
// Equation(s):
// \MUX_A|Mux5~1_combout  = (\MUX_A|Mux5~0_combout ) # ((\A_SEL~combout [1] & (\RF|Read_DataA[2]~29_combout  & !\A_SEL~combout [0])))

	.dataa(\MUX_A|Mux5~0_combout ),
	.datab(\A_SEL~combout [1]),
	.datac(\RF|Read_DataA[2]~29_combout ),
	.datad(\A_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux5~1 .lut_mask = 16'hAAEA;
defparam \MUX_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B_SEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B_SEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_SEL[1]));
// synopsys translate_off
defparam \B_SEL[1]~I .input_async_reset = "none";
defparam \B_SEL[1]~I .input_power_up = "low";
defparam \B_SEL[1]~I .input_register_mode = "none";
defparam \B_SEL[1]~I .input_sync_reset = "none";
defparam \B_SEL[1]~I .oe_async_reset = "none";
defparam \B_SEL[1]~I .oe_power_up = "low";
defparam \B_SEL[1]~I .oe_register_mode = "none";
defparam \B_SEL[1]~I .oe_sync_reset = "none";
defparam \B_SEL[1]~I .operation_mode = "input";
defparam \B_SEL[1]~I .output_async_reset = "none";
defparam \B_SEL[1]~I .output_power_up = "low";
defparam \B_SEL[1]~I .output_register_mode = "none";
defparam \B_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneii_lcell_comb \ALU|temp~15 (
// Equation(s):
// \ALU|temp~15_combout  = (\MUX_A|Mux5~1_combout ) # ((\MUX_B|Mux5~1_combout  & \B_SEL~combout [1]))

	.dataa(vcc),
	.datab(\MUX_B|Mux5~1_combout ),
	.datac(\MUX_A|Mux5~1_combout ),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~15 .lut_mask = 16'hFCF0;
defparam \ALU|temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OAP[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OAP~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OAP[0]));
// synopsys translate_off
defparam \OAP[0]~I .input_async_reset = "none";
defparam \OAP[0]~I .input_power_up = "low";
defparam \OAP[0]~I .input_register_mode = "none";
defparam \OAP[0]~I .input_sync_reset = "none";
defparam \OAP[0]~I .oe_async_reset = "none";
defparam \OAP[0]~I .oe_power_up = "low";
defparam \OAP[0]~I .oe_register_mode = "none";
defparam \OAP[0]~I .oe_sync_reset = "none";
defparam \OAP[0]~I .operation_mode = "input";
defparam \OAP[0]~I .output_async_reset = "none";
defparam \OAP[0]~I .output_power_up = "low";
defparam \OAP[0]~I .output_register_mode = "none";
defparam \OAP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneii_lcell_comb \ALU|Mux1~0 (
// Equation(s):
// \ALU|Mux1~0_combout  = (\OAP~combout [2]) # ((\OAP~combout [1] & \OAP~combout [0]))

	.dataa(\OAP~combout [1]),
	.datab(\OAP~combout [0]),
	.datac(\OAP~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~0 .lut_mask = 16'hF8F8;
defparam \ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \ALU|Mux1~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ALU|Mux1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALU|Mux1~0clkctrl_outclk ));
// synopsys translate_off
defparam \ALU|Mux1~0clkctrl .clock_type = "global clock";
defparam \ALU|Mux1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneii_lcell_comb \ALU|carry[1] (
// Equation(s):
// \ALU|carry [1] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [1]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux6~3_combout ))

	.dataa(\ALU|Mux6~3_combout ),
	.datab(vcc),
	.datac(\ALU|carry [1]),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [1]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[1] .lut_mask = 16'hF0AA;
defparam \ALU|carry[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneii_lcell_comb \ALU|temp~14 (
// Equation(s):
// \ALU|temp~14_combout  = \MUX_A|Mux5~1_combout  $ (\ALU|carry [1] $ (((\MUX_B|Mux5~1_combout  & \B_SEL~combout [1]))))

	.dataa(\MUX_A|Mux5~1_combout ),
	.datab(\MUX_B|Mux5~1_combout ),
	.datac(\ALU|carry [1]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~14 .lut_mask = 16'h965A;
defparam \ALU|temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneii_lcell_comb \ALU|Mux13~1 (
// Equation(s):
// \ALU|Mux13~1_combout  = (\OAP~combout [1] & ((\ALU|temp~13_combout ) # ((\OAP~combout [0])))) # (!\OAP~combout [1] & (((\ALU|temp~14_combout  & !\OAP~combout [0]))))

	.dataa(\ALU|temp~13_combout ),
	.datab(\OAP~combout [1]),
	.datac(\ALU|temp~14_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~1 .lut_mask = 16'hCCB8;
defparam \ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneii_lcell_comb \ALU|Mux13~2 (
// Equation(s):
// \ALU|Mux13~2_combout  = (\ALU|Mux13~1_combout  & (((\ALU|temp~15_combout ) # (!\OAP~combout [0])))) # (!\ALU|Mux13~1_combout  & (\ALU|temp~12_combout  & ((\OAP~combout [0]))))

	.dataa(\ALU|temp~12_combout ),
	.datab(\ALU|temp~15_combout ),
	.datac(\ALU|Mux13~1_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~2 .lut_mask = 16'hCAF0;
defparam \ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneii_lcell_comb \Multiplier|Q[2]~5 (
// Equation(s):
// \Multiplier|Q[2]~5_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[2]~24_combout )) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[2]~22_combout )))

	.dataa(\RF|Read_DataB[2]~24_combout ),
	.datab(\RF|Read_DataB[2]~22_combout ),
	.datac(vcc),
	.datad(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[2]~5 .lut_mask = 16'hAACC;
defparam \Multiplier|Q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneii_lcell_comb \MUX_B|Mux5~2 (
// Equation(s):
// \MUX_B|Mux5~2_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [2]))) # (!\B_SEL~combout [0] & (\Multiplier|Q[2]~5_combout ))))

	.dataa(\B_SEL~combout [1]),
	.datab(\Multiplier|Q[2]~5_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(\INST_MEM_OUT~combout [2]),
	.cin(gnd),
	.combout(\MUX_B|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux5~2 .lut_mask = 16'hA808;
defparam \MUX_B|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneii_lcell_comb \ALU|Mux13~0 (
// Equation(s):
// \ALU|Mux13~0_combout  = (\MUX_B|Mux5~2_combout  & (\OAP~combout [0] $ (\MUX_A|Mux5~1_combout  $ (\OAP~combout [1])))) # (!\MUX_B|Mux5~2_combout  & (\OAP~combout [1] & (\OAP~combout [0] $ (\MUX_A|Mux5~1_combout ))))

	.dataa(\OAP~combout [0]),
	.datab(\MUX_B|Mux5~2_combout ),
	.datac(\MUX_A|Mux5~1_combout ),
	.datad(\OAP~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~0 .lut_mask = 16'h9648;
defparam \ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneii_lcell_comb \ALU|Mux13~3 (
// Equation(s):
// \ALU|Mux13~3_combout  = (\OAP~combout [2] & ((\ALU|Mux13~0_combout ))) # (!\OAP~combout [2] & (\ALU|Mux13~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux13~2_combout ),
	.datac(\OAP~combout [2]),
	.datad(\ALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~3 .lut_mask = 16'hFC0C;
defparam \ALU|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneii_lcell_comb \REG_PC|Address[3]~16 (
// Equation(s):
// \REG_PC|Address[3]~16_combout  = (\MUX_PC|Mux6~1_combout  & (!\REG_PC|Address[2]~15 )) # (!\MUX_PC|Mux6~1_combout  & ((\REG_PC|Address[2]~15 ) # (GND)))
// \REG_PC|Address[3]~17  = CARRY((!\REG_PC|Address[2]~15 ) # (!\MUX_PC|Mux6~1_combout ))

	.dataa(\MUX_PC|Mux6~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[2]~15 ),
	.combout(\REG_PC|Address[3]~16_combout ),
	.cout(\REG_PC|Address[3]~17 ));
// synopsys translate_off
defparam \REG_PC|Address[3]~16 .lut_mask = 16'h5A5F;
defparam \REG_PC|Address[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneii_lcell_comb \REG_PC|Address[7]~26 (
// Equation(s):
// \REG_PC|Address[7]~26_combout  = (\PC_EN~combout ) # (\RST~combout )

	.dataa(\PC_EN~combout ),
	.datab(vcc),
	.datac(\RST~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_PC|Address[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_PC|Address[7]~26 .lut_mask = 16'hFAFA;
defparam \REG_PC|Address[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N13
cycloneii_lcell_ff \REG_PC|Address[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [3]));

// Location: LCCOMB_X56_Y22_N28
cycloneii_lcell_comb \MUX_A|Mux4~0 (
// Equation(s):
// \MUX_A|Mux4~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & ((\REG_A|Q [3]))) # (!\A_SEL~combout [1] & (\REG_PC|Address [3]))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_PC|Address [3]),
	.datad(\REG_A|Q [3]),
	.cin(gnd),
	.combout(\MUX_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux4~0 .lut_mask = 16'hA820;
defparam \MUX_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N22
cycloneii_lcell_comb \RF|reg5~6 (
// Equation(s):
// \RF|reg5~6_combout  = (\MUX_D|Mux4~1_combout  & !\RF|reg5[2]~0_combout )

	.dataa(\MUX_D|Mux4~1_combout ),
	.datab(vcc),
	.datac(\RF|reg5[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~6 .lut_mask = 16'h0A0A;
defparam \RF|reg5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N23
cycloneii_lcell_ff \RF|reg5[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [3]));

// Location: LCCOMB_X52_Y24_N26
cycloneii_lcell_comb \RF|Read_DataA[3]~21 (
// Equation(s):
// \RF|Read_DataA[3]~21_combout  = (\RF|Read_DataA[3]~20_combout  & ((\RF|reg7 [3]) # ((!\INST_MEM_OUT~combout [6])))) # (!\RF|Read_DataA[3]~20_combout  & (((\INST_MEM_OUT~combout [6] & \RF|reg5 [3]))))

	.dataa(\RF|Read_DataA[3]~20_combout ),
	.datab(\RF|reg7 [3]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg5 [3]),
	.cin(gnd),
	.combout(\RF|Read_DataA[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[3]~21 .lut_mask = 16'hDA8A;
defparam \RF|Read_DataA[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneii_lcell_comb \RF|Read_DataA[3]~24 (
// Equation(s):
// \RF|Read_DataA[3]~24_combout  = (\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[3]~21_combout ))) # (!\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[3]~23_combout ))

	.dataa(\RF|Read_DataA[3]~23_combout ),
	.datab(\RF|Read_DataA[3]~21_combout ),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[3]~24 .lut_mask = 16'hCCAA;
defparam \RF|Read_DataA[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
cycloneii_lcell_comb \MUX_A|Mux4~1 (
// Equation(s):
// \MUX_A|Mux4~1_combout  = (\MUX_A|Mux4~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[3]~24_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\MUX_A|Mux4~0_combout ),
	.datac(\RF|Read_DataA[3]~24_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux4~1 .lut_mask = 16'hDCCC;
defparam \MUX_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N4
cycloneii_lcell_comb \REG_A|Q~14 (
// Equation(s):
// \REG_A|Q~14_combout  = (\SR~combout  & ((\SL~combout  & (\REG_A|Q [0])) # (!\SL~combout  & ((\REG_A|Q [2]))))) # (!\SR~combout  & (\REG_A|Q [0]))

	.dataa(\REG_A|Q [0]),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\REG_A|Q [2]),
	.cin(gnd),
	.combout(\REG_A|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~14 .lut_mask = 16'hAEA2;
defparam \REG_A|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N10
cycloneii_lcell_comb \MULT_SEL_A|Output[1]~9 (
// Equation(s):
// \MULT_SEL_A|Output[1]~9_combout  = (\MULT_SEL~combout  & ((\Multiplier|Q [1]))) # (!\MULT_SEL~combout  & (\ALU|Mux14~6_combout ))

	.dataa(\ALU|Mux14~6_combout ),
	.datab(\Multiplier|Q [1]),
	.datac(\MULT_SEL~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[1]~9 .lut_mask = 16'hCACA;
defparam \MULT_SEL_A|Output[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N16
cycloneii_lcell_comb \REG_A|Q~15 (
// Equation(s):
// \REG_A|Q~15_combout  = (\LDA~combout  & ((\MULT_SEL_A|Output[1]~9_combout ))) # (!\LDA~combout  & (\REG_A|Q~14_combout ))

	.dataa(\LDA~combout ),
	.datab(\REG_A|Q~14_combout ),
	.datac(\MULT_SEL_A|Output[1]~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_A|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~15 .lut_mask = 16'hE4E4;
defparam \REG_A|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N17
cycloneii_lcell_ff \REG_A|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [1]));

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[1]));
// synopsys translate_off
defparam \INST_MEM_OUT[1]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .input_power_up = "low";
defparam \INST_MEM_OUT[1]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[1]~I .operation_mode = "input";
defparam \INST_MEM_OUT[1]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .output_power_up = "low";
defparam \INST_MEM_OUT[1]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneii_lcell_comb \MUX_PC|Mux8~0 (
// Equation(s):
// \MUX_PC|Mux8~0_combout  = (\PC_MUX_SEL~combout [1] & (\REG_A|Q [1] & ((!\PC_MUX_SEL~combout [0])))) # (!\PC_MUX_SEL~combout [1] & (((\INST_MEM_OUT~combout [1] & \PC_MUX_SEL~combout [0]))))

	.dataa(\REG_A|Q [1]),
	.datab(\PC_MUX_SEL~combout [1]),
	.datac(\INST_MEM_OUT~combout [1]),
	.datad(\PC_MUX_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_PC|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux8~0 .lut_mask = 16'h3088;
defparam \MUX_PC|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneii_lcell_comb \MUX_PC|Mux8~1 (
// Equation(s):
// \MUX_PC|Mux8~1_combout  = (\MUX_PC|Mux8~0_combout ) # ((\REG_PC|Address [1] & (\PC_MUX_SEL~combout [0] $ (!\PC_MUX_SEL~combout [1]))))

	.dataa(\REG_PC|Address [1]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\MUX_PC|Mux8~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux8~1 .lut_mask = 16'hFF82;
defparam \MUX_PC|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneii_lcell_comb \MUX_PC|Mux9~0 (
// Equation(s):
// \MUX_PC|Mux9~0_combout  = (\PC_MUX_SEL~combout [0] & (((!\PC_MUX_SEL~combout [1] & \INST_MEM_OUT~combout [0])))) # (!\PC_MUX_SEL~combout [0] & (\REG_A|Q [0] & (\PC_MUX_SEL~combout [1])))

	.dataa(\REG_A|Q [0]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\INST_MEM_OUT~combout [0]),
	.cin(gnd),
	.combout(\MUX_PC|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux9~0 .lut_mask = 16'h2C20;
defparam \MUX_PC|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneii_lcell_comb \MUX_PC|Mux9~1 (
// Equation(s):
// \MUX_PC|Mux9~1_combout  = (\MUX_PC|Mux9~0_combout ) # ((\REG_PC|Address [0] & (\PC_MUX_SEL~combout [0] $ (!\PC_MUX_SEL~combout [1]))))

	.dataa(\REG_PC|Address [0]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\MUX_PC|Mux9~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux9~1 .lut_mask = 16'hFF82;
defparam \MUX_PC|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneii_lcell_comb \REG_PC|Address[1]~12 (
// Equation(s):
// \REG_PC|Address[1]~12_combout  = (\MUX_PC|Mux8~1_combout  & (!\REG_PC|Address[0]~11 )) # (!\MUX_PC|Mux8~1_combout  & ((\REG_PC|Address[0]~11 ) # (GND)))
// \REG_PC|Address[1]~13  = CARRY((!\REG_PC|Address[0]~11 ) # (!\MUX_PC|Mux8~1_combout ))

	.dataa(vcc),
	.datab(\MUX_PC|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[0]~11 ),
	.combout(\REG_PC|Address[1]~12_combout ),
	.cout(\REG_PC|Address[1]~13 ));
// synopsys translate_off
defparam \REG_PC|Address[1]~12 .lut_mask = 16'h3C3F;
defparam \REG_PC|Address[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y23_N9
cycloneii_lcell_ff \REG_PC|Address[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [1]));

// Location: LCCOMB_X56_Y22_N8
cycloneii_lcell_comb \MUX_A|Mux6~0 (
// Equation(s):
// \MUX_A|Mux6~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & (\REG_A|Q [1])) # (!\A_SEL~combout [1] & ((\REG_PC|Address [1])))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_A|Q [1]),
	.datad(\REG_PC|Address [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux6~0 .lut_mask = 16'hA280;
defparam \MUX_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N28
cycloneii_lcell_comb \RF|Read_DataA[1]~32 (
// Equation(s):
// \RF|Read_DataA[1]~32_combout  = (\INST_MEM_OUT~combout [6] & ((\RF|reg1 [1]) # ((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & (((\RF|reg0 [1] & !\INST_MEM_OUT~combout [7]))))

	.dataa(\INST_MEM_OUT~combout [6]),
	.datab(\RF|reg1 [1]),
	.datac(\RF|reg0 [1]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[1]~32 .lut_mask = 16'hAAD8;
defparam \RF|Read_DataA[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N14
cycloneii_lcell_comb \RF|reg3~8 (
// Equation(s):
// \RF|reg3~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(\MUX_D|Mux6~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~8 .lut_mask = 16'h00AA;
defparam \RF|reg3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N15
cycloneii_lcell_ff \RF|reg3[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [1]));

// Location: LCCOMB_X52_Y22_N22
cycloneii_lcell_comb \RF|Read_DataA[1]~33 (
// Equation(s):
// \RF|Read_DataA[1]~33_combout  = (\RF|Read_DataA[1]~32_combout  & (((\RF|reg3 [1]) # (!\INST_MEM_OUT~combout [7])))) # (!\RF|Read_DataA[1]~32_combout  & (\RF|reg2 [1] & ((\INST_MEM_OUT~combout [7]))))

	.dataa(\RF|reg2 [1]),
	.datab(\RF|Read_DataA[1]~32_combout ),
	.datac(\RF|reg3 [1]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[1]~33 .lut_mask = 16'hE2CC;
defparam \RF|Read_DataA[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \RF|reg4[6]~0 (
// Equation(s):
// \RF|reg4[6]~0_combout  = ((\PLUS1_ADDER|Output[0]~2_combout ) # ((\PLUS1_ADDER|Output[1]~1_combout ) # (!\RF_EN~combout ))) # (!\PLUS1_ADDER|Output[2]~0_combout )

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg4[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4[6]~0 .lut_mask = 16'hFDFF;
defparam \RF|reg4[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N28
cycloneii_lcell_comb \RF|reg4~8 (
// Equation(s):
// \RF|reg4~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux6~1_combout ),
	.datad(\RF|reg4[6]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg4~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~8 .lut_mask = 16'h00F0;
defparam \RF|reg4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N22
cycloneii_lcell_comb \RF|reg4[6]~2 (
// Equation(s):
// \RF|reg4[6]~2_combout  = (\RST~combout ) # (!\RF|reg4[6]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RST~combout ),
	.datad(\RF|reg4[6]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg4[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4[6]~2 .lut_mask = 16'hF0FF;
defparam \RF|reg4[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N29
cycloneii_lcell_ff \RF|reg4[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [1]));

// Location: LCCOMB_X51_Y24_N28
cycloneii_lcell_comb \RF|reg6~8 (
// Equation(s):
// \RF|reg6~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg6[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux6~1_combout ),
	.datad(\RF|reg6[2]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg6~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg6~8 .lut_mask = 16'h00F0;
defparam \RF|reg6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N29
cycloneii_lcell_ff \RF|reg6[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg6~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg6[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg6 [1]));

// Location: LCCOMB_X52_Y22_N30
cycloneii_lcell_comb \RF|Read_DataA[1]~30 (
// Equation(s):
// \RF|Read_DataA[1]~30_combout  = (\INST_MEM_OUT~combout [6] & (((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & ((\INST_MEM_OUT~combout [7] & ((\RF|reg6 [1]))) # (!\INST_MEM_OUT~combout [7] & (\RF|reg4 [1]))))

	.dataa(\INST_MEM_OUT~combout [6]),
	.datab(\RF|reg4 [1]),
	.datac(\RF|reg6 [1]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[1]~30 .lut_mask = 16'hFA44;
defparam \RF|Read_DataA[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N28
cycloneii_lcell_comb \RF|reg5~8 (
// Equation(s):
// \RF|reg5~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg5[2]~0_combout )

	.dataa(\MUX_D|Mux6~1_combout ),
	.datab(vcc),
	.datac(\RF|reg5[2]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~8 .lut_mask = 16'h0A0A;
defparam \RF|reg5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N29
cycloneii_lcell_ff \RF|reg5[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [1]));

// Location: LCCOMB_X52_Y22_N16
cycloneii_lcell_comb \RF|Read_DataA[1]~31 (
// Equation(s):
// \RF|Read_DataA[1]~31_combout  = (\RF|Read_DataA[1]~30_combout  & ((\RF|reg7 [1]) # ((!\INST_MEM_OUT~combout [6])))) # (!\RF|Read_DataA[1]~30_combout  & (((\INST_MEM_OUT~combout [6] & \RF|reg5 [1]))))

	.dataa(\RF|reg7 [1]),
	.datab(\RF|Read_DataA[1]~30_combout ),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg5 [1]),
	.cin(gnd),
	.combout(\RF|Read_DataA[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[1]~31 .lut_mask = 16'hBC8C;
defparam \RF|Read_DataA[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N8
cycloneii_lcell_comb \RF|Read_DataA[1]~34 (
// Equation(s):
// \RF|Read_DataA[1]~34_combout  = (\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[1]~31_combout ))) # (!\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[1]~33_combout ))

	.dataa(vcc),
	.datab(\RF|Read_DataA[1]~33_combout ),
	.datac(\RF|Read_DataA[1]~31_combout ),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[1]~34 .lut_mask = 16'hF0CC;
defparam \RF|Read_DataA[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
cycloneii_lcell_comb \MUX_A|Mux6~1 (
// Equation(s):
// \MUX_A|Mux6~1_combout  = (\MUX_A|Mux6~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[1]~34_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\MUX_A|Mux6~0_combout ),
	.datac(\RF|Read_DataA[1]~34_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux6~1 .lut_mask = 16'hDCCC;
defparam \MUX_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneii_lcell_comb \ALU|neg_a[0]~1 (
// Equation(s):
// \ALU|neg_a[0]~1_cout  = CARRY(!\MUX_A|Mux7~1_combout )

	.dataa(\MUX_A|Mux7~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|neg_a[0]~1_cout ));
// synopsys translate_off
defparam \ALU|neg_a[0]~1 .lut_mask = 16'h0055;
defparam \ALU|neg_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
cycloneii_lcell_comb \ALU|neg_a[3]~6 (
// Equation(s):
// \ALU|neg_a[3]~6_combout  = (\MUX_A|Mux4~1_combout  & ((\ALU|neg_a[2]~5 ) # (GND))) # (!\MUX_A|Mux4~1_combout  & (!\ALU|neg_a[2]~5 ))
// \ALU|neg_a[3]~7  = CARRY((\MUX_A|Mux4~1_combout ) # (!\ALU|neg_a[2]~5 ))

	.dataa(vcc),
	.datab(\MUX_A|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[2]~5 ),
	.combout(\ALU|neg_a[3]~6_combout ),
	.cout(\ALU|neg_a[3]~7 ));
// synopsys translate_off
defparam \ALU|neg_a[3]~6 .lut_mask = 16'hC3CF;
defparam \ALU|neg_a[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneii_lcell_comb \ALU|Mux12~3 (
// Equation(s):
// \ALU|Mux12~3_combout  = (\OAP~combout [0] & ((\ALU|Mux12~2_combout ) # ((\MUX_A|Mux4~1_combout )))) # (!\OAP~combout [0] & (\ALU|Mux12~2_combout  $ (((!\ALU|neg_a[3]~6_combout )))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\OAP~combout [0]),
	.datac(\MUX_A|Mux4~1_combout ),
	.datad(\ALU|neg_a[3]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~3 .lut_mask = 16'hEAD9;
defparam \ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneii_lcell_comb \ALU|neg_b[0]~1 (
// Equation(s):
// \ALU|neg_b[0]~1_cout  = CARRY(!\MUX_B|Mux7~0_combout )

	.dataa(vcc),
	.datab(\MUX_B|Mux7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|neg_b[0]~1_cout ));
// synopsys translate_off
defparam \ALU|neg_b[0]~1 .lut_mask = 16'h0033;
defparam \ALU|neg_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneii_lcell_comb \ALU|neg_b[2]~4 (
// Equation(s):
// \ALU|neg_b[2]~4_combout  = (\ALU|neg_b[1]~3  & (((!\B_SEL~combout [1]) # (!\MUX_B|Mux5~1_combout )))) # (!\ALU|neg_b[1]~3  & ((((!\B_SEL~combout [1]) # (!\MUX_B|Mux5~1_combout )))))
// \ALU|neg_b[2]~5  = CARRY((!\ALU|neg_b[1]~3  & ((!\B_SEL~combout [1]) # (!\MUX_B|Mux5~1_combout ))))

	.dataa(\MUX_B|Mux5~1_combout ),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[1]~3 ),
	.combout(\ALU|neg_b[2]~4_combout ),
	.cout(\ALU|neg_b[2]~5 ));
// synopsys translate_off
defparam \ALU|neg_b[2]~4 .lut_mask = 16'h7807;
defparam \ALU|neg_b[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneii_lcell_comb \ALU|neg_b[3]~6 (
// Equation(s):
// \ALU|neg_b[3]~6_combout  = (\MUX_B|Mux4~1_combout  & ((\B_SEL~combout [1] & ((\ALU|neg_b[2]~5 ) # (GND))) # (!\B_SEL~combout [1] & (!\ALU|neg_b[2]~5 )))) # (!\MUX_B|Mux4~1_combout  & (((!\ALU|neg_b[2]~5 ))))
// \ALU|neg_b[3]~7  = CARRY(((\MUX_B|Mux4~1_combout  & \B_SEL~combout [1])) # (!\ALU|neg_b[2]~5 ))

	.dataa(\MUX_B|Mux4~1_combout ),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[2]~5 ),
	.combout(\ALU|neg_b[3]~6_combout ),
	.cout(\ALU|neg_b[3]~7 ));
// synopsys translate_off
defparam \ALU|neg_b[3]~6 .lut_mask = 16'h878F;
defparam \ALU|neg_b[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneii_lcell_comb \ALU|Mux12~4 (
// Equation(s):
// \ALU|Mux12~4_combout  = (\OAP~combout [0] & ((\ALU|neg_b[3]~6_combout ))) # (!\OAP~combout [0] & (\ALU|Mux12~2_combout ))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|neg_b[3]~6_combout ),
	.datac(vcc),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~4 .lut_mask = 16'hCCAA;
defparam \ALU|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneii_lcell_comb \ALU|Mux5~0 (
// Equation(s):
// \ALU|Mux5~0_combout  = (\ALU|neg_a[2]~4_combout  & ((\ALU|carry [1]) # ((\MUX_B|Mux5~1_combout  & \B_SEL~combout [1])))) # (!\ALU|neg_a[2]~4_combout  & (\MUX_B|Mux5~1_combout  & (\ALU|carry [1] & \B_SEL~combout [1])))

	.dataa(\ALU|neg_a[2]~4_combout ),
	.datab(\MUX_B|Mux5~1_combout ),
	.datac(\ALU|carry [1]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~0 .lut_mask = 16'hE8A0;
defparam \ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneii_lcell_comb \ALU|Mux5~1 (
// Equation(s):
// \ALU|Mux5~1_combout  = (\OAP~combout [0] & (\ALU|neg_b[2]~4_combout )) # (!\OAP~combout [0] & ((\MUX_B|Mux5~2_combout )))

	.dataa(vcc),
	.datab(\ALU|neg_b[2]~4_combout ),
	.datac(\MUX_B|Mux5~2_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~1 .lut_mask = 16'hCCF0;
defparam \ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneii_lcell_comb \ALU|Mux5~2 (
// Equation(s):
// \ALU|Mux5~2_combout  = (\MUX_A|Mux5~1_combout  & ((\ALU|carry [1]) # (\ALU|Mux5~1_combout ))) # (!\MUX_A|Mux5~1_combout  & (\ALU|carry [1] & \ALU|Mux5~1_combout ))

	.dataa(\MUX_A|Mux5~1_combout ),
	.datab(vcc),
	.datac(\ALU|carry [1]),
	.datad(\ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~2 .lut_mask = 16'hFAA0;
defparam \ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneii_lcell_comb \ALU|Mux5~3 (
// Equation(s):
// \ALU|Mux5~3_combout  = (\OAP~combout [1] & (\ALU|Mux5~0_combout )) # (!\OAP~combout [1] & ((\ALU|Mux5~2_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux5~0_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\OAP~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~3 .lut_mask = 16'hCCF0;
defparam \ALU|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneii_lcell_comb \ALU|carry[2] (
// Equation(s):
// \ALU|carry [2] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [2]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux5~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux5~3_combout ),
	.datac(\ALU|Mux1~0clkctrl_outclk ),
	.datad(\ALU|carry [2]),
	.cin(gnd),
	.combout(\ALU|carry [2]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[2] .lut_mask = 16'hFC0C;
defparam \ALU|carry[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneii_lcell_comb \ALU|Mux12~1 (
// Equation(s):
// \ALU|Mux12~1_combout  = (\OAP~combout [1]) # (\MUX_A|Mux4~1_combout  $ (((!\ALU|carry [2] & \OAP~combout [0]))))

	.dataa(\OAP~combout [1]),
	.datab(\ALU|carry [2]),
	.datac(\MUX_A|Mux4~1_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~1 .lut_mask = 16'hEBFA;
defparam \ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneii_lcell_comb \ALU|Mux12~5 (
// Equation(s):
// \ALU|Mux12~5_combout  = (\OAP~combout [1] & (\ALU|Mux12~3_combout )) # (!\OAP~combout [1] & ((\ALU|Mux12~4_combout  $ (!\ALU|Mux12~1_combout ))))

	.dataa(\OAP~combout [1]),
	.datab(\ALU|Mux12~3_combout ),
	.datac(\ALU|Mux12~4_combout ),
	.datad(\ALU|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~5 .lut_mask = 16'hD88D;
defparam \ALU|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneii_lcell_comb \MUX_B|Mux4~2 (
// Equation(s):
// \MUX_B|Mux4~2_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [3]))) # (!\B_SEL~combout [0] & (\Multiplier|Q[3]~4_combout ))))

	.dataa(\Multiplier|Q[3]~4_combout ),
	.datab(\B_SEL~combout [0]),
	.datac(\INST_MEM_OUT~combout [3]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_B|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux4~2 .lut_mask = 16'hE200;
defparam \MUX_B|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneii_lcell_comb \ALU|Mux12~0 (
// Equation(s):
// \ALU|Mux12~0_combout  = (\OAP~combout [1] & (\MUX_B|Mux4~2_combout  $ (\MUX_A|Mux4~1_combout  $ (\OAP~combout [0])))) # (!\OAP~combout [1] & (\MUX_B|Mux4~2_combout  & (\MUX_A|Mux4~1_combout  $ (\OAP~combout [0]))))

	.dataa(\OAP~combout [1]),
	.datab(\MUX_B|Mux4~2_combout ),
	.datac(\MUX_A|Mux4~1_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~0 .lut_mask = 16'h8668;
defparam \ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneii_lcell_comb \ALU|Mux12~6 (
// Equation(s):
// \ALU|Mux12~6_combout  = (\OAP~combout [2] & ((\ALU|Mux12~0_combout ))) # (!\OAP~combout [2] & (\ALU|Mux12~5_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux12~5_combout ),
	.datac(\OAP~combout [2]),
	.datad(\ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~6 .lut_mask = 16'hFC0C;
defparam \ALU|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneii_lcell_comb \MULT_SEL_A|Output[3]~7 (
// Equation(s):
// \MULT_SEL_A|Output[3]~7_combout  = (\MULT_SEL~combout  & (\Multiplier|Q [3])) # (!\MULT_SEL~combout  & ((\ALU|Mux12~6_combout )))

	.dataa(vcc),
	.datab(\Multiplier|Q [3]),
	.datac(\MULT_SEL~combout ),
	.datad(\ALU|Mux12~6_combout ),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[3]~7 .lut_mask = 16'hCFC0;
defparam \MULT_SEL_A|Output[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneii_lcell_comb \REG_A|Q~10 (
// Equation(s):
// \REG_A|Q~10_combout  = (\SR~combout  & ((\SL~combout  & ((\REG_A|Q [2]))) # (!\SL~combout  & (\REG_A|Q [4])))) # (!\SR~combout  & (((\REG_A|Q [2]))))

	.dataa(\REG_A|Q [4]),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\REG_A|Q [2]),
	.cin(gnd),
	.combout(\REG_A|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~10 .lut_mask = 16'hFB08;
defparam \REG_A|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneii_lcell_comb \REG_A|Q~11 (
// Equation(s):
// \REG_A|Q~11_combout  = (\LDA~combout  & (\MULT_SEL_A|Output[3]~7_combout )) # (!\LDA~combout  & ((\REG_A|Q~10_combout )))

	.dataa(\LDA~combout ),
	.datab(\MULT_SEL_A|Output[3]~7_combout ),
	.datac(vcc),
	.datad(\REG_A|Q~10_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~11 .lut_mask = 16'hDD88;
defparam \REG_A|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N13
cycloneii_lcell_ff \REG_A|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [3]));

// Location: LCCOMB_X38_Y32_N2
cycloneii_lcell_comb \MUX_D|Mux4~0 (
// Equation(s):
// \MUX_D|Mux4~0_combout  = (\D_SEL~combout [0] & (((\REG_A|Q [3]) # (\D_SEL~combout [1])))) # (!\D_SEL~combout [0] & (\REG_Q|Q [3] & ((!\D_SEL~combout [1]))))

	.dataa(\REG_Q|Q [3]),
	.datab(\D_SEL~combout [0]),
	.datac(\REG_A|Q [3]),
	.datad(\D_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_D|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux4~0 .lut_mask = 16'hCCE2;
defparam \MUX_D|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[3]));
// synopsys translate_off
defparam \DATA_MEM_OUT[3]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[3]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneii_lcell_comb \MUX_D|Mux4~1 (
// Equation(s):
// \MUX_D|Mux4~1_combout  = (\MUX_D|Mux4~0_combout  & (((\DATA_MEM_OUT~combout [3]) # (!\D_SEL~combout [1])))) # (!\MUX_D|Mux4~0_combout  & (\DATA_MEM_OUT~combout [11] & (\D_SEL~combout [1])))

	.dataa(\DATA_MEM_OUT~combout [11]),
	.datab(\MUX_D|Mux4~0_combout ),
	.datac(\D_SEL~combout [1]),
	.datad(\DATA_MEM_OUT~combout [3]),
	.cin(gnd),
	.combout(\MUX_D|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux4~1 .lut_mask = 16'hEC2C;
defparam \MUX_D|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneii_lcell_comb \RF|reg7[4]~0 (
// Equation(s):
// \RF|reg7[4]~0_combout  = (((!\RF_EN~combout ) # (!\PLUS1_ADDER|Output[1]~1_combout )) # (!\PLUS1_ADDER|Output[0]~2_combout )) # (!\PLUS1_ADDER|Output[2]~0_combout )

	.dataa(\PLUS1_ADDER|Output[2]~0_combout ),
	.datab(\PLUS1_ADDER|Output[0]~2_combout ),
	.datac(\PLUS1_ADDER|Output[1]~1_combout ),
	.datad(\RF_EN~combout ),
	.cin(gnd),
	.combout(\RF|reg7[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7[4]~0 .lut_mask = 16'h7FFF;
defparam \RF|reg7[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneii_lcell_comb \RF|reg7~6 (
// Equation(s):
// \RF|reg7~6_combout  = (\MUX_D|Mux4~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux4~1_combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~6 .lut_mask = 16'h00F0;
defparam \RF|reg7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneii_lcell_comb \RF|reg7[4]~2 (
// Equation(s):
// \RF|reg7[4]~2_combout  = (\RST~combout ) # (!\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RST~combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7[4]~2 .lut_mask = 16'hF0FF;
defparam \RF|reg7[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N9
cycloneii_lcell_ff \RF|reg7[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [3]));

// Location: LCCOMB_X51_Y24_N4
cycloneii_lcell_comb \RF|reg4~6 (
// Equation(s):
// \RF|reg4~6_combout  = (!\RF|reg4[6]~0_combout  & \MUX_D|Mux4~1_combout )

	.dataa(\RF|reg4[6]~0_combout ),
	.datab(vcc),
	.datac(\MUX_D|Mux4~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg4~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg4~6 .lut_mask = 16'h5050;
defparam \RF|reg4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N5
cycloneii_lcell_ff \RF|reg4[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg4~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg4[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg4 [3]));

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \RF|Read_DataB[3]~19 (
// Equation(s):
// \RF|Read_DataB[3]~19_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & ((\MUX_TYPE_SEL|Output[1]~1_combout  & (\RF|reg6 [3])) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & 
// ((\RF|reg4 [3])))))

	.dataa(\RF|reg6 [3]),
	.datab(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datac(\RF|reg4 [3]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[3]~19 .lut_mask = 16'hEE30;
defparam \RF|Read_DataB[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneii_lcell_comb \RF|Read_DataB[3]~20 (
// Equation(s):
// \RF|Read_DataB[3]~20_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & ((\RF|Read_DataB[3]~19_combout  & ((\RF|reg7 [3]))) # (!\RF|Read_DataB[3]~19_combout  & (\RF|reg5 [3])))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (((\RF|Read_DataB[3]~19_combout ))))

	.dataa(\RF|reg5 [3]),
	.datab(\RF|reg7 [3]),
	.datac(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datad(\RF|Read_DataB[3]~19_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[3]~20 .lut_mask = 16'hCFA0;
defparam \RF|Read_DataB[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneii_lcell_comb \Multiplier|Q[3]~4 (
// Equation(s):
// \Multiplier|Q[3]~4_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[3]~20_combout ))) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[3]~18_combout ))

	.dataa(\RF|Read_DataB[3]~18_combout ),
	.datab(\RF|Read_DataB[3]~20_combout ),
	.datac(vcc),
	.datad(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[3]~4 .lut_mask = 16'hCCAA;
defparam \Multiplier|Q[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneii_lcell_comb \REG_Q|Q~11 (
// Equation(s):
// \REG_Q|Q~11_combout  = (\REG_Q|Q~10_combout  & (((\Multiplier|A [3])) # (!\REG_Q|Q[3]~0_combout ))) # (!\REG_Q|Q~10_combout  & (\REG_Q|Q[3]~0_combout  & ((\REG_Q|Q [4]))))

	.dataa(\REG_Q|Q~10_combout ),
	.datab(\REG_Q|Q[3]~0_combout ),
	.datac(\Multiplier|A [3]),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\REG_Q|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~11 .lut_mask = 16'hE6A2;
defparam \REG_Q|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N1
cycloneii_lcell_ff \REG_Q|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [3]));

// Location: LCCOMB_X41_Y16_N30
cycloneii_lcell_comb \REG_Q|Q~8 (
// Equation(s):
// \REG_Q|Q~8_combout  = (\REG_Q|Q[3]~0_combout  & ((\REG_Q|Q [5]) # ((\LDQ~combout )))) # (!\REG_Q|Q[3]~0_combout  & (((!\LDQ~combout  & \REG_Q|Q [3]))))

	.dataa(\REG_Q|Q [5]),
	.datab(\REG_Q|Q[3]~0_combout ),
	.datac(\LDQ~combout ),
	.datad(\REG_Q|Q [3]),
	.cin(gnd),
	.combout(\REG_Q|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~8 .lut_mask = 16'hCBC8;
defparam \REG_Q|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneii_lcell_comb \REG_Q|Q~9 (
// Equation(s):
// \REG_Q|Q~9_combout  = (\LDQ~combout  & ((\REG_Q|Q~8_combout  & (\Multiplier|A [4])) # (!\REG_Q|Q~8_combout  & ((\Multiplier|Q[4]~3_combout ))))) # (!\LDQ~combout  & (\REG_Q|Q~8_combout ))

	.dataa(\LDQ~combout ),
	.datab(\REG_Q|Q~8_combout ),
	.datac(\Multiplier|A [4]),
	.datad(\Multiplier|Q[4]~3_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~9 .lut_mask = 16'hE6C4;
defparam \REG_Q|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N7
cycloneii_lcell_ff \REG_Q|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [4]));

// Location: LCCOMB_X38_Y32_N30
cycloneii_lcell_comb \MUX_D|Mux3~0 (
// Equation(s):
// \MUX_D|Mux3~0_combout  = (\D_SEL~combout [0] & (((\D_SEL~combout [1])))) # (!\D_SEL~combout [0] & ((\D_SEL~combout [1] & (\DATA_MEM_OUT~combout [12])) # (!\D_SEL~combout [1] & ((\REG_Q|Q [4])))))

	.dataa(\DATA_MEM_OUT~combout [12]),
	.datab(\D_SEL~combout [0]),
	.datac(\D_SEL~combout [1]),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\MUX_D|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux3~0 .lut_mask = 16'hE3E0;
defparam \MUX_D|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N22
cycloneii_lcell_comb \REG_A|Q~8 (
// Equation(s):
// \REG_A|Q~8_combout  = (\SR~combout  & ((\SL~combout  & (\REG_A|Q [3])) # (!\SL~combout  & ((\REG_A|Q [5]))))) # (!\SR~combout  & (\REG_A|Q [3]))

	.dataa(\REG_A|Q [3]),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\REG_A|Q [5]),
	.cin(gnd),
	.combout(\REG_A|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~8 .lut_mask = 16'hAEA2;
defparam \REG_A|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N20
cycloneii_lcell_comb \MULT_SEL_A|Output[4]~6 (
// Equation(s):
// \MULT_SEL_A|Output[4]~6_combout  = (\MULT_SEL~combout  & ((\Multiplier|Q [4]))) # (!\MULT_SEL~combout  & (\ALU|Mux11~3_combout ))

	.dataa(\ALU|Mux11~3_combout ),
	.datab(\Multiplier|Q [4]),
	.datac(\MULT_SEL~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[4]~6 .lut_mask = 16'hCACA;
defparam \MULT_SEL_A|Output[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N18
cycloneii_lcell_comb \REG_A|Q~9 (
// Equation(s):
// \REG_A|Q~9_combout  = (\LDA~combout  & ((\MULT_SEL_A|Output[4]~6_combout ))) # (!\LDA~combout  & (\REG_A|Q~8_combout ))

	.dataa(\LDA~combout ),
	.datab(\REG_A|Q~8_combout ),
	.datac(\MULT_SEL_A|Output[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_A|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~9 .lut_mask = 16'hE4E4;
defparam \REG_A|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y22_N19
cycloneii_lcell_ff \REG_A|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [4]));

// Location: LCCOMB_X38_Y32_N24
cycloneii_lcell_comb \MUX_D|Mux3~1 (
// Equation(s):
// \MUX_D|Mux3~1_combout  = (\MUX_D|Mux3~0_combout  & ((\DATA_MEM_OUT~combout [4]) # ((!\D_SEL~combout [0])))) # (!\MUX_D|Mux3~0_combout  & (((\D_SEL~combout [0] & \REG_A|Q [4]))))

	.dataa(\DATA_MEM_OUT~combout [4]),
	.datab(\MUX_D|Mux3~0_combout ),
	.datac(\D_SEL~combout [0]),
	.datad(\REG_A|Q [4]),
	.cin(gnd),
	.combout(\MUX_D|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux3~1 .lut_mask = 16'hBC8C;
defparam \MUX_D|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneii_lcell_comb \RF|reg3~5 (
// Equation(s):
// \RF|reg3~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux3~1_combout ),
	.datad(\RF|reg3[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~5 .lut_mask = 16'h00F0;
defparam \RF|reg3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N13
cycloneii_lcell_ff \RF|reg3[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [4]));

// Location: LCCOMB_X53_Y23_N24
cycloneii_lcell_comb \RF|reg2~5 (
// Equation(s):
// \RF|reg2~5_combout  = (\MUX_D|Mux3~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(vcc),
	.datab(\MUX_D|Mux3~1_combout ),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~5 .lut_mask = 16'h00CC;
defparam \RF|reg2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N25
cycloneii_lcell_ff \RF|reg2[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [4]));

// Location: LCCOMB_X54_Y23_N30
cycloneii_lcell_comb \RF|Read_DataB[4]~14 (
// Equation(s):
// \RF|Read_DataB[4]~14_combout  = (\RF|Read_DataB[4]~13_combout  & ((\RF|reg3 [4]) # ((!\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\RF|Read_DataB[4]~13_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout  & \RF|reg2 [4]))))

	.dataa(\RF|Read_DataB[4]~13_combout ),
	.datab(\RF|reg3 [4]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg2 [4]),
	.cin(gnd),
	.combout(\RF|Read_DataB[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[4]~14 .lut_mask = 16'hDA8A;
defparam \RF|Read_DataB[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
cycloneii_lcell_comb \Multiplier|Q[4]~3 (
// Equation(s):
// \Multiplier|Q[4]~3_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[4]~16_combout )) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[4]~14_combout )))

	.dataa(\RF|Read_DataB[4]~16_combout ),
	.datab(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.datac(vcc),
	.datad(\RF|Read_DataB[4]~14_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[4]~3 .lut_mask = 16'hBB88;
defparam \Multiplier|Q[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N23
cycloneii_lcell_ff \Multiplier|Q[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[4]~3_combout ),
	.sdata(\Multiplier|Q [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [4]));

// Location: LCFF_X58_Y23_N25
cycloneii_lcell_ff \Multiplier|Q[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[3]~4_combout ),
	.sdata(\Multiplier|Q [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [3]));

// Location: LCFF_X58_Y23_N27
cycloneii_lcell_ff \Multiplier|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[2]~5_combout ),
	.sdata(\Multiplier|Q [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [2]));

// Location: LCCOMB_X63_Y22_N0
cycloneii_lcell_comb \MULT_SEL_A|Output[2]~8 (
// Equation(s):
// \MULT_SEL_A|Output[2]~8_combout  = (\MULT_SEL~combout  & ((\Multiplier|Q [2]))) # (!\MULT_SEL~combout  & (\ALU|Mux13~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux13~3_combout ),
	.datac(\MULT_SEL~combout ),
	.datad(\Multiplier|Q [2]),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[2]~8 .lut_mask = 16'hFC0C;
defparam \MULT_SEL_A|Output[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LDA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LDA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LDA));
// synopsys translate_off
defparam \LDA~I .input_async_reset = "none";
defparam \LDA~I .input_power_up = "low";
defparam \LDA~I .input_register_mode = "none";
defparam \LDA~I .input_sync_reset = "none";
defparam \LDA~I .oe_async_reset = "none";
defparam \LDA~I .oe_power_up = "low";
defparam \LDA~I .oe_register_mode = "none";
defparam \LDA~I .oe_sync_reset = "none";
defparam \LDA~I .operation_mode = "input";
defparam \LDA~I .output_async_reset = "none";
defparam \LDA~I .output_power_up = "low";
defparam \LDA~I .output_register_mode = "none";
defparam \LDA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N18
cycloneii_lcell_comb \REG_A|Q~12 (
// Equation(s):
// \REG_A|Q~12_combout  = (\SR~combout  & ((\SL~combout  & ((\REG_A|Q [1]))) # (!\SL~combout  & (\REG_A|Q [3])))) # (!\SR~combout  & (((\REG_A|Q [1]))))

	.dataa(\REG_A|Q [3]),
	.datab(\SR~combout ),
	.datac(\REG_A|Q [1]),
	.datad(\SL~combout ),
	.cin(gnd),
	.combout(\REG_A|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~12 .lut_mask = 16'hF0B8;
defparam \REG_A|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
cycloneii_lcell_comb \REG_A|Q~13 (
// Equation(s):
// \REG_A|Q~13_combout  = (\LDA~combout  & (\MULT_SEL_A|Output[2]~8_combout )) # (!\LDA~combout  & ((\REG_A|Q~12_combout )))

	.dataa(vcc),
	.datab(\MULT_SEL_A|Output[2]~8_combout ),
	.datac(\LDA~combout ),
	.datad(\REG_A|Q~12_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~13 .lut_mask = 16'hCFC0;
defparam \REG_A|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N31
cycloneii_lcell_ff \REG_A|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [2]));

// Location: LCCOMB_X57_Y23_N26
cycloneii_lcell_comb \MUX_PC|Mux7~0 (
// Equation(s):
// \MUX_PC|Mux7~0_combout  = (\PC_MUX_SEL~combout [0] & (\INST_MEM_OUT~combout [2] & (!\PC_MUX_SEL~combout [1]))) # (!\PC_MUX_SEL~combout [0] & (((\PC_MUX_SEL~combout [1] & \REG_A|Q [2]))))

	.dataa(\INST_MEM_OUT~combout [2]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\REG_A|Q [2]),
	.cin(gnd),
	.combout(\MUX_PC|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux7~0 .lut_mask = 16'h3808;
defparam \MUX_PC|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneii_lcell_comb \MUX_PC|Mux7~1 (
// Equation(s):
// \MUX_PC|Mux7~1_combout  = (\MUX_PC|Mux7~0_combout ) # ((\REG_PC|Address [2] & (\PC_MUX_SEL~combout [0] $ (!\PC_MUX_SEL~combout [1]))))

	.dataa(\REG_PC|Address [2]),
	.datab(\PC_MUX_SEL~combout [0]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\MUX_PC|Mux7~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux7~1 .lut_mask = 16'hFF82;
defparam \MUX_PC|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneii_lcell_comb \REG_PC|Address[4]~18 (
// Equation(s):
// \REG_PC|Address[4]~18_combout  = (\MUX_PC|Mux5~1_combout  & (\REG_PC|Address[3]~17  $ (GND))) # (!\MUX_PC|Mux5~1_combout  & (!\REG_PC|Address[3]~17  & VCC))
// \REG_PC|Address[4]~19  = CARRY((\MUX_PC|Mux5~1_combout  & !\REG_PC|Address[3]~17 ))

	.dataa(\MUX_PC|Mux5~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[3]~17 ),
	.combout(\REG_PC|Address[4]~18_combout ),
	.cout(\REG_PC|Address[4]~19 ));
// synopsys translate_off
defparam \REG_PC|Address[4]~18 .lut_mask = 16'hA50A;
defparam \REG_PC|Address[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneii_lcell_comb \REG_PC|Address[5]~20 (
// Equation(s):
// \REG_PC|Address[5]~20_combout  = (\MUX_PC|Mux4~1_combout  & (!\REG_PC|Address[4]~19 )) # (!\MUX_PC|Mux4~1_combout  & ((\REG_PC|Address[4]~19 ) # (GND)))
// \REG_PC|Address[5]~21  = CARRY((!\REG_PC|Address[4]~19 ) # (!\MUX_PC|Mux4~1_combout ))

	.dataa(vcc),
	.datab(\MUX_PC|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[4]~19 ),
	.combout(\REG_PC|Address[5]~20_combout ),
	.cout(\REG_PC|Address[5]~21 ));
// synopsys translate_off
defparam \REG_PC|Address[5]~20 .lut_mask = 16'h3C3F;
defparam \REG_PC|Address[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y23_N17
cycloneii_lcell_ff \REG_PC|Address[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [5]));

// Location: LCCOMB_X56_Y23_N2
cycloneii_lcell_comb \MUX_PC|Mux4~0 (
// Equation(s):
// \MUX_PC|Mux4~0_combout  = (\PC_MUX_SEL~combout [0] & (!\PC_MUX_SEL~combout [1] & ((\INST_MEM_OUT~combout [5])))) # (!\PC_MUX_SEL~combout [0] & (\PC_MUX_SEL~combout [1] & (\REG_A|Q [5])))

	.dataa(\PC_MUX_SEL~combout [0]),
	.datab(\PC_MUX_SEL~combout [1]),
	.datac(\REG_A|Q [5]),
	.datad(\INST_MEM_OUT~combout [5]),
	.cin(gnd),
	.combout(\MUX_PC|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux4~0 .lut_mask = 16'h6240;
defparam \MUX_PC|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneii_lcell_comb \MUX_PC|Mux4~1 (
// Equation(s):
// \MUX_PC|Mux4~1_combout  = (\MUX_PC|Mux4~0_combout ) # ((\REG_PC|Address [5] & (\PC_MUX_SEL~combout [0] $ (!\PC_MUX_SEL~combout [1]))))

	.dataa(\PC_MUX_SEL~combout [0]),
	.datab(\REG_PC|Address [5]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\MUX_PC|Mux4~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux4~1 .lut_mask = 16'hFF84;
defparam \MUX_PC|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneii_lcell_comb \REG_PC|Address[6]~22 (
// Equation(s):
// \REG_PC|Address[6]~22_combout  = (\MUX_PC|Mux3~1_combout  & (\REG_PC|Address[5]~21  $ (GND))) # (!\MUX_PC|Mux3~1_combout  & (!\REG_PC|Address[5]~21  & VCC))
// \REG_PC|Address[6]~23  = CARRY((\MUX_PC|Mux3~1_combout  & !\REG_PC|Address[5]~21 ))

	.dataa(vcc),
	.datab(\MUX_PC|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\REG_PC|Address[5]~21 ),
	.combout(\REG_PC|Address[6]~22_combout ),
	.cout(\REG_PC|Address[6]~23 ));
// synopsys translate_off
defparam \REG_PC|Address[6]~22 .lut_mask = 16'hC30C;
defparam \REG_PC|Address[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y23_N19
cycloneii_lcell_ff \REG_PC|Address[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[6]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [6]));

// Location: LCCOMB_X56_Y22_N14
cycloneii_lcell_comb \MUX_A|Mux1~0 (
// Equation(s):
// \MUX_A|Mux1~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & ((\REG_A|Q [6]))) # (!\A_SEL~combout [1] & (\REG_PC|Address [6]))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_PC|Address [6]),
	.datad(\REG_A|Q [6]),
	.cin(gnd),
	.combout(\MUX_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux1~0 .lut_mask = 16'hA820;
defparam \MUX_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
cycloneii_lcell_comb \RF|Read_DataA[6]~7 (
// Equation(s):
// \RF|Read_DataA[6]~7_combout  = (\INST_MEM_OUT~combout [7] & (((\INST_MEM_OUT~combout [6])))) # (!\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6] & ((\RF|reg1 [6]))) # (!\INST_MEM_OUT~combout [6] & (\RF|reg0 [6]))))

	.dataa(\INST_MEM_OUT~combout [7]),
	.datab(\RF|reg0 [6]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg1 [6]),
	.cin(gnd),
	.combout(\RF|Read_DataA[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[6]~7 .lut_mask = 16'hF4A4;
defparam \RF|Read_DataA[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneii_lcell_comb \RF|reg2~3 (
// Equation(s):
// \RF|reg2~3_combout  = (\MUX_D|Mux1~1_combout  & !\RF|reg2[3]~0_combout )

	.dataa(\MUX_D|Mux1~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg2[3]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg2~3 .lut_mask = 16'h00AA;
defparam \RF|reg2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N13
cycloneii_lcell_ff \RF|reg2[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg2[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg2 [6]));

// Location: LCCOMB_X54_Y23_N0
cycloneii_lcell_comb \RF|Read_DataA[6]~8 (
// Equation(s):
// \RF|Read_DataA[6]~8_combout  = (\RF|Read_DataA[6]~7_combout  & ((\RF|reg3 [6]) # ((!\INST_MEM_OUT~combout [7])))) # (!\RF|Read_DataA[6]~7_combout  & (((\INST_MEM_OUT~combout [7] & \RF|reg2 [6]))))

	.dataa(\RF|reg3 [6]),
	.datab(\RF|Read_DataA[6]~7_combout ),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|reg2 [6]),
	.cin(gnd),
	.combout(\RF|Read_DataA[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[6]~8 .lut_mask = 16'hBC8C;
defparam \RF|Read_DataA[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneii_lcell_comb \RF|Read_DataA[6]~9 (
// Equation(s):
// \RF|Read_DataA[6]~9_combout  = (\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[6]~6_combout )) # (!\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[6]~8_combout )))

	.dataa(\RF|Read_DataA[6]~6_combout ),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [8]),
	.datad(\RF|Read_DataA[6]~8_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataA[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[6]~9 .lut_mask = 16'hAFA0;
defparam \RF|Read_DataA[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
cycloneii_lcell_comb \MUX_A|Mux1~1 (
// Equation(s):
// \MUX_A|Mux1~1_combout  = (\MUX_A|Mux1~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[6]~9_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\MUX_A|Mux1~0_combout ),
	.datac(\RF|Read_DataA[6]~9_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux1~1 .lut_mask = 16'hDCCC;
defparam \MUX_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N16
cycloneii_lcell_comb \MUX_B|Mux1~0 (
// Equation(s):
// \MUX_B|Mux1~0_combout  = (\B_SEL~combout [0] & (\INST_MEM_OUT~combout [5])) # (!\B_SEL~combout [0] & ((\Multiplier|Q[6]~1_combout )))

	.dataa(\INST_MEM_OUT~combout [5]),
	.datab(\Multiplier|Q[6]~1_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_B|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux1~0 .lut_mask = 16'hACAC;
defparam \MUX_B|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N2
cycloneii_lcell_comb \ALU|temp~7 (
// Equation(s):
// \ALU|temp~7_combout  = (\MUX_A|Mux1~1_combout ) # ((\MUX_B|Mux1~0_combout  & \B_SEL~combout [1]))

	.dataa(vcc),
	.datab(\MUX_A|Mux1~1_combout ),
	.datac(\MUX_B|Mux1~0_combout ),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~7 .lut_mask = 16'hFCCC;
defparam \ALU|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneii_lcell_comb \ALU|neg_a[5]~10 (
// Equation(s):
// \ALU|neg_a[5]~10_combout  = (\MUX_A|Mux2~1_combout  & ((\ALU|neg_a[4]~9 ) # (GND))) # (!\MUX_A|Mux2~1_combout  & (!\ALU|neg_a[4]~9 ))
// \ALU|neg_a[5]~11  = CARRY((\MUX_A|Mux2~1_combout ) # (!\ALU|neg_a[4]~9 ))

	.dataa(\MUX_A|Mux2~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[4]~9 ),
	.combout(\ALU|neg_a[5]~10_combout ),
	.cout(\ALU|neg_a[5]~11 ));
// synopsys translate_off
defparam \ALU|neg_a[5]~10 .lut_mask = 16'hA5AF;
defparam \ALU|neg_a[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneii_lcell_comb \ALU|neg_a[6]~12 (
// Equation(s):
// \ALU|neg_a[6]~12_combout  = (\MUX_A|Mux1~1_combout  & (!\ALU|neg_a[5]~11  & VCC)) # (!\MUX_A|Mux1~1_combout  & (\ALU|neg_a[5]~11  $ (GND)))
// \ALU|neg_a[6]~13  = CARRY((!\MUX_A|Mux1~1_combout  & !\ALU|neg_a[5]~11 ))

	.dataa(vcc),
	.datab(\MUX_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_a[5]~11 ),
	.combout(\ALU|neg_a[6]~12_combout ),
	.cout(\ALU|neg_a[6]~13 ));
// synopsys translate_off
defparam \ALU|neg_a[6]~12 .lut_mask = 16'h3C03;
defparam \ALU|neg_a[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y23_N15
cycloneii_lcell_ff \REG_PC|Address[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [4]));

// Location: LCCOMB_X57_Y22_N2
cycloneii_lcell_comb \MUX_A|Mux3~0 (
// Equation(s):
// \MUX_A|Mux3~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & ((\REG_A|Q [4]))) # (!\A_SEL~combout [1] & (\REG_PC|Address [4]))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_PC|Address [4]),
	.datad(\REG_A|Q [4]),
	.cin(gnd),
	.combout(\MUX_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux3~0 .lut_mask = 16'hA820;
defparam \MUX_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneii_lcell_comb \RF|Read_DataA[4]~18 (
// Equation(s):
// \RF|Read_DataA[4]~18_combout  = (\RF|Read_DataA[4]~17_combout  & ((\RF|reg3 [4]) # ((!\INST_MEM_OUT~combout [7])))) # (!\RF|Read_DataA[4]~17_combout  & (((\INST_MEM_OUT~combout [7] & \RF|reg2 [4]))))

	.dataa(\RF|Read_DataA[4]~17_combout ),
	.datab(\RF|reg3 [4]),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|reg2 [4]),
	.cin(gnd),
	.combout(\RF|Read_DataA[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[4]~18 .lut_mask = 16'hDA8A;
defparam \RF|Read_DataA[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N26
cycloneii_lcell_comb \RF|Read_DataA[4]~19 (
// Equation(s):
// \RF|Read_DataA[4]~19_combout  = (\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[4]~16_combout )) # (!\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[4]~18_combout )))

	.dataa(\RF|Read_DataA[4]~16_combout ),
	.datab(vcc),
	.datac(\RF|Read_DataA[4]~18_combout ),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[4]~19 .lut_mask = 16'hAAF0;
defparam \RF|Read_DataA[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneii_lcell_comb \MUX_A|Mux3~1 (
// Equation(s):
// \MUX_A|Mux3~1_combout  = (\MUX_A|Mux3~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[4]~19_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\MUX_A|Mux3~0_combout ),
	.datac(\RF|Read_DataA[4]~19_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux3~1 .lut_mask = 16'hDCCC;
defparam \MUX_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneii_lcell_comb \ALU|Mux4~2 (
// Equation(s):
// \ALU|Mux4~2_combout  = (\ALU|Mux4~1_combout  & ((\ALU|carry [2]) # (\MUX_A|Mux4~1_combout ))) # (!\ALU|Mux4~1_combout  & (\ALU|carry [2] & \MUX_A|Mux4~1_combout ))

	.dataa(\ALU|Mux4~1_combout ),
	.datab(\ALU|carry [2]),
	.datac(\MUX_A|Mux4~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~2 .lut_mask = 16'hE8E8;
defparam \ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneii_lcell_comb \ALU|Mux4~0 (
// Equation(s):
// \ALU|Mux4~0_combout  = (\ALU|carry [2] & ((\ALU|neg_a[3]~6_combout ) # ((\MUX_B|Mux4~1_combout  & \B_SEL~combout [1])))) # (!\ALU|carry [2] & (\MUX_B|Mux4~1_combout  & (\B_SEL~combout [1] & \ALU|neg_a[3]~6_combout )))

	.dataa(\MUX_B|Mux4~1_combout ),
	.datab(\ALU|carry [2]),
	.datac(\B_SEL~combout [1]),
	.datad(\ALU|neg_a[3]~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~0 .lut_mask = 16'hEC80;
defparam \ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N8
cycloneii_lcell_comb \ALU|Mux4~3 (
// Equation(s):
// \ALU|Mux4~3_combout  = (\OAP~combout [1] & ((\ALU|Mux4~0_combout ))) # (!\OAP~combout [1] & (\ALU|Mux4~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux4~2_combout ),
	.datac(\OAP~combout [1]),
	.datad(\ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~3 .lut_mask = 16'hFC0C;
defparam \ALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneii_lcell_comb \ALU|carry[3] (
// Equation(s):
// \ALU|carry [3] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [3]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux4~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux4~3_combout ),
	.datac(\ALU|carry [3]),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [3]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[3] .lut_mask = 16'hF0CC;
defparam \ALU|carry[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneii_lcell_comb \MUX_B|Mux3~1 (
// Equation(s):
// \MUX_B|Mux3~1_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & ((\INST_MEM_OUT~combout [4]))) # (!\B_SEL~combout [0] & (\Multiplier|Q[4]~3_combout ))))

	.dataa(\Multiplier|Q[4]~3_combout ),
	.datab(\INST_MEM_OUT~combout [4]),
	.datac(\B_SEL~combout [0]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_B|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux3~1 .lut_mask = 16'hCA00;
defparam \MUX_B|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneii_lcell_comb \ALU|neg_b[4]~8 (
// Equation(s):
// \ALU|neg_b[4]~8_combout  = (\ALU|neg_b[3]~7  & (((!\B_SEL~combout [1]) # (!\MUX_B|Mux3~0_combout )))) # (!\ALU|neg_b[3]~7  & ((((!\B_SEL~combout [1]) # (!\MUX_B|Mux3~0_combout )))))
// \ALU|neg_b[4]~9  = CARRY((!\ALU|neg_b[3]~7  & ((!\B_SEL~combout [1]) # (!\MUX_B|Mux3~0_combout ))))

	.dataa(\MUX_B|Mux3~0_combout ),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|neg_b[3]~7 ),
	.combout(\ALU|neg_b[4]~8_combout ),
	.cout(\ALU|neg_b[4]~9 ));
// synopsys translate_off
defparam \ALU|neg_b[4]~8 .lut_mask = 16'h7807;
defparam \ALU|neg_b[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N26
cycloneii_lcell_comb \ALU|Mux3~1 (
// Equation(s):
// \ALU|Mux3~1_combout  = (\OAP~combout [0] & ((\ALU|neg_b[4]~8_combout ))) # (!\OAP~combout [0] & (\MUX_B|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\MUX_B|Mux3~1_combout ),
	.datac(\OAP~combout [0]),
	.datad(\ALU|neg_b[4]~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~1 .lut_mask = 16'hFC0C;
defparam \ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneii_lcell_comb \ALU|Mux3~2 (
// Equation(s):
// \ALU|Mux3~2_combout  = (\MUX_A|Mux3~1_combout  & ((\ALU|carry [3]) # (\ALU|Mux3~1_combout ))) # (!\MUX_A|Mux3~1_combout  & (\ALU|carry [3] & \ALU|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(\ALU|carry [3]),
	.datad(\ALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~2 .lut_mask = 16'hFCC0;
defparam \ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneii_lcell_comb \ALU|Mux3~3 (
// Equation(s):
// \ALU|Mux3~3_combout  = (\OAP~combout [1] & (\ALU|Mux3~0_combout )) # (!\OAP~combout [1] & ((\ALU|Mux3~2_combout )))

	.dataa(\ALU|Mux3~0_combout ),
	.datab(\ALU|Mux3~2_combout ),
	.datac(\OAP~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~3 .lut_mask = 16'hACAC;
defparam \ALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneii_lcell_comb \ALU|carry[4] (
// Equation(s):
// \ALU|carry [4] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [4]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux3~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux3~3_combout ),
	.datac(\ALU|Mux1~0clkctrl_outclk ),
	.datad(\ALU|carry [4]),
	.cin(gnd),
	.combout(\ALU|carry [4]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[4] .lut_mask = 16'hFC0C;
defparam \ALU|carry[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
cycloneii_lcell_comb \MUX_B|Mux2~0 (
// Equation(s):
// \MUX_B|Mux2~0_combout  = (\B_SEL~combout [0] & (\INST_MEM_OUT~combout [5])) # (!\B_SEL~combout [0] & ((\Multiplier|Q[5]~2_combout )))

	.dataa(\INST_MEM_OUT~combout [5]),
	.datab(vcc),
	.datac(\Multiplier|Q[5]~2_combout ),
	.datad(\B_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_B|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux2~0 .lut_mask = 16'hAAF0;
defparam \MUX_B|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneii_lcell_comb \ALU|Mux2~0 (
// Equation(s):
// \ALU|Mux2~0_combout  = (\ALU|carry [4] & ((\ALU|neg_a[5]~10_combout ) # ((\B_SEL~combout [1] & \MUX_B|Mux2~0_combout )))) # (!\ALU|carry [4] & (\B_SEL~combout [1] & (\ALU|neg_a[5]~10_combout  & \MUX_B|Mux2~0_combout )))

	.dataa(\B_SEL~combout [1]),
	.datab(\ALU|carry [4]),
	.datac(\ALU|neg_a[5]~10_combout ),
	.datad(\MUX_B|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~0 .lut_mask = 16'hE8C0;
defparam \ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
cycloneii_lcell_comb \MUX_A|Mux2~0 (
// Equation(s):
// \MUX_A|Mux2~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & ((\REG_A|Q [5]))) # (!\A_SEL~combout [1] & (\REG_PC|Address [5]))))

	.dataa(\REG_PC|Address [5]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_A|Q [5]),
	.datad(\A_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux2~0 .lut_mask = 16'hE200;
defparam \MUX_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneii_lcell_comb \MUX_A|Mux2~1 (
// Equation(s):
// \MUX_A|Mux2~1_combout  = (\MUX_A|Mux2~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[5]~14_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\MUX_A|Mux2~0_combout ),
	.datac(\RF|Read_DataA[5]~14_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux2~1 .lut_mask = 16'hDCCC;
defparam \MUX_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneii_lcell_comb \ALU|Mux2~2 (
// Equation(s):
// \ALU|Mux2~2_combout  = (\ALU|Mux2~1_combout  & ((\ALU|carry [4]) # (\MUX_A|Mux2~1_combout ))) # (!\ALU|Mux2~1_combout  & (\ALU|carry [4] & \MUX_A|Mux2~1_combout ))

	.dataa(\ALU|Mux2~1_combout ),
	.datab(vcc),
	.datac(\ALU|carry [4]),
	.datad(\MUX_A|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~2 .lut_mask = 16'hFAA0;
defparam \ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneii_lcell_comb \ALU|Mux2~3 (
// Equation(s):
// \ALU|Mux2~3_combout  = (\OAP~combout [1] & (\ALU|Mux2~0_combout )) # (!\OAP~combout [1] & ((\ALU|Mux2~2_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux2~0_combout ),
	.datac(\ALU|Mux2~2_combout ),
	.datad(\OAP~combout [1]),
	.cin(gnd),
	.combout(\ALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~3 .lut_mask = 16'hCCF0;
defparam \ALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneii_lcell_comb \ALU|carry[5] (
// Equation(s):
// \ALU|carry [5] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [5]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux2~3_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux2~3_combout ),
	.datac(\ALU|carry [5]),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [5]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[5] .lut_mask = 16'hF0CC;
defparam \ALU|carry[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N12
cycloneii_lcell_comb \ALU|temp~5 (
// Equation(s):
// \ALU|temp~5_combout  = \ALU|neg_a[6]~12_combout  $ (\ALU|carry [5] $ (((\MUX_B|Mux1~0_combout  & \B_SEL~combout [1]))))

	.dataa(\MUX_B|Mux1~0_combout ),
	.datab(\ALU|neg_a[6]~12_combout ),
	.datac(\ALU|carry [5]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\ALU|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|temp~5 .lut_mask = 16'h963C;
defparam \ALU|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N0
cycloneii_lcell_comb \ALU|Mux9~1 (
// Equation(s):
// \ALU|Mux9~1_combout  = (\OAP~combout [1] & (((\OAP~combout [0]) # (\ALU|temp~5_combout )))) # (!\OAP~combout [1] & (\ALU|temp~6_combout  & (!\OAP~combout [0])))

	.dataa(\ALU|temp~6_combout ),
	.datab(\OAP~combout [1]),
	.datac(\OAP~combout [0]),
	.datad(\ALU|temp~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~1 .lut_mask = 16'hCEC2;
defparam \ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N28
cycloneii_lcell_comb \ALU|Mux9~2 (
// Equation(s):
// \ALU|Mux9~2_combout  = (\OAP~combout [0] & ((\ALU|Mux9~1_combout  & ((\ALU|temp~7_combout ))) # (!\ALU|Mux9~1_combout  & (\ALU|temp~4_combout )))) # (!\OAP~combout [0] & (((\ALU|Mux9~1_combout ))))

	.dataa(\ALU|temp~4_combout ),
	.datab(\ALU|temp~7_combout ),
	.datac(\OAP~combout [0]),
	.datad(\ALU|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~2 .lut_mask = 16'hCFA0;
defparam \ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneii_lcell_comb \ALU|Mux9~3 (
// Equation(s):
// \ALU|Mux9~3_combout  = (\OAP~combout [2] & (\ALU|Mux9~0_combout )) # (!\OAP~combout [2] & ((\ALU|Mux9~2_combout )))

	.dataa(\ALU|Mux9~0_combout ),
	.datab(\ALU|Mux9~2_combout ),
	.datac(\OAP~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~3 .lut_mask = 16'hACAC;
defparam \ALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneii_lcell_comb \MULT_SEL_A|Output[6]~3 (
// Equation(s):
// \MULT_SEL_A|Output[6]~3_combout  = (\MULT_SEL~combout  & ((\Multiplier|Q [6]))) # (!\MULT_SEL~combout  & (\ALU|Mux9~3_combout ))

	.dataa(vcc),
	.datab(\MULT_SEL~combout ),
	.datac(\ALU|Mux9~3_combout ),
	.datad(\Multiplier|Q [6]),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[6]~3 .lut_mask = 16'hFC30;
defparam \MULT_SEL_A|Output[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N2
cycloneii_lcell_comb \REG_A|Q~4 (
// Equation(s):
// \REG_A|Q~4_combout  = (\LDA~combout  & ((\MULT_SEL_A|Output[6]~3_combout ))) # (!\LDA~combout  & (\REG_A|Q~3_combout ))

	.dataa(\LDA~combout ),
	.datab(\REG_A|Q~3_combout ),
	.datac(\MULT_SEL_A|Output[6]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\REG_A|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~4 .lut_mask = 16'hE4E4;
defparam \REG_A|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N3
cycloneii_lcell_ff \REG_A|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [6]));

// Location: LCCOMB_X40_Y33_N12
cycloneii_lcell_comb \MUX_D|Mux1~0 (
// Equation(s):
// \MUX_D|Mux1~0_combout  = (\D_SEL~combout [1] & ((\DATA_MEM_OUT~combout [14]) # ((\D_SEL~combout [0])))) # (!\D_SEL~combout [1] & (((!\D_SEL~combout [0] & \REG_Q|Q [6]))))

	.dataa(\DATA_MEM_OUT~combout [14]),
	.datab(\D_SEL~combout [1]),
	.datac(\D_SEL~combout [0]),
	.datad(\REG_Q|Q [6]),
	.cin(gnd),
	.combout(\MUX_D|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux1~0 .lut_mask = 16'hCBC8;
defparam \MUX_D|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
cycloneii_lcell_comb \MUX_D|Mux1~1 (
// Equation(s):
// \MUX_D|Mux1~1_combout  = (\D_SEL~combout [0] & ((\MUX_D|Mux1~0_combout  & (\DATA_MEM_OUT~combout [6])) # (!\MUX_D|Mux1~0_combout  & ((\REG_A|Q [6]))))) # (!\D_SEL~combout [0] & (((\MUX_D|Mux1~0_combout ))))

	.dataa(\D_SEL~combout [0]),
	.datab(\DATA_MEM_OUT~combout [6]),
	.datac(\REG_A|Q [6]),
	.datad(\MUX_D|Mux1~0_combout ),
	.cin(gnd),
	.combout(\MUX_D|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux1~1 .lut_mask = 16'hDDA0;
defparam \MUX_D|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
cycloneii_lcell_comb \RF|reg1~3 (
// Equation(s):
// \RF|reg1~3_combout  = (!\RF|reg1[0]~0_combout  & \MUX_D|Mux1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RF|reg1[0]~0_combout ),
	.datad(\MUX_D|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RF|reg1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg1~3 .lut_mask = 16'h0F00;
defparam \RF|reg1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y23_N23
cycloneii_lcell_ff \RF|reg1[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg1[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg1 [6]));

// Location: LCCOMB_X51_Y23_N10
cycloneii_lcell_comb \RF|Read_DataB[6]~5 (
// Equation(s):
// \RF|Read_DataB[6]~5_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & (((\MUX_TYPE_SEL|Output[1]~1_combout ) # (\RF|reg1 [6])))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (\RF|reg0 [6] & (!\MUX_TYPE_SEL|Output[1]~1_combout )))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg0 [6]),
	.datac(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datad(\RF|reg1 [6]),
	.cin(gnd),
	.combout(\RF|Read_DataB[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[6]~5 .lut_mask = 16'hAEA4;
defparam \RF|Read_DataB[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
cycloneii_lcell_comb \RF|Read_DataB[6]~6 (
// Equation(s):
// \RF|Read_DataB[6]~6_combout  = (\MUX_TYPE_SEL|Output[1]~1_combout  & ((\RF|Read_DataB[6]~5_combout  & (\RF|reg3 [6])) # (!\RF|Read_DataB[6]~5_combout  & ((\RF|reg2 [6]))))) # (!\MUX_TYPE_SEL|Output[1]~1_combout  & (((\RF|Read_DataB[6]~5_combout ))))

	.dataa(\RF|reg3 [6]),
	.datab(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.datac(\RF|Read_DataB[6]~5_combout ),
	.datad(\RF|reg2 [6]),
	.cin(gnd),
	.combout(\RF|Read_DataB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[6]~6 .lut_mask = 16'hBCB0;
defparam \RF|Read_DataB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
cycloneii_lcell_comb \Multiplier|Q[6]~1 (
// Equation(s):
// \Multiplier|Q[6]~1_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[6]~8_combout )) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[6]~6_combout )))

	.dataa(\RF|Read_DataB[6]~8_combout ),
	.datab(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.datac(vcc),
	.datad(\RF|Read_DataB[6]~6_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[6]~1 .lut_mask = 16'hBB88;
defparam \Multiplier|Q[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \Multiplier|Adder|Add0~14 (
// Equation(s):
// \Multiplier|Adder|Add0~14_combout  = (\Multiplier|M [0] & (\Multiplier|A [0] $ (VCC))) # (!\Multiplier|M [0] & (\Multiplier|A [0] & VCC))
// \Multiplier|Adder|Add0~15  = CARRY((\Multiplier|M [0] & \Multiplier|A [0]))

	.dataa(\Multiplier|M [0]),
	.datab(\Multiplier|A [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~14_combout ),
	.cout(\Multiplier|Adder|Add0~15 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~14 .lut_mask = 16'h6688;
defparam \Multiplier|Adder|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneii_lcell_comb \Multiplier|Adder|Add0~37 (
// Equation(s):
// \Multiplier|Adder|Add0~37_combout  = (\Multiplier|Q_1~regout  & (((\Multiplier|Adder|Add0~14_combout )))) # (!\Multiplier|Q_1~regout  & ((\Multiplier|Q [0] & (\Multiplier|Subtractor|Add0~0_combout )) # (!\Multiplier|Q [0] & 
// ((\Multiplier|Adder|Add0~14_combout )))))

	.dataa(\Multiplier|Subtractor|Add0~0_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~14_combout ),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~37 .lut_mask = 16'hE2F0;
defparam \Multiplier|Adder|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneii_lcell_comb \Multiplier|WideNor0~0 (
// Equation(s):
// \Multiplier|WideNor0~0_combout  = \Multiplier|Q_1~regout  $ (\Multiplier|Q [0])

	.dataa(\Multiplier|Q_1~regout ),
	.datab(vcc),
	.datac(\Multiplier|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Multiplier|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|WideNor0~0 .lut_mask = 16'h5A5A;
defparam \Multiplier|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneii_lcell_comb \Multiplier|Q[7]~0 (
// Equation(s):
// \Multiplier|Q[7]~0_combout  = (\Multiplier|WideNor0~0_combout  & ((\Multiplier|Adder|Add0~37_combout ))) # (!\Multiplier|WideNor0~0_combout  & (\Multiplier|A [0]))

	.dataa(\Multiplier|A [0]),
	.datab(\Multiplier|Adder|Add0~37_combout ),
	.datac(vcc),
	.datad(\Multiplier|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[7]~0 .lut_mask = 16'hCCAA;
defparam \Multiplier|Q[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N25
cycloneii_lcell_ff \Multiplier|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[7]~0_combout ),
	.sdata(\RF|Read_DataB[7]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [7]));

// Location: LCFF_X54_Y23_N9
cycloneii_lcell_ff \Multiplier|Q[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[6]~1_combout ),
	.sdata(\Multiplier|Q [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [6]));

// Location: LCFF_X54_Y23_N25
cycloneii_lcell_ff \Multiplier|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[5]~2_combout ),
	.sdata(\Multiplier|Q [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [5]));

// Location: LCCOMB_X63_Y22_N2
cycloneii_lcell_comb \MULT_SEL_A|Output[5]~5 (
// Equation(s):
// \MULT_SEL_A|Output[5]~5_combout  = (\MULT_SEL~combout  & \Multiplier|Q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MULT_SEL~combout ),
	.datad(\Multiplier|Q [5]),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[5]~5 .lut_mask = 16'hF000;
defparam \MULT_SEL_A|Output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneii_lcell_comb \REG_A|Q~6 (
// Equation(s):
// \REG_A|Q~6_combout  = (\SL~combout  & (((\REG_A|Q [4])))) # (!\SL~combout  & ((\SR~combout  & (\REG_A|Q [6])) # (!\SR~combout  & ((\REG_A|Q [4])))))

	.dataa(\REG_A|Q [6]),
	.datab(\SL~combout ),
	.datac(\SR~combout ),
	.datad(\REG_A|Q [4]),
	.cin(gnd),
	.combout(\REG_A|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~6 .lut_mask = 16'hEF20;
defparam \REG_A|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneii_lcell_comb \REG_A|Q~7 (
// Equation(s):
// \REG_A|Q~7_combout  = (\LDA~combout  & ((\MULT_SEL_A|Output[5]~4_combout ) # ((\MULT_SEL_A|Output[5]~5_combout )))) # (!\LDA~combout  & (((\REG_A|Q~6_combout ))))

	.dataa(\MULT_SEL_A|Output[5]~4_combout ),
	.datab(\MULT_SEL_A|Output[5]~5_combout ),
	.datac(\LDA~combout ),
	.datad(\REG_A|Q~6_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~7 .lut_mask = 16'hEFE0;
defparam \REG_A|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y22_N9
cycloneii_lcell_ff \REG_A|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_A|Q[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [5]));

// Location: LCCOMB_X38_Y32_N10
cycloneii_lcell_comb \MUX_D|Mux2~0 (
// Equation(s):
// \MUX_D|Mux2~0_combout  = (\D_SEL~combout [0] & (((\D_SEL~combout [1]) # (\REG_A|Q [5])))) # (!\D_SEL~combout [0] & (\REG_Q|Q [5] & (!\D_SEL~combout [1])))

	.dataa(\REG_Q|Q [5]),
	.datab(\D_SEL~combout [0]),
	.datac(\D_SEL~combout [1]),
	.datad(\REG_A|Q [5]),
	.cin(gnd),
	.combout(\MUX_D|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux2~0 .lut_mask = 16'hCEC2;
defparam \MUX_D|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneii_lcell_comb \MUX_D|Mux2~1 (
// Equation(s):
// \MUX_D|Mux2~1_combout  = (\D_SEL~combout [1] & ((\MUX_D|Mux2~0_combout  & (\DATA_MEM_OUT~combout [5])) # (!\MUX_D|Mux2~0_combout  & ((\DATA_MEM_OUT~combout [13]))))) # (!\D_SEL~combout [1] & (((\MUX_D|Mux2~0_combout ))))

	.dataa(\DATA_MEM_OUT~combout [5]),
	.datab(\D_SEL~combout [1]),
	.datac(\DATA_MEM_OUT~combout [13]),
	.datad(\MUX_D|Mux2~0_combout ),
	.cin(gnd),
	.combout(\MUX_D|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux2~1 .lut_mask = 16'hBBC0;
defparam \MUX_D|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N30
cycloneii_lcell_comb \RF|reg5~4 (
// Equation(s):
// \RF|reg5~4_combout  = (!\RF|reg5[2]~0_combout  & \MUX_D|Mux2~1_combout )

	.dataa(\RF|reg5[2]~0_combout ),
	.datab(vcc),
	.datac(\MUX_D|Mux2~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~4 .lut_mask = 16'h5050;
defparam \RF|reg5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N31
cycloneii_lcell_ff \RF|reg5[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [5]));

// Location: LCCOMB_X52_Y24_N20
cycloneii_lcell_comb \RF|reg7~4 (
// Equation(s):
// \RF|reg7~4_combout  = (\MUX_D|Mux2~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(\MUX_D|Mux2~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~4 .lut_mask = 16'h00AA;
defparam \RF|reg7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N21
cycloneii_lcell_ff \RF|reg7[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [5]));

// Location: LCCOMB_X52_Y22_N18
cycloneii_lcell_comb \RF|Read_DataA[5]~11 (
// Equation(s):
// \RF|Read_DataA[5]~11_combout  = (\RF|Read_DataA[5]~10_combout  & (((\RF|reg7 [5]) # (!\INST_MEM_OUT~combout [6])))) # (!\RF|Read_DataA[5]~10_combout  & (\RF|reg5 [5] & (\INST_MEM_OUT~combout [6])))

	.dataa(\RF|Read_DataA[5]~10_combout ),
	.datab(\RF|reg5 [5]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg7 [5]),
	.cin(gnd),
	.combout(\RF|Read_DataA[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[5]~11 .lut_mask = 16'hEA4A;
defparam \RF|Read_DataA[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneii_lcell_comb \RF|Read_DataA[5]~12 (
// Equation(s):
// \RF|Read_DataA[5]~12_combout  = (\INST_MEM_OUT~combout [7] & (((\INST_MEM_OUT~combout [6])))) # (!\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6] & (\RF|reg1 [5])) # (!\INST_MEM_OUT~combout [6] & ((\RF|reg0 [5])))))

	.dataa(\RF|reg1 [5]),
	.datab(\INST_MEM_OUT~combout [7]),
	.datac(\RF|reg0 [5]),
	.datad(\INST_MEM_OUT~combout [6]),
	.cin(gnd),
	.combout(\RF|Read_DataA[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[5]~12 .lut_mask = 16'hEE30;
defparam \RF|Read_DataA[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneii_lcell_comb \RF|Read_DataA[5]~13 (
// Equation(s):
// \RF|Read_DataA[5]~13_combout  = (\INST_MEM_OUT~combout [7] & ((\RF|Read_DataA[5]~12_combout  & ((\RF|reg3 [5]))) # (!\RF|Read_DataA[5]~12_combout  & (\RF|reg2 [5])))) # (!\INST_MEM_OUT~combout [7] & (((\RF|Read_DataA[5]~12_combout ))))

	.dataa(\RF|reg2 [5]),
	.datab(\RF|reg3 [5]),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\RF|Read_DataA[5]~12_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataA[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[5]~13 .lut_mask = 16'hCFA0;
defparam \RF|Read_DataA[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
cycloneii_lcell_comb \RF|Read_DataA[5]~14 (
// Equation(s):
// \RF|Read_DataA[5]~14_combout  = (\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[5]~11_combout )) # (!\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[5]~13_combout )))

	.dataa(vcc),
	.datab(\RF|Read_DataA[5]~11_combout ),
	.datac(\RF|Read_DataA[5]~13_combout ),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[5]~14 .lut_mask = 16'hCCF0;
defparam \RF|Read_DataA[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y22_N21
cycloneii_lcell_ff \Multiplier|M[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[5]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [5]));

// Location: LCFF_X56_Y22_N21
cycloneii_lcell_ff \Multiplier|M[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[2]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [2]));

// Location: LCFF_X52_Y22_N9
cycloneii_lcell_ff \Multiplier|M[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [1]));

// Location: LCCOMB_X36_Y15_N6
cycloneii_lcell_comb \Multiplier|Adder|Add0~20 (
// Equation(s):
// \Multiplier|Adder|Add0~20_combout  = (\Multiplier|M [3] & ((\Multiplier|A [3] & (\Multiplier|Adder|Add0~19  & VCC)) # (!\Multiplier|A [3] & (!\Multiplier|Adder|Add0~19 )))) # (!\Multiplier|M [3] & ((\Multiplier|A [3] & (!\Multiplier|Adder|Add0~19 )) # 
// (!\Multiplier|A [3] & ((\Multiplier|Adder|Add0~19 ) # (GND)))))
// \Multiplier|Adder|Add0~21  = CARRY((\Multiplier|M [3] & (!\Multiplier|A [3] & !\Multiplier|Adder|Add0~19 )) # (!\Multiplier|M [3] & ((!\Multiplier|Adder|Add0~19 ) # (!\Multiplier|A [3]))))

	.dataa(\Multiplier|M [3]),
	.datab(\Multiplier|A [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~19 ),
	.combout(\Multiplier|Adder|Add0~20_combout ),
	.cout(\Multiplier|Adder|Add0~21 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~20 .lut_mask = 16'h9617;
defparam \Multiplier|Adder|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \Multiplier|Adder|Add0~24 (
// Equation(s):
// \Multiplier|Adder|Add0~24_combout  = (\Multiplier|A [5] & ((\Multiplier|M [5] & (\Multiplier|Adder|Add0~23  & VCC)) # (!\Multiplier|M [5] & (!\Multiplier|Adder|Add0~23 )))) # (!\Multiplier|A [5] & ((\Multiplier|M [5] & (!\Multiplier|Adder|Add0~23 )) # 
// (!\Multiplier|M [5] & ((\Multiplier|Adder|Add0~23 ) # (GND)))))
// \Multiplier|Adder|Add0~25  = CARRY((\Multiplier|A [5] & (!\Multiplier|M [5] & !\Multiplier|Adder|Add0~23 )) # (!\Multiplier|A [5] & ((!\Multiplier|Adder|Add0~23 ) # (!\Multiplier|M [5]))))

	.dataa(\Multiplier|A [5]),
	.datab(\Multiplier|M [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Adder|Add0~23 ),
	.combout(\Multiplier|Adder|Add0~24_combout ),
	.cout(\Multiplier|Adder|Add0~25 ));
// synopsys translate_off
defparam \Multiplier|Adder|Add0~24 .lut_mask = 16'h9617;
defparam \Multiplier|Adder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneii_lcell_comb \Multiplier|Adder|Add0~32 (
// Equation(s):
// \Multiplier|Adder|Add0~32_combout  = (\Multiplier|Q_1~regout  & (((\Multiplier|Adder|Add0~24_combout  & !\Multiplier|Q [0])))) # (!\Multiplier|Q_1~regout  & (\Multiplier|Subtractor|Add0~10_combout  & ((\Multiplier|Q [0]))))

	.dataa(\Multiplier|Subtractor|Add0~10_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~24_combout ),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~32 .lut_mask = 16'h22C0;
defparam \Multiplier|Adder|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y23_N21
cycloneii_lcell_ff \Multiplier|M[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|Read_DataA[6]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT_EN~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|M [6]));

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \Multiplier|Subtractor|Add0~6 (
// Equation(s):
// \Multiplier|Subtractor|Add0~6_combout  = (\Multiplier|M [3] & ((\Multiplier|A [3] & (!\Multiplier|Subtractor|Add0~5 )) # (!\Multiplier|A [3] & ((\Multiplier|Subtractor|Add0~5 ) # (GND))))) # (!\Multiplier|M [3] & ((\Multiplier|A [3] & 
// (\Multiplier|Subtractor|Add0~5  & VCC)) # (!\Multiplier|A [3] & (!\Multiplier|Subtractor|Add0~5 ))))
// \Multiplier|Subtractor|Add0~7  = CARRY((\Multiplier|M [3] & ((!\Multiplier|Subtractor|Add0~5 ) # (!\Multiplier|A [3]))) # (!\Multiplier|M [3] & (!\Multiplier|A [3] & !\Multiplier|Subtractor|Add0~5 )))

	.dataa(\Multiplier|M [3]),
	.datab(\Multiplier|A [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Multiplier|Subtractor|Add0~5 ),
	.combout(\Multiplier|Subtractor|Add0~6_combout ),
	.cout(\Multiplier|Subtractor|Add0~7 ));
// synopsys translate_off
defparam \Multiplier|Subtractor|Add0~6 .lut_mask = 16'h692B;
defparam \Multiplier|Subtractor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneii_lcell_comb \Multiplier|Adder|Add0~31 (
// Equation(s):
// \Multiplier|Adder|Add0~31_combout  = (\Multiplier|Q [0] & (!\Multiplier|Q_1~regout  & ((\Multiplier|Subtractor|Add0~12_combout )))) # (!\Multiplier|Q [0] & (\Multiplier|Q_1~regout  & (\Multiplier|Adder|Add0~26_combout )))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~26_combout ),
	.datad(\Multiplier|Subtractor|Add0~12_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~31 .lut_mask = 16'h6240;
defparam \Multiplier|Adder|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneii_lcell_comb \Multiplier|Adder|Add0~39 (
// Equation(s):
// \Multiplier|Adder|Add0~39_combout  = (\Multiplier|Adder|Add0~31_combout ) # ((\Multiplier|A [6] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|A [6]),
	.datad(\Multiplier|Adder|Add0~31_combout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~39 .lut_mask = 16'hFF90;
defparam \Multiplier|Adder|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N3
cycloneii_lcell_ff \Multiplier|A[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [5]));

// Location: LCCOMB_X35_Y15_N28
cycloneii_lcell_comb \Multiplier|Adder|Add0~40 (
// Equation(s):
// \Multiplier|Adder|Add0~40_combout  = (\Multiplier|Adder|Add0~32_combout ) # ((\Multiplier|A [5] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|Adder|Add0~32_combout ),
	.datad(\Multiplier|A [5]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~40 .lut_mask = 16'hF9F0;
defparam \Multiplier|Adder|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N29
cycloneii_lcell_ff \Multiplier|A[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [4]));

// Location: LCCOMB_X35_Y15_N14
cycloneii_lcell_comb \Multiplier|Adder|Add0~41 (
// Equation(s):
// \Multiplier|Adder|Add0~41_combout  = (\Multiplier|Adder|Add0~33_combout ) # ((\Multiplier|A [4] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|Adder|Add0~33_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|A [4]),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~41 .lut_mask = 16'hEABA;
defparam \Multiplier|Adder|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N15
cycloneii_lcell_ff \Multiplier|A[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [3]));

// Location: LCCOMB_X35_Y15_N24
cycloneii_lcell_comb \Multiplier|Adder|Add0~34 (
// Equation(s):
// \Multiplier|Adder|Add0~34_combout  = (\Multiplier|Q [0] & (\Multiplier|Subtractor|Add0~6_combout  & ((!\Multiplier|Q_1~regout )))) # (!\Multiplier|Q [0] & (((\Multiplier|Adder|Add0~20_combout  & \Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|Subtractor|Add0~6_combout ),
	.datac(\Multiplier|Adder|Add0~20_combout ),
	.datad(\Multiplier|Q_1~regout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~34 .lut_mask = 16'h5088;
defparam \Multiplier|Adder|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneii_lcell_comb \Multiplier|Adder|Add0~42 (
// Equation(s):
// \Multiplier|Adder|Add0~42_combout  = (\Multiplier|Adder|Add0~34_combout ) # ((\Multiplier|A [3] & (\Multiplier|Q [0] $ (!\Multiplier|Q_1~regout ))))

	.dataa(\Multiplier|Q [0]),
	.datab(\Multiplier|A [3]),
	.datac(\Multiplier|Adder|Add0~34_combout ),
	.datad(\Multiplier|Q_1~regout ),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~42 .lut_mask = 16'hF8F4;
defparam \Multiplier|Adder|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N1
cycloneii_lcell_ff \Multiplier|A[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [2]));

// Location: LCCOMB_X35_Y15_N18
cycloneii_lcell_comb \Multiplier|Adder|Add0~43 (
// Equation(s):
// \Multiplier|Adder|Add0~43_combout  = (\Multiplier|Adder|Add0~35_combout ) # ((\Multiplier|A [2] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|Adder|Add0~35_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|A [2]),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~43 .lut_mask = 16'hEABA;
defparam \Multiplier|Adder|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N19
cycloneii_lcell_ff \Multiplier|A[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [1]));

// Location: LCCOMB_X41_Y16_N28
cycloneii_lcell_comb \REG_Q|Q~15 (
// Equation(s):
// \REG_Q|Q~15_combout  = (\REG_Q|Q~14_combout  & (((\Multiplier|A [1]) # (!\REG_Q|Q[3]~0_combout )))) # (!\REG_Q|Q~14_combout  & (\REG_Q|Q [2] & (\REG_Q|Q[3]~0_combout )))

	.dataa(\REG_Q|Q [2]),
	.datab(\REG_Q|Q~14_combout ),
	.datac(\REG_Q|Q[3]~0_combout ),
	.datad(\Multiplier|A [1]),
	.cin(gnd),
	.combout(\REG_Q|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~15 .lut_mask = 16'hEC2C;
defparam \REG_Q|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N29
cycloneii_lcell_ff \REG_Q|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [1]));

// Location: LCCOMB_X41_Y19_N16
cycloneii_lcell_comb \MUX_D|Mux6~0 (
// Equation(s):
// \MUX_D|Mux6~0_combout  = (\D_SEL~combout [0] & (((\REG_A|Q [1]) # (\D_SEL~combout [1])))) # (!\D_SEL~combout [0] & (\REG_Q|Q [1] & ((!\D_SEL~combout [1]))))

	.dataa(\D_SEL~combout [0]),
	.datab(\REG_Q|Q [1]),
	.datac(\REG_A|Q [1]),
	.datad(\D_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_D|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux6~0 .lut_mask = 16'hAAE4;
defparam \MUX_D|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \MUX_D|Mux6~1 (
// Equation(s):
// \MUX_D|Mux6~1_combout  = (\MUX_D|Mux6~0_combout  & (((\DATA_MEM_OUT~combout [1]) # (!\D_SEL~combout [1])))) # (!\MUX_D|Mux6~0_combout  & (\DATA_MEM_OUT~combout [9] & ((\D_SEL~combout [1]))))

	.dataa(\DATA_MEM_OUT~combout [9]),
	.datab(\DATA_MEM_OUT~combout [1]),
	.datac(\MUX_D|Mux6~0_combout ),
	.datad(\D_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_D|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_D|Mux6~1 .lut_mask = 16'hCAF0;
defparam \MUX_D|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneii_lcell_comb \RF|reg0~8 (
// Equation(s):
// \RF|reg0~8_combout  = (\MUX_D|Mux6~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux6~1_combout ),
	.datad(\RF|reg0[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~8 .lut_mask = 16'h00F0;
defparam \RF|reg0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N21
cycloneii_lcell_ff \RF|reg0[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [1]));

// Location: LCCOMB_X52_Y22_N14
cycloneii_lcell_comb \RF|Read_DataB[1]~25 (
// Equation(s):
// \RF|Read_DataB[1]~25_combout  = (\MUX_TYPE_SEL|Output[0]~0_combout  & ((\RF|reg1 [1]) # ((\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\MUX_TYPE_SEL|Output[0]~0_combout  & (((\RF|reg0 [1] & !\MUX_TYPE_SEL|Output[1]~1_combout ))))

	.dataa(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.datab(\RF|reg1 [1]),
	.datac(\RF|reg0 [1]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[1]~25 .lut_mask = 16'hAAD8;
defparam \RF|Read_DataB[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N0
cycloneii_lcell_comb \RF|Read_DataB[1]~26 (
// Equation(s):
// \RF|Read_DataB[1]~26_combout  = (\RF|Read_DataB[1]~25_combout  & (((\RF|reg3 [1]) # (!\MUX_TYPE_SEL|Output[1]~1_combout )))) # (!\RF|Read_DataB[1]~25_combout  & (\RF|reg2 [1] & ((\MUX_TYPE_SEL|Output[1]~1_combout ))))

	.dataa(\RF|reg2 [1]),
	.datab(\RF|Read_DataB[1]~25_combout ),
	.datac(\RF|reg3 [1]),
	.datad(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\RF|Read_DataB[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataB[1]~26 .lut_mask = 16'hE2CC;
defparam \RF|Read_DataB[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneii_lcell_comb \Multiplier|Q[1]~6 (
// Equation(s):
// \Multiplier|Q[1]~6_combout  = (\MUX_TYPE_SEL|Output[2]~2_combout  & (\RF|Read_DataB[1]~28_combout )) # (!\MUX_TYPE_SEL|Output[2]~2_combout  & ((\RF|Read_DataB[1]~26_combout )))

	.dataa(\RF|Read_DataB[1]~28_combout ),
	.datab(\RF|Read_DataB[1]~26_combout ),
	.datac(vcc),
	.datad(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\Multiplier|Q[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q[1]~6 .lut_mask = 16'hAACC;
defparam \Multiplier|Q[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N5
cycloneii_lcell_ff \Multiplier|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[1]~6_combout ),
	.sdata(\Multiplier|Q [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [1]));

// Location: LCFF_X58_Y23_N3
cycloneii_lcell_ff \Multiplier|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q[0]~7_combout ),
	.sdata(\Multiplier|Q [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\MULT_EN~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q [0]));

// Location: LCCOMB_X35_Y15_N30
cycloneii_lcell_comb \Multiplier|Q_1~0 (
// Equation(s):
// \Multiplier|Q_1~0_combout  = (!\MULT_EN~combout  & \Multiplier|Q [0])

	.dataa(vcc),
	.datab(\MULT_EN~combout ),
	.datac(vcc),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Q_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Q_1~0 .lut_mask = 16'h3300;
defparam \Multiplier|Q_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N31
cycloneii_lcell_ff \Multiplier|Q_1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Q_1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|Q_1~regout ));

// Location: LCCOMB_X35_Y15_N4
cycloneii_lcell_comb \Multiplier|Adder|Add0~44 (
// Equation(s):
// \Multiplier|Adder|Add0~44_combout  = (\Multiplier|Adder|Add0~36_combout ) # ((\Multiplier|A [1] & (\Multiplier|Q_1~regout  $ (!\Multiplier|Q [0]))))

	.dataa(\Multiplier|Adder|Add0~36_combout ),
	.datab(\Multiplier|Q_1~regout ),
	.datac(\Multiplier|A [1]),
	.datad(\Multiplier|Q [0]),
	.cin(gnd),
	.combout(\Multiplier|Adder|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Multiplier|Adder|Add0~44 .lut_mask = 16'hEABA;
defparam \Multiplier|Adder|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N5
cycloneii_lcell_ff \Multiplier|A[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Multiplier|Adder|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\MULT_EN~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Multiplier|A [0]));

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \REG_Q|Q~17 (
// Equation(s):
// \REG_Q|Q~17_combout  = (\REG_Q|Q~16_combout  & (((\Multiplier|A [0])) # (!\LDQ~combout ))) # (!\REG_Q|Q~16_combout  & (\LDQ~combout  & ((\Multiplier|Q[0]~7_combout ))))

	.dataa(\REG_Q|Q~16_combout ),
	.datab(\LDQ~combout ),
	.datac(\Multiplier|A [0]),
	.datad(\Multiplier|Q[0]~7_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~17 .lut_mask = 16'hE6A2;
defparam \REG_Q|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N19
cycloneii_lcell_ff \REG_Q|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [0]));

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \REG_Qm1|Q~0 (
// Equation(s):
// \REG_Qm1|Q~0_combout  = (\LDQ~combout  & ((\REG_Q|Q [0]))) # (!\LDQ~combout  & (\REG_Qm1|Q~regout ))

	.dataa(vcc),
	.datab(\LDQ~combout ),
	.datac(\REG_Qm1|Q~regout ),
	.datad(\REG_Q|Q [0]),
	.cin(gnd),
	.combout(\REG_Qm1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Qm1|Q~0 .lut_mask = 16'hFC30;
defparam \REG_Qm1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N9
cycloneii_lcell_ff \REG_Qm1|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Qm1|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Qm1|Q~regout ));

// Location: LCCOMB_X54_Y22_N6
cycloneii_lcell_comb \MUX_B|Mux0~1 (
// Equation(s):
// \MUX_B|Mux0~1_combout  = (\B_SEL~combout [0] & (\INST_MEM_OUT~combout [5])) # (!\B_SEL~combout [0] & ((\RF|Read_DataB[7]~4_combout )))

	.dataa(\INST_MEM_OUT~combout [5]),
	.datab(\RF|Read_DataB[7]~4_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX_B|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux0~1 .lut_mask = 16'hACAC;
defparam \MUX_B|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N20
cycloneii_lcell_comb \ALU|carry[6] (
// Equation(s):
// \ALU|carry [6] = (GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & ((\ALU|carry [6]))) # (!GLOBAL(\ALU|Mux1~0clkctrl_outclk ) & (\ALU|Mux0~3_combout ))

	.dataa(\ALU|Mux0~3_combout ),
	.datab(vcc),
	.datac(\ALU|carry [6]),
	.datad(\ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|carry [6]),
	.cout());
// synopsys translate_off
defparam \ALU|carry[6] .lut_mask = 16'hF0AA;
defparam \ALU|carry[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N2
cycloneii_lcell_comb \ALU|Mux8~1 (
// Equation(s):
// \ALU|Mux8~1_combout  = (\B_SEL~combout [1] & (\MUX_B|Mux0~1_combout  $ (((!\ALU|carry [6] & !\OAP~combout [0]))))) # (!\B_SEL~combout [1] & (((!\ALU|carry [6] & !\OAP~combout [0]))))

	.dataa(\B_SEL~combout [1]),
	.datab(\MUX_B|Mux0~1_combout ),
	.datac(\ALU|carry [6]),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~1 .lut_mask = 16'h8887;
defparam \ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneii_lcell_comb \ALU|Mux8~2 (
// Equation(s):
// \ALU|Mux8~2_combout  = (\MUX_A|Mux0~1_combout  & ((\ALU|Mux8~1_combout ) # ((\OAP~combout [0])))) # (!\MUX_A|Mux0~1_combout  & ((\ALU|Mux8~1_combout  & ((\OAP~combout [1]) # (\OAP~combout [0]))) # (!\ALU|Mux8~1_combout  & (!\OAP~combout [1]))))

	.dataa(\MUX_A|Mux0~1_combout ),
	.datab(\ALU|Mux8~1_combout ),
	.datac(\OAP~combout [1]),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~2 .lut_mask = 16'hEFC9;
defparam \ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneii_lcell_comb \ALU|neg_b[7]~14 (
// Equation(s):
// \ALU|neg_b[7]~14_combout  = \ALU|neg_b[6]~13  $ (((!\MUX_B|Mux0~1_combout ) # (!\B_SEL~combout [1])))

	.dataa(vcc),
	.datab(\B_SEL~combout [1]),
	.datac(vcc),
	.datad(\MUX_B|Mux0~1_combout ),
	.cin(\ALU|neg_b[6]~13 ),
	.combout(\ALU|neg_b[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|neg_b[7]~14 .lut_mask = 16'hC30F;
defparam \ALU|neg_b[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneii_lcell_comb \ALU|Mux8~4 (
// Equation(s):
// \ALU|Mux8~4_combout  = (\OAP~combout [1] & (((\OAP~combout [0])))) # (!\OAP~combout [1] & ((\ALU|Mux8~3_combout  $ (!\ALU|neg_b[7]~14_combout )) # (!\OAP~combout [0])))

	.dataa(\ALU|Mux8~3_combout ),
	.datab(\ALU|neg_b[7]~14_combout ),
	.datac(\OAP~combout [1]),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~4 .lut_mask = 16'hF90F;
defparam \ALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
cycloneii_lcell_comb \RF|Read_DataA[7]~2 (
// Equation(s):
// \RF|Read_DataA[7]~2_combout  = (\INST_MEM_OUT~combout [7] & (((\INST_MEM_OUT~combout [6])))) # (!\INST_MEM_OUT~combout [7] & ((\INST_MEM_OUT~combout [6] & ((\RF|reg1 [7]))) # (!\INST_MEM_OUT~combout [6] & (\RF|reg0 [7]))))

	.dataa(\INST_MEM_OUT~combout [7]),
	.datab(\RF|reg0 [7]),
	.datac(\INST_MEM_OUT~combout [6]),
	.datad(\RF|reg1 [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[7]~2 .lut_mask = 16'hF4A4;
defparam \RF|Read_DataA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneii_lcell_comb \RF|reg3~1 (
// Equation(s):
// \RF|reg3~1_combout  = (\MUX_D|Mux0~1_combout  & !\RF|reg3[5]~0_combout )

	.dataa(\MUX_D|Mux0~1_combout ),
	.datab(vcc),
	.datac(\RF|reg3[5]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg3~1 .lut_mask = 16'h0A0A;
defparam \RF|reg3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N19
cycloneii_lcell_ff \RF|reg3[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg3[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg3 [7]));

// Location: LCCOMB_X54_Y22_N28
cycloneii_lcell_comb \RF|Read_DataA[7]~3 (
// Equation(s):
// \RF|Read_DataA[7]~3_combout  = (\INST_MEM_OUT~combout [7] & ((\RF|Read_DataA[7]~2_combout  & ((\RF|reg3 [7]))) # (!\RF|Read_DataA[7]~2_combout  & (\RF|reg2 [7])))) # (!\INST_MEM_OUT~combout [7] & (\RF|Read_DataA[7]~2_combout ))

	.dataa(\INST_MEM_OUT~combout [7]),
	.datab(\RF|Read_DataA[7]~2_combout ),
	.datac(\RF|reg2 [7]),
	.datad(\RF|reg3 [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[7]~3 .lut_mask = 16'hEC64;
defparam \RF|Read_DataA[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
cycloneii_lcell_comb \RF|Read_DataA[7]~4 (
// Equation(s):
// \RF|Read_DataA[7]~4_combout  = (\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[7]~1_combout )) # (!\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[7]~3_combout )))

	.dataa(\RF|Read_DataA[7]~1_combout ),
	.datab(\RF|Read_DataA[7]~3_combout ),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[7]~4 .lut_mask = 16'hAACC;
defparam \RF|Read_DataA[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneii_lcell_comb \MUX_PC|Mux2~0 (
// Equation(s):
// \MUX_PC|Mux2~0_combout  = (\PC_MUX_SEL~combout [1] & (\REG_A|Q [7] & ((!\PC_MUX_SEL~combout [0])))) # (!\PC_MUX_SEL~combout [1] & (((\INST_MEM_OUT~combout [7] & \PC_MUX_SEL~combout [0]))))

	.dataa(\REG_A|Q [7]),
	.datab(\INST_MEM_OUT~combout [7]),
	.datac(\PC_MUX_SEL~combout [1]),
	.datad(\PC_MUX_SEL~combout [0]),
	.cin(gnd),
	.combout(\MUX_PC|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux2~0 .lut_mask = 16'h0CA0;
defparam \MUX_PC|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneii_lcell_comb \MUX_PC|Mux2~1 (
// Equation(s):
// \MUX_PC|Mux2~1_combout  = (\MUX_PC|Mux2~0_combout ) # ((\REG_PC|Address [7] & (\PC_MUX_SEL~combout [1] $ (!\PC_MUX_SEL~combout [0]))))

	.dataa(\REG_PC|Address [7]),
	.datab(\PC_MUX_SEL~combout [1]),
	.datac(\PC_MUX_SEL~combout [0]),
	.datad(\MUX_PC|Mux2~0_combout ),
	.cin(gnd),
	.combout(\MUX_PC|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_PC|Mux2~1 .lut_mask = 16'hFF82;
defparam \MUX_PC|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N21
cycloneii_lcell_ff \REG_PC|Address[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_PC|Address[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_PC|Address[7]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_PC|Address [7]));

// Location: LCCOMB_X56_Y22_N16
cycloneii_lcell_comb \MUX_A|Mux0~0 (
// Equation(s):
// \MUX_A|Mux0~0_combout  = (\A_SEL~combout [0] & ((\A_SEL~combout [1] & (\REG_A|Q [7])) # (!\A_SEL~combout [1] & ((\REG_PC|Address [7])))))

	.dataa(\A_SEL~combout [0]),
	.datab(\A_SEL~combout [1]),
	.datac(\REG_A|Q [7]),
	.datad(\REG_PC|Address [7]),
	.cin(gnd),
	.combout(\MUX_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux0~0 .lut_mask = 16'hA280;
defparam \MUX_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
cycloneii_lcell_comb \MUX_A|Mux0~1 (
// Equation(s):
// \MUX_A|Mux0~1_combout  = (\MUX_A|Mux0~0_combout ) # ((!\A_SEL~combout [0] & (\RF|Read_DataA[7]~4_combout  & \A_SEL~combout [1])))

	.dataa(\A_SEL~combout [0]),
	.datab(\RF|Read_DataA[7]~4_combout ),
	.datac(\MUX_A|Mux0~0_combout ),
	.datad(\A_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_A|Mux0~1 .lut_mask = 16'hF4F0;
defparam \MUX_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneii_lcell_comb \ALU|neg_a[7]~14 (
// Equation(s):
// \ALU|neg_a[7]~14_combout  = \ALU|neg_a[6]~13  $ (!\MUX_A|Mux0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX_A|Mux0~1_combout ),
	.cin(\ALU|neg_a[6]~13 ),
	.combout(\ALU|neg_a[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|neg_a[7]~14 .lut_mask = 16'hF00F;
defparam \ALU|neg_a[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneii_lcell_comb \ALU|Mux8~5 (
// Equation(s):
// \ALU|Mux8~5_combout  = (\ALU|Mux8~4_combout  & (((\ALU|Mux8~2_combout )))) # (!\ALU|Mux8~4_combout  & (!\OAP~combout [0] & (\ALU|Mux8~2_combout  $ (!\ALU|neg_a[7]~14_combout ))))

	.dataa(\OAP~combout [0]),
	.datab(\ALU|Mux8~2_combout ),
	.datac(\ALU|Mux8~4_combout ),
	.datad(\ALU|neg_a[7]~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~5 .lut_mask = 16'hC4C1;
defparam \ALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
cycloneii_lcell_comb \MUX_B|Mux0~0 (
// Equation(s):
// \MUX_B|Mux0~0_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & (\INST_MEM_OUT~combout [5])) # (!\B_SEL~combout [0] & ((\RF|Read_DataB[7]~4_combout )))))

	.dataa(\INST_MEM_OUT~combout [5]),
	.datab(\RF|Read_DataB[7]~4_combout ),
	.datac(\B_SEL~combout [0]),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_B|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux0~0 .lut_mask = 16'hAC00;
defparam \MUX_B|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N0
cycloneii_lcell_comb \ALU|Mux8~0 (
// Equation(s):
// \ALU|Mux8~0_combout  = (\OAP~combout [1] & (\MUX_A|Mux0~1_combout  $ (\OAP~combout [0] $ (\MUX_B|Mux0~0_combout )))) # (!\OAP~combout [1] & (\MUX_B|Mux0~0_combout  & (\MUX_A|Mux0~1_combout  $ (\OAP~combout [0]))))

	.dataa(\MUX_A|Mux0~1_combout ),
	.datab(\OAP~combout [0]),
	.datac(\OAP~combout [1]),
	.datad(\MUX_B|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~0 .lut_mask = 16'h9660;
defparam \ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneii_lcell_comb \MULT_SEL_A|Output[7]~11 (
// Equation(s):
// \MULT_SEL_A|Output[7]~11_combout  = (!\MULT_SEL~combout  & ((\OAP~combout [2] & ((\ALU|Mux8~0_combout ))) # (!\OAP~combout [2] & (\ALU|Mux8~5_combout ))))

	.dataa(\OAP~combout [2]),
	.datab(\ALU|Mux8~5_combout ),
	.datac(\MULT_SEL~combout ),
	.datad(\ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[7]~11 .lut_mask = 16'h0E04;
defparam \MULT_SEL_A|Output[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N6
cycloneii_lcell_comb \REG_A|Q~1 (
// Equation(s):
// \REG_A|Q~1_combout  = (\REG_A|Q~0_combout ) # ((!\SR~combout  & (\SL~combout  & \REG_A|Q [6])))

	.dataa(\REG_A|Q~0_combout ),
	.datab(\SR~combout ),
	.datac(\SL~combout ),
	.datad(\REG_A|Q [6]),
	.cin(gnd),
	.combout(\REG_A|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~1 .lut_mask = 16'hBAAA;
defparam \REG_A|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneii_lcell_comb \REG_A|Q~2 (
// Equation(s):
// \REG_A|Q~2_combout  = (\LDA~combout  & ((\MULT_SEL_A|Output[7]~12_combout ) # ((\MULT_SEL_A|Output[7]~11_combout )))) # (!\LDA~combout  & (((\REG_A|Q~1_combout ))))

	.dataa(\MULT_SEL_A|Output[7]~12_combout ),
	.datab(\MULT_SEL_A|Output[7]~11_combout ),
	.datac(\LDA~combout ),
	.datad(\REG_A|Q~1_combout ),
	.cin(gnd),
	.combout(\REG_A|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_A|Q~2 .lut_mask = 16'hEFE0;
defparam \REG_A|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N25
cycloneii_lcell_ff \REG_A|Q[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_A|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_A|Q [7]));

// Location: LCCOMB_X61_Y22_N26
cycloneii_lcell_comb \ALU|Mux16~1 (
// Equation(s):
// \ALU|Mux16~1_combout  = (\OAP~combout [2]) # ((\OAP~combout [0] & \OAP~combout [1]))

	.dataa(vcc),
	.datab(\OAP~combout [0]),
	.datac(\OAP~combout [1]),
	.datad(\OAP~combout [2]),
	.cin(gnd),
	.combout(\ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~1 .lut_mask = 16'hFFC0;
defparam \ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneii_lcell_comb \ALU|Mux16~0 (
// Equation(s):
// \ALU|Mux16~0_combout  = (\OAP~combout [1] & ((\ALU|neg_a[7]~14_combout ))) # (!\OAP~combout [1] & (\MUX_A|Mux0~1_combout ))

	.dataa(\MUX_A|Mux0~1_combout ),
	.datab(\ALU|neg_a[7]~14_combout ),
	.datac(\OAP~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~0 .lut_mask = 16'hCACA;
defparam \ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneii_lcell_comb \ALU|Mux16~2 (
// Equation(s):
// \ALU|Mux16~2_combout  = (\OAP~combout [0] & ((\ALU|neg_b[7]~14_combout ))) # (!\OAP~combout [0] & (\MUX_B|Mux0~0_combout ))

	.dataa(\MUX_B|Mux0~0_combout ),
	.datab(\ALU|neg_b[7]~14_combout ),
	.datac(vcc),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~2 .lut_mask = 16'hCCAA;
defparam \ALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneii_lcell_comb \ALU|Mux16~3 (
// Equation(s):
// \ALU|Mux16~3_combout  = (!\ALU|Mux16~1_combout  & ((\ALU|carry [6] & ((\ALU|Mux16~0_combout ) # (\ALU|Mux16~2_combout ))) # (!\ALU|carry [6] & (\ALU|Mux16~0_combout  & \ALU|Mux16~2_combout ))))

	.dataa(\ALU|carry [6]),
	.datab(\ALU|Mux16~1_combout ),
	.datac(\ALU|Mux16~0_combout ),
	.datad(\ALU|Mux16~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~3 .lut_mask = 16'h3220;
defparam \ALU|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N10
cycloneii_lcell_comb \ALU|ovf (
// Equation(s):
// \ALU|ovf~combout  = (\ALU|carry [6] & ((\ALU|Mux16~1_combout ) # ((!\ALU|Mux16~0_combout  & !\ALU|Mux16~2_combout )))) # (!\ALU|carry [6] & (!\ALU|Mux16~1_combout  & (\ALU|Mux16~0_combout  & \ALU|Mux16~2_combout )))

	.dataa(\ALU|carry [6]),
	.datab(\ALU|Mux16~1_combout ),
	.datac(\ALU|Mux16~0_combout ),
	.datad(\ALU|Mux16~2_combout ),
	.cin(gnd),
	.combout(\ALU|ovf~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ovf .lut_mask = 16'h988A;
defparam \ALU|ovf .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
cycloneii_lcell_comb \MUX_B|Mux2~1 (
// Equation(s):
// \MUX_B|Mux2~1_combout  = (\B_SEL~combout [1] & ((\B_SEL~combout [0] & (\INST_MEM_OUT~combout [5])) # (!\B_SEL~combout [0] & ((\Multiplier|Q[5]~2_combout )))))

	.dataa(\B_SEL~combout [0]),
	.datab(\INST_MEM_OUT~combout [5]),
	.datac(\Multiplier|Q[5]~2_combout ),
	.datad(\B_SEL~combout [1]),
	.cin(gnd),
	.combout(\MUX_B|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_B|Mux2~1 .lut_mask = 16'hD800;
defparam \MUX_B|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneii_lcell_comb \ALU|Mux10~2 (
// Equation(s):
// \ALU|Mux10~2_combout  = (\OAP~combout [1] & (\MUX_A|Mux2~1_combout  $ (\MUX_B|Mux2~1_combout  $ (\OAP~combout [0])))) # (!\OAP~combout [1] & (\MUX_B|Mux2~1_combout  & (\MUX_A|Mux2~1_combout  $ (\OAP~combout [0]))))

	.dataa(\MUX_A|Mux2~1_combout ),
	.datab(\OAP~combout [1]),
	.datac(\MUX_B|Mux2~1_combout ),
	.datad(\OAP~combout [0]),
	.cin(gnd),
	.combout(\ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~2 .lut_mask = 16'h9468;
defparam \ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneii_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = (!\ALU|Mux9~3_combout  & ((\OAP~combout [2] & ((!\ALU|Mux10~2_combout ))) # (!\OAP~combout [2] & (!\ALU|Mux10~1_combout ))))

	.dataa(\ALU|Mux10~1_combout ),
	.datab(\OAP~combout [2]),
	.datac(\ALU|Mux9~3_combout ),
	.datad(\ALU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~0 .lut_mask = 16'h010D;
defparam \ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneii_lcell_comb \ALU|Mux11~0 (
// Equation(s):
// \ALU|Mux11~0_combout  = (\OAP~combout [1] & (\MUX_A|Mux3~1_combout  $ (\OAP~combout [0] $ (\MUX_B|Mux3~1_combout )))) # (!\OAP~combout [1] & (\MUX_B|Mux3~1_combout  & (\MUX_A|Mux3~1_combout  $ (\OAP~combout [0]))))

	.dataa(\OAP~combout [1]),
	.datab(\MUX_A|Mux3~1_combout ),
	.datac(\OAP~combout [0]),
	.datad(\MUX_B|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~0 .lut_mask = 16'h9628;
defparam \ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneii_lcell_comb \ALU|Mux11~3 (
// Equation(s):
// \ALU|Mux11~3_combout  = (\OAP~combout [2] & ((\ALU|Mux11~0_combout ))) # (!\OAP~combout [2] & (\ALU|Mux11~2_combout ))

	.dataa(\ALU|Mux11~2_combout ),
	.datab(\ALU|Mux11~0_combout ),
	.datac(\OAP~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~3 .lut_mask = 16'hCACA;
defparam \ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneii_lcell_comb \ALU|Equal0~1 (
// Equation(s):
// \ALU|Equal0~1_combout  = (!\ALU|Mux14~6_combout  & (!\ALU|Mux12~6_combout  & (!\ALU|Mux13~3_combout  & !\ALU|Mux11~3_combout )))

	.dataa(\ALU|Mux14~6_combout ),
	.datab(\ALU|Mux12~6_combout ),
	.datac(\ALU|Mux13~3_combout ),
	.datad(\ALU|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N4
cycloneii_lcell_comb \ALU|Mux8~6 (
// Equation(s):
// \ALU|Mux8~6_combout  = (\OAP~combout [2] & ((\ALU|Mux8~0_combout ))) # (!\OAP~combout [2] & (\ALU|Mux8~5_combout ))

	.dataa(\OAP~combout [2]),
	.datab(\ALU|Mux8~5_combout ),
	.datac(vcc),
	.datad(\ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~6 .lut_mask = 16'hEE44;
defparam \ALU|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneii_lcell_comb \ALU|Equal0~2 (
// Equation(s):
// \ALU|Equal0~2_combout  = (!\ALU|Mux15~4_combout  & (\ALU|Equal0~0_combout  & (\ALU|Equal0~1_combout  & !\ALU|Mux8~6_combout )))

	.dataa(\ALU|Mux15~4_combout ),
	.datab(\ALU|Equal0~0_combout ),
	.datac(\ALU|Equal0~1_combout ),
	.datad(\ALU|Mux8~6_combout ),
	.cin(gnd),
	.combout(\ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Equal0~2 .lut_mask = 16'h0040;
defparam \ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneii_lcell_comb \MULT_SEL_A|Output[7]~2 (
// Equation(s):
// \MULT_SEL_A|Output[7]~2_combout  = (\MULT_SEL~combout  & (\Multiplier|Q [7])) # (!\MULT_SEL~combout  & ((\ALU|Mux8~6_combout )))

	.dataa(vcc),
	.datab(\Multiplier|Q [7]),
	.datac(\MULT_SEL~combout ),
	.datad(\ALU|Mux8~6_combout ),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[7]~2 .lut_mask = 16'hCFC0;
defparam \MULT_SEL_A|Output[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N24
cycloneii_lcell_comb \MULT_SEL_A|Output[5]~4 (
// Equation(s):
// \MULT_SEL_A|Output[5]~4_combout  = (!\MULT_SEL~combout  & ((\OAP~combout [2] & ((\ALU|Mux10~2_combout ))) # (!\OAP~combout [2] & (\ALU|Mux10~1_combout ))))

	.dataa(\ALU|Mux10~1_combout ),
	.datab(\MULT_SEL~combout ),
	.datac(\OAP~combout [2]),
	.datad(\ALU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[5]~4 .lut_mask = 16'h3202;
defparam \MULT_SEL_A|Output[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneii_lcell_comb \MULT_SEL_A|Output[5]~13 (
// Equation(s):
// \MULT_SEL_A|Output[5]~13_combout  = (\MULT_SEL_A|Output[5]~4_combout ) # ((\MULT_SEL~combout  & \Multiplier|Q [5]))

	.dataa(\MULT_SEL_A|Output[5]~4_combout ),
	.datab(vcc),
	.datac(\MULT_SEL~combout ),
	.datad(\Multiplier|Q [5]),
	.cin(gnd),
	.combout(\MULT_SEL_A|Output[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT_SEL_A|Output[5]~13 .lut_mask = 16'hFAAA;
defparam \MULT_SEL_A|Output[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneii_lcell_comb \inst3|Q~0 (
// Equation(s):
// \inst3|Q~0_combout  = (\INST_MEM_OUT~combout [1] & !\RST~combout )

	.dataa(vcc),
	.datab(\INST_MEM_OUT~combout [1]),
	.datac(\RST~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q~0 .lut_mask = 16'h0C0C;
defparam \inst3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_SEL));
// synopsys translate_off
defparam \DATA_MEM_SEL~I .input_async_reset = "none";
defparam \DATA_MEM_SEL~I .input_power_up = "low";
defparam \DATA_MEM_SEL~I .input_register_mode = "none";
defparam \DATA_MEM_SEL~I .input_sync_reset = "none";
defparam \DATA_MEM_SEL~I .oe_async_reset = "none";
defparam \DATA_MEM_SEL~I .oe_power_up = "low";
defparam \DATA_MEM_SEL~I .oe_register_mode = "none";
defparam \DATA_MEM_SEL~I .oe_sync_reset = "none";
defparam \DATA_MEM_SEL~I .operation_mode = "input";
defparam \DATA_MEM_SEL~I .output_async_reset = "none";
defparam \DATA_MEM_SEL~I .output_power_up = "low";
defparam \DATA_MEM_SEL~I .output_register_mode = "none";
defparam \DATA_MEM_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneii_lcell_comb \inst3|Q[0]~1 (
// Equation(s):
// \inst3|Q[0]~1_combout  = (\DATA_MEM_SEL~combout ) # (\RST~combout )

	.dataa(vcc),
	.datab(\DATA_MEM_SEL~combout ),
	.datac(\RST~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q[0]~1 .lut_mask = 16'hFCFC;
defparam \inst3|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N9
cycloneii_lcell_ff \inst3|Q[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst3|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [1]));

// Location: LCCOMB_X57_Y23_N18
cycloneii_lcell_comb \inst3|Q~2 (
// Equation(s):
// \inst3|Q~2_combout  = (!\RST~combout  & \INST_MEM_OUT~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RST~combout ),
	.datad(\INST_MEM_OUT~combout [0]),
	.cin(gnd),
	.combout(\inst3|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q~2 .lut_mask = 16'h0F00;
defparam \inst3|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N19
cycloneii_lcell_ff \inst3|Q[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst3|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [0]));

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WB_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WB_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WB_SEL));
// synopsys translate_off
defparam \WB_SEL~I .input_async_reset = "none";
defparam \WB_SEL~I .input_power_up = "low";
defparam \WB_SEL~I .input_register_mode = "none";
defparam \WB_SEL~I .input_sync_reset = "none";
defparam \WB_SEL~I .oe_async_reset = "none";
defparam \WB_SEL~I .oe_power_up = "low";
defparam \WB_SEL~I .oe_register_mode = "none";
defparam \WB_SEL~I .oe_sync_reset = "none";
defparam \WB_SEL~I .operation_mode = "input";
defparam \WB_SEL~I .output_async_reset = "none";
defparam \WB_SEL~I .output_power_up = "low";
defparam \WB_SEL~I .output_register_mode = "none";
defparam \WB_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UL_SEL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\UL_SEL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UL_SEL));
// synopsys translate_off
defparam \UL_SEL~I .input_async_reset = "none";
defparam \UL_SEL~I .input_power_up = "low";
defparam \UL_SEL~I .input_register_mode = "none";
defparam \UL_SEL~I .input_sync_reset = "none";
defparam \UL_SEL~I .oe_async_reset = "none";
defparam \UL_SEL~I .oe_power_up = "low";
defparam \UL_SEL~I .oe_register_mode = "none";
defparam \UL_SEL~I .oe_sync_reset = "none";
defparam \UL_SEL~I .operation_mode = "input";
defparam \UL_SEL~I .output_async_reset = "none";
defparam \UL_SEL~I .output_power_up = "low";
defparam \UL_SEL~I .output_register_mode = "none";
defparam \UL_SEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
cycloneii_lcell_comb \inst11|Output[15]~0 (
// Equation(s):
// \inst11|Output[15]~0_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [7]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [15])))) # (!\WB_SEL~combout  & (((\REG_Q|Q [7]))))

	.dataa(\DATA_MEM_OUT~combout [15]),
	.datab(\WB_SEL~combout ),
	.datac(\UL_SEL~combout ),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\inst11|Output[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[15]~0 .lut_mask = 16'hFB08;
defparam \inst11|Output[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
cycloneii_lcell_comb \inst11|Output[14]~1 (
// Equation(s):
// \inst11|Output[14]~1_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [6]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [14]))))

	.dataa(\DATA_MEM_OUT~combout [14]),
	.datab(\WB_SEL~combout ),
	.datac(\UL_SEL~combout ),
	.datad(\REG_Q|Q [6]),
	.cin(gnd),
	.combout(\inst11|Output[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[14]~1 .lut_mask = 16'hC808;
defparam \inst11|Output[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
cycloneii_lcell_comb \inst11|Output[14]~2 (
// Equation(s):
// \inst11|Output[14]~2_combout  = (\inst11|Output[14]~1_combout ) # ((\REG_Q|Q [7] & !\WB_SEL~combout ))

	.dataa(\REG_Q|Q [7]),
	.datab(\WB_SEL~combout ),
	.datac(vcc),
	.datad(\inst11|Output[14]~1_combout ),
	.cin(gnd),
	.combout(\inst11|Output[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[14]~2 .lut_mask = 16'hFF22;
defparam \inst11|Output[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneii_lcell_comb \REG_Q|Q~7 (
// Equation(s):
// \REG_Q|Q~7_combout  = (\REG_Q|Q~6_combout  & ((\Multiplier|A [5]) # ((!\REG_Q|Q[3]~0_combout )))) # (!\REG_Q|Q~6_combout  & (((\REG_Q|Q[3]~0_combout  & \REG_Q|Q [6]))))

	.dataa(\REG_Q|Q~6_combout ),
	.datab(\Multiplier|A [5]),
	.datac(\REG_Q|Q[3]~0_combout ),
	.datad(\REG_Q|Q [6]),
	.cin(gnd),
	.combout(\REG_Q|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~7 .lut_mask = 16'hDA8A;
defparam \REG_Q|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N13
cycloneii_lcell_ff \REG_Q|Q[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [5]));

// Location: LCCOMB_X38_Y32_N8
cycloneii_lcell_comb \inst11|Output[13]~3 (
// Equation(s):
// \inst11|Output[13]~3_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [5]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [13]))))

	.dataa(\WB_SEL~combout ),
	.datab(\UL_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [13]),
	.datad(\REG_Q|Q [5]),
	.cin(gnd),
	.combout(\inst11|Output[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[13]~3 .lut_mask = 16'hA820;
defparam \inst11|Output[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneii_lcell_comb \inst11|Output[13]~4 (
// Equation(s):
// \inst11|Output[13]~4_combout  = (\inst11|Output[13]~3_combout ) # ((\REG_Q|Q [7] & !\WB_SEL~combout ))

	.dataa(\REG_Q|Q [7]),
	.datab(\inst11|Output[13]~3_combout ),
	.datac(\WB_SEL~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|Output[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[13]~4 .lut_mask = 16'hCECE;
defparam \inst11|Output[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneii_lcell_comb \inst11|Output[12]~5 (
// Equation(s):
// \inst11|Output[12]~5_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [4]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [12]))))

	.dataa(\DATA_MEM_OUT~combout [12]),
	.datab(\UL_SEL~combout ),
	.datac(\WB_SEL~combout ),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\inst11|Output[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[12]~5 .lut_mask = 16'hE020;
defparam \inst11|Output[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneii_lcell_comb \inst11|Output[12]~6 (
// Equation(s):
// \inst11|Output[12]~6_combout  = (\inst11|Output[12]~5_combout ) # ((\REG_Q|Q [7] & !\WB_SEL~combout ))

	.dataa(\REG_Q|Q [7]),
	.datab(\inst11|Output[12]~5_combout ),
	.datac(\WB_SEL~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|Output[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[12]~6 .lut_mask = 16'hCECE;
defparam \inst11|Output[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[11]));
// synopsys translate_off
defparam \DATA_MEM_OUT[11]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[11]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneii_lcell_comb \inst11|Output[11]~7 (
// Equation(s):
// \inst11|Output[11]~7_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [3]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [11]))))

	.dataa(\WB_SEL~combout ),
	.datab(\UL_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [11]),
	.datad(\REG_Q|Q [3]),
	.cin(gnd),
	.combout(\inst11|Output[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[11]~7 .lut_mask = 16'hA820;
defparam \inst11|Output[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneii_lcell_comb \inst11|Output[11]~8 (
// Equation(s):
// \inst11|Output[11]~8_combout  = (\inst11|Output[11]~7_combout ) # ((\REG_Q|Q [7] & !\WB_SEL~combout ))

	.dataa(\REG_Q|Q [7]),
	.datab(vcc),
	.datac(\inst11|Output[11]~7_combout ),
	.datad(\WB_SEL~combout ),
	.cin(gnd),
	.combout(\inst11|Output[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[11]~8 .lut_mask = 16'hF0FA;
defparam \inst11|Output[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
cycloneii_lcell_comb \inst11|Output[10]~9 (
// Equation(s):
// \inst11|Output[10]~9_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & (\REG_Q|Q [2])) # (!\UL_SEL~combout  & ((\DATA_MEM_OUT~combout [10])))))

	.dataa(\REG_Q|Q [2]),
	.datab(\WB_SEL~combout ),
	.datac(\UL_SEL~combout ),
	.datad(\DATA_MEM_OUT~combout [10]),
	.cin(gnd),
	.combout(\inst11|Output[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[10]~9 .lut_mask = 16'h8C80;
defparam \inst11|Output[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneii_lcell_comb \inst11|Output[10]~10 (
// Equation(s):
// \inst11|Output[10]~10_combout  = (\inst11|Output[10]~9_combout ) # ((!\WB_SEL~combout  & \REG_Q|Q [7]))

	.dataa(vcc),
	.datab(\WB_SEL~combout ),
	.datac(\inst11|Output[10]~9_combout ),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\inst11|Output[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[10]~10 .lut_mask = 16'hF3F0;
defparam \inst11|Output[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[9]));
// synopsys translate_off
defparam \DATA_MEM_OUT[9]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[9]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneii_lcell_comb \inst11|Output[9]~11 (
// Equation(s):
// \inst11|Output[9]~11_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [1]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [9]))))

	.dataa(\UL_SEL~combout ),
	.datab(\WB_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [9]),
	.datad(\REG_Q|Q [1]),
	.cin(gnd),
	.combout(\inst11|Output[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[9]~11 .lut_mask = 16'hC840;
defparam \inst11|Output[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \inst11|Output[9]~12 (
// Equation(s):
// \inst11|Output[9]~12_combout  = (\inst11|Output[9]~11_combout ) # ((!\WB_SEL~combout  & \REG_Q|Q [7]))

	.dataa(vcc),
	.datab(\WB_SEL~combout ),
	.datac(\REG_Q|Q [7]),
	.datad(\inst11|Output[9]~11_combout ),
	.cin(gnd),
	.combout(\inst11|Output[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[9]~12 .lut_mask = 16'hFF30;
defparam \inst11|Output[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \inst11|Output[8]~13 (
// Equation(s):
// \inst11|Output[8]~13_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\REG_Q|Q [0]))) # (!\UL_SEL~combout  & (\DATA_MEM_OUT~combout [8]))))

	.dataa(\UL_SEL~combout ),
	.datab(\WB_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [8]),
	.datad(\REG_Q|Q [0]),
	.cin(gnd),
	.combout(\inst11|Output[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[8]~13 .lut_mask = 16'hC840;
defparam \inst11|Output[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \inst11|Output[8]~14 (
// Equation(s):
// \inst11|Output[8]~14_combout  = (\inst11|Output[8]~13_combout ) # ((!\WB_SEL~combout  & \REG_Q|Q [7]))

	.dataa(vcc),
	.datab(\WB_SEL~combout ),
	.datac(\REG_Q|Q [7]),
	.datad(\inst11|Output[8]~13_combout ),
	.cin(gnd),
	.combout(\inst11|Output[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[8]~14 .lut_mask = 16'hFF30;
defparam \inst11|Output[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
cycloneii_lcell_comb \inst11|Output[7]~15 (
// Equation(s):
// \inst11|Output[7]~15_combout  = (\UL_SEL~combout  & ((\WB_SEL~combout  & (\DATA_MEM_OUT~combout [7])) # (!\WB_SEL~combout  & ((\REG_Q|Q [7]))))) # (!\UL_SEL~combout  & (((\REG_Q|Q [7]))))

	.dataa(\UL_SEL~combout ),
	.datab(\WB_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [7]),
	.datad(\REG_Q|Q [7]),
	.cin(gnd),
	.combout(\inst11|Output[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[7]~15 .lut_mask = 16'hF780;
defparam \inst11|Output[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
cycloneii_lcell_comb \inst11|Output[6]~16 (
// Equation(s):
// \inst11|Output[6]~16_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & ((\DATA_MEM_OUT~combout [6]))) # (!\UL_SEL~combout  & (\REG_Q|Q [6])))) # (!\WB_SEL~combout  & (\REG_Q|Q [6]))

	.dataa(\REG_Q|Q [6]),
	.datab(\WB_SEL~combout ),
	.datac(\UL_SEL~combout ),
	.datad(\DATA_MEM_OUT~combout [6]),
	.cin(gnd),
	.combout(\inst11|Output[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[6]~16 .lut_mask = 16'hEA2A;
defparam \inst11|Output[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[5]));
// synopsys translate_off
defparam \DATA_MEM_OUT[5]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[5]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneii_lcell_comb \inst11|Output[5]~17 (
// Equation(s):
// \inst11|Output[5]~17_combout  = (\UL_SEL~combout  & ((\WB_SEL~combout  & (\DATA_MEM_OUT~combout [5])) # (!\WB_SEL~combout  & ((\REG_Q|Q [5]))))) # (!\UL_SEL~combout  & (((\REG_Q|Q [5]))))

	.dataa(\DATA_MEM_OUT~combout [5]),
	.datab(\UL_SEL~combout ),
	.datac(\WB_SEL~combout ),
	.datad(\REG_Q|Q [5]),
	.cin(gnd),
	.combout(\inst11|Output[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[5]~17 .lut_mask = 16'hBF80;
defparam \inst11|Output[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_MEM_OUT~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[4]));
// synopsys translate_off
defparam \DATA_MEM_OUT[4]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[4]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneii_lcell_comb \inst11|Output[4]~18 (
// Equation(s):
// \inst11|Output[4]~18_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & (\DATA_MEM_OUT~combout [4])) # (!\UL_SEL~combout  & ((\REG_Q|Q [4]))))) # (!\WB_SEL~combout  & (((\REG_Q|Q [4]))))

	.dataa(\WB_SEL~combout ),
	.datab(\UL_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [4]),
	.datad(\REG_Q|Q [4]),
	.cin(gnd),
	.combout(\inst11|Output[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[4]~18 .lut_mask = 16'hF780;
defparam \inst11|Output[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneii_lcell_comb \inst11|Output[3]~19 (
// Equation(s):
// \inst11|Output[3]~19_combout  = (\UL_SEL~combout  & ((\WB_SEL~combout  & (\DATA_MEM_OUT~combout [3])) # (!\WB_SEL~combout  & ((\REG_Q|Q [3]))))) # (!\UL_SEL~combout  & (((\REG_Q|Q [3]))))

	.dataa(\DATA_MEM_OUT~combout [3]),
	.datab(\UL_SEL~combout ),
	.datac(\WB_SEL~combout ),
	.datad(\REG_Q|Q [3]),
	.cin(gnd),
	.combout(\inst11|Output[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[3]~19 .lut_mask = 16'hBF80;
defparam \inst11|Output[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneii_lcell_comb \REG_Q|Q~12 (
// Equation(s):
// \REG_Q|Q~12_combout  = (\LDQ~combout  & (((\REG_Q|Q[3]~0_combout )))) # (!\LDQ~combout  & ((\REG_Q|Q[3]~0_combout  & ((\REG_Q|Q [3]))) # (!\REG_Q|Q[3]~0_combout  & (\REG_Q|Q [1]))))

	.dataa(\LDQ~combout ),
	.datab(\REG_Q|Q [1]),
	.datac(\REG_Q|Q[3]~0_combout ),
	.datad(\REG_Q|Q [3]),
	.cin(gnd),
	.combout(\REG_Q|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~12 .lut_mask = 16'hF4A4;
defparam \REG_Q|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneii_lcell_comb \REG_Q|Q~13 (
// Equation(s):
// \REG_Q|Q~13_combout  = (\LDQ~combout  & ((\REG_Q|Q~12_combout  & (\Multiplier|A [2])) # (!\REG_Q|Q~12_combout  & ((\Multiplier|Q[2]~5_combout ))))) # (!\LDQ~combout  & (\REG_Q|Q~12_combout ))

	.dataa(\LDQ~combout ),
	.datab(\REG_Q|Q~12_combout ),
	.datac(\Multiplier|A [2]),
	.datad(\Multiplier|Q[2]~5_combout ),
	.cin(gnd),
	.combout(\REG_Q|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Q|Q~13 .lut_mask = 16'hE6C4;
defparam \REG_Q|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N3
cycloneii_lcell_ff \REG_Q|Q[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\REG_Q|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\RST~combout ),
	.sload(gnd),
	.ena(\REG_Q|Q[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\REG_Q|Q [2]));

// Location: LCCOMB_X40_Y33_N22
cycloneii_lcell_comb \inst11|Output[2]~20 (
// Equation(s):
// \inst11|Output[2]~20_combout  = (\UL_SEL~combout  & ((\WB_SEL~combout  & (\DATA_MEM_OUT~combout [2])) # (!\WB_SEL~combout  & ((\REG_Q|Q [2]))))) # (!\UL_SEL~combout  & (((\REG_Q|Q [2]))))

	.dataa(\UL_SEL~combout ),
	.datab(\WB_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [2]),
	.datad(\REG_Q|Q [2]),
	.cin(gnd),
	.combout(\inst11|Output[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[2]~20 .lut_mask = 16'hF780;
defparam \inst11|Output[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneii_lcell_comb \inst11|Output[1]~21 (
// Equation(s):
// \inst11|Output[1]~21_combout  = (\UL_SEL~combout  & ((\WB_SEL~combout  & (\DATA_MEM_OUT~combout [1])) # (!\WB_SEL~combout  & ((\REG_Q|Q [1]))))) # (!\UL_SEL~combout  & (((\REG_Q|Q [1]))))

	.dataa(\UL_SEL~combout ),
	.datab(\WB_SEL~combout ),
	.datac(\DATA_MEM_OUT~combout [1]),
	.datad(\REG_Q|Q [1]),
	.cin(gnd),
	.combout(\inst11|Output[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[1]~21 .lut_mask = 16'hF780;
defparam \inst11|Output[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \inst11|Output[0]~22 (
// Equation(s):
// \inst11|Output[0]~22_combout  = (\WB_SEL~combout  & ((\UL_SEL~combout  & (\DATA_MEM_OUT~combout [0])) # (!\UL_SEL~combout  & ((\REG_Q|Q [0]))))) # (!\WB_SEL~combout  & (((\REG_Q|Q [0]))))

	.dataa(\DATA_MEM_OUT~combout [0]),
	.datab(\WB_SEL~combout ),
	.datac(\UL_SEL~combout ),
	.datad(\REG_Q|Q [0]),
	.cin(gnd),
	.combout(\inst11|Output[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|Output[0]~22 .lut_mask = 16'hBF80;
defparam \inst11|Output[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[15]));
// synopsys translate_off
defparam \INST_MEM_OUT[15]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .input_power_up = "low";
defparam \INST_MEM_OUT[15]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[15]~I .operation_mode = "input";
defparam \INST_MEM_OUT[15]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .output_power_up = "low";
defparam \INST_MEM_OUT[15]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[14]));
// synopsys translate_off
defparam \INST_MEM_OUT[14]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .input_power_up = "low";
defparam \INST_MEM_OUT[14]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[14]~I .operation_mode = "input";
defparam \INST_MEM_OUT[14]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .output_power_up = "low";
defparam \INST_MEM_OUT[14]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[13]));
// synopsys translate_off
defparam \INST_MEM_OUT[13]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .input_power_up = "low";
defparam \INST_MEM_OUT[13]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[13]~I .operation_mode = "input";
defparam \INST_MEM_OUT[13]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .output_power_up = "low";
defparam \INST_MEM_OUT[13]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[12]));
// synopsys translate_off
defparam \INST_MEM_OUT[12]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .input_power_up = "low";
defparam \INST_MEM_OUT[12]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[12]~I .operation_mode = "input";
defparam \INST_MEM_OUT[12]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .output_power_up = "low";
defparam \INST_MEM_OUT[12]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneii_lcell_comb \RF|reg5~9 (
// Equation(s):
// \RF|reg5~9_combout  = (!\RF|reg5[2]~0_combout  & \MUX_D|Mux7~1_combout )

	.dataa(\RF|reg5[2]~0_combout ),
	.datab(vcc),
	.datac(\MUX_D|Mux7~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RF|reg5~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg5~9 .lut_mask = 16'h5050;
defparam \RF|reg5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N25
cycloneii_lcell_ff \RF|reg5[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg5~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg5[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg5 [0]));

// Location: LCCOMB_X52_Y24_N28
cycloneii_lcell_comb \RF|reg7~9 (
// Equation(s):
// \RF|reg7~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg7[4]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux7~1_combout ),
	.datad(\RF|reg7[4]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg7~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg7~9 .lut_mask = 16'h00F0;
defparam \RF|reg7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N29
cycloneii_lcell_ff \RF|reg7[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg7~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg7[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg7 [0]));

// Location: LCCOMB_X51_Y22_N10
cycloneii_lcell_comb \RF|Read_DataA[0]~36 (
// Equation(s):
// \RF|Read_DataA[0]~36_combout  = (\RF|Read_DataA[0]~35_combout  & (((\RF|reg7 [0])) # (!\INST_MEM_OUT~combout [6]))) # (!\RF|Read_DataA[0]~35_combout  & (\INST_MEM_OUT~combout [6] & (\RF|reg5 [0])))

	.dataa(\RF|Read_DataA[0]~35_combout ),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|reg5 [0]),
	.datad(\RF|reg7 [0]),
	.cin(gnd),
	.combout(\RF|Read_DataA[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[0]~36 .lut_mask = 16'hEA62;
defparam \RF|Read_DataA[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneii_lcell_comb \RF|reg0~9 (
// Equation(s):
// \RF|reg0~9_combout  = (\MUX_D|Mux7~1_combout  & !\RF|reg0[5]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX_D|Mux7~1_combout ),
	.datad(\RF|reg0[5]~0_combout ),
	.cin(gnd),
	.combout(\RF|reg0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF|reg0~9 .lut_mask = 16'h00F0;
defparam \RF|reg0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y23_N15
cycloneii_lcell_ff \RF|reg0[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\RF|reg0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF|reg0[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RF|reg0 [0]));

// Location: LCCOMB_X52_Y23_N16
cycloneii_lcell_comb \RF|Read_DataA[0]~37 (
// Equation(s):
// \RF|Read_DataA[0]~37_combout  = (\INST_MEM_OUT~combout [6] & ((\RF|reg1 [0]) # ((\INST_MEM_OUT~combout [7])))) # (!\INST_MEM_OUT~combout [6] & (((\RF|reg0 [0] & !\INST_MEM_OUT~combout [7]))))

	.dataa(\RF|reg1 [0]),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(\RF|reg0 [0]),
	.datad(\INST_MEM_OUT~combout [7]),
	.cin(gnd),
	.combout(\RF|Read_DataA[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[0]~37 .lut_mask = 16'hCCB8;
defparam \RF|Read_DataA[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneii_lcell_comb \RF|Read_DataA[0]~38 (
// Equation(s):
// \RF|Read_DataA[0]~38_combout  = (\INST_MEM_OUT~combout [7] & ((\RF|Read_DataA[0]~37_combout  & (\RF|reg3 [0])) # (!\RF|Read_DataA[0]~37_combout  & ((\RF|reg2 [0]))))) # (!\INST_MEM_OUT~combout [7] & (((\RF|Read_DataA[0]~37_combout ))))

	.dataa(\INST_MEM_OUT~combout [7]),
	.datab(\RF|reg3 [0]),
	.datac(\RF|Read_DataA[0]~37_combout ),
	.datad(\RF|reg2 [0]),
	.cin(gnd),
	.combout(\RF|Read_DataA[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[0]~38 .lut_mask = 16'hDAD0;
defparam \RF|Read_DataA[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N12
cycloneii_lcell_comb \RF|Read_DataA[0]~39 (
// Equation(s):
// \RF|Read_DataA[0]~39_combout  = (\INST_MEM_OUT~combout [8] & (\RF|Read_DataA[0]~36_combout )) # (!\INST_MEM_OUT~combout [8] & ((\RF|Read_DataA[0]~38_combout )))

	.dataa(\RF|Read_DataA[0]~36_combout ),
	.datab(vcc),
	.datac(\RF|Read_DataA[0]~38_combout ),
	.datad(\INST_MEM_OUT~combout [8]),
	.cin(gnd),
	.combout(\RF|Read_DataA[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RF|Read_DataA[0]~39 .lut_mask = 16'hAAF0;
defparam \RF|Read_DataA[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \PLUS1_ADDER|Output[2]~0 (
// Equation(s):
// \PLUS1_ADDER|Output[2]~0_combout  = \INST_MEM_OUT~combout [11] $ (((\INST_MEM_OUT~combout [9] & (\PLUS1_SEL~combout  & \INST_MEM_OUT~combout [10]))))

	.dataa(\INST_MEM_OUT~combout [9]),
	.datab(\INST_MEM_OUT~combout [11]),
	.datac(\PLUS1_SEL~combout ),
	.datad(\INST_MEM_OUT~combout [10]),
	.cin(gnd),
	.combout(\PLUS1_ADDER|Output[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PLUS1_ADDER|Output[2]~0 .lut_mask = 16'h6CCC;
defparam \PLUS1_ADDER|Output[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X48_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X47_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X47_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X47_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X48_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X48_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: LCCOMB_X49_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X48_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X48_Y30_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X49_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X49_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X49_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X49_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X48_Y29_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X48_Y29_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X48_Y29_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCCOMB_X48_Y29_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X48_Y29_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X48_Y29_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X48_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X49_Y31_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'h00C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\~QIC_CREATED_GND~I_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .lut_mask = 16'hFEFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X49_Y31_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0011;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h55AA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hA50A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h5A5F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hA50A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h5A5F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hA50A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h1555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h1030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X50_Y32_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .lut_mask = 16'h88A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .lut_mask = 16'hA0A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ));

// Location: LCCOMB_X48_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hFFAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h004F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X49_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'h64A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFEEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hC0C0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h1555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h1300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X48_Y32_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ));

// Location: LCCOMB_X38_Y31_N26
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .lut_mask = 16'hFE54;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .lut_mask = 16'hA808;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .lut_mask = 16'hEEF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X48_Y32_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hE4E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ));

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y31_N27
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X50_Y32_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X51_Y31_N30
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hFFAB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h002F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X49_Y30_N16
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N11
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X50_Y31_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ));

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3300;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'hA800;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .lut_mask = 16'h2230;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X47_Y33_N3
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 16'h4450;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N23
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 16'h2230;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N29
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X47_Y33_N26
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 16'h4450;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N27
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .lut_mask = 16'h2A30;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N1
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 .lut_mask = 16'hECCC;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 .lut_mask = 16'hFF20;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y31_N5
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X38_Y31_N6
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y31_N7
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCCOMB_X38_Y31_N8
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hC30C;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(vcc),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hA50A;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y31_N23
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X38_Y31_N21
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X38_Y31_N19
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X38_Y31_N17
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X38_Y31_N15
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X38_Y31_N13
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X38_Y31_N11
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X38_Y31_N9
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.sdata(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X38_Y31_N24
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y31_N25
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N5
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X50_Y31_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X50_Y32_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X50_Y32_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X49_Y30_N4
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X50_Y32_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X49_Y30_N6
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12 .lut_mask = 16'hECCC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5500;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X50_Y32_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC080;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hA0FF;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hA0EC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X50_Y29_N29
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X50_Y29_N4
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h005F;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hC0EA;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N27
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hA0EC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N9
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X50_Y29_N20
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 (
	.dataa(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 .lut_mask = 16'hDCCC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N31
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X54_Y26_N29
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X54_Y26_N27
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X54_Y26_N25
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X54_Y26_N23
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X54_Y26_N21
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X54_Y26_N19
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X54_Y26_N17
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X54_Y26_N15
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X54_Y26_N13
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.sdata(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N1
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X38_Y31_N0
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y31_N1
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X50_Y31_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(vcc),
	.datad(\inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X50_Y30_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'hA1E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'hBCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ));

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datab(vcc),
	.datac(\inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N17
cycloneii_lcell_ff \inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X51_Y31_N24
cycloneii_lcell_comb \inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hCCFC;
defparam \inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N25
cycloneii_lcell_ff \inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X50_Y31_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datab(\inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(vcc),
	.datad(\inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X50_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h8800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X49_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G14
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X49_Y32_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X49_Y31_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h8A88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0302;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X49_Y31_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X49_Y31_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X49_Y31_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X52_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X52_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X52_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCFF_X52_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X52_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .lut_mask = 16'h888F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X52_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h9FD2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X53_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X53_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X53_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X50_Y31_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X53_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'h1177;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'h07C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .lut_mask = 16'h5D08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X53_Y31_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h0B03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0C5B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~21_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X53_Y31_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X53_Y31_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X53_Y31_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X50_Y31_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hDC10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h0031;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X49_Y31_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Qm1~I (
	.datain(\REG_Qm1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Qm1));
// synopsys translate_off
defparam \Qm1~I .input_async_reset = "none";
defparam \Qm1~I .input_power_up = "low";
defparam \Qm1~I .input_register_mode = "none";
defparam \Qm1~I .input_sync_reset = "none";
defparam \Qm1~I .oe_async_reset = "none";
defparam \Qm1~I .oe_power_up = "low";
defparam \Qm1~I .oe_register_mode = "none";
defparam \Qm1~I .oe_sync_reset = "none";
defparam \Qm1~I .operation_mode = "output";
defparam \Qm1~I .output_async_reset = "none";
defparam \Qm1~I .output_power_up = "low";
defparam \Qm1~I .output_register_mode = "none";
defparam \Qm1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[7]~I (
	.datain(\REG_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "output";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[6]~I (
	.datain(\REG_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "output";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[5]~I (
	.datain(\REG_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "output";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[4]~I (
	.datain(\REG_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "output";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[3]~I (
	.datain(\REG_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "output";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[2]~I (
	.datain(\REG_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "output";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[1]~I (
	.datain(\REG_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "output";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A[0]~I (
	.datain(\REG_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "output";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[15]~I (
	.datain(\Multiplier|A [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[15]));
// synopsys translate_off
defparam \Product[15]~I .input_async_reset = "none";
defparam \Product[15]~I .input_power_up = "low";
defparam \Product[15]~I .input_register_mode = "none";
defparam \Product[15]~I .input_sync_reset = "none";
defparam \Product[15]~I .oe_async_reset = "none";
defparam \Product[15]~I .oe_power_up = "low";
defparam \Product[15]~I .oe_register_mode = "none";
defparam \Product[15]~I .oe_sync_reset = "none";
defparam \Product[15]~I .operation_mode = "output";
defparam \Product[15]~I .output_async_reset = "none";
defparam \Product[15]~I .output_power_up = "low";
defparam \Product[15]~I .output_register_mode = "none";
defparam \Product[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[14]~I (
	.datain(\Multiplier|A [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[14]));
// synopsys translate_off
defparam \Product[14]~I .input_async_reset = "none";
defparam \Product[14]~I .input_power_up = "low";
defparam \Product[14]~I .input_register_mode = "none";
defparam \Product[14]~I .input_sync_reset = "none";
defparam \Product[14]~I .oe_async_reset = "none";
defparam \Product[14]~I .oe_power_up = "low";
defparam \Product[14]~I .oe_register_mode = "none";
defparam \Product[14]~I .oe_sync_reset = "none";
defparam \Product[14]~I .operation_mode = "output";
defparam \Product[14]~I .output_async_reset = "none";
defparam \Product[14]~I .output_power_up = "low";
defparam \Product[14]~I .output_register_mode = "none";
defparam \Product[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[13]~I (
	.datain(\Multiplier|A [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[13]));
// synopsys translate_off
defparam \Product[13]~I .input_async_reset = "none";
defparam \Product[13]~I .input_power_up = "low";
defparam \Product[13]~I .input_register_mode = "none";
defparam \Product[13]~I .input_sync_reset = "none";
defparam \Product[13]~I .oe_async_reset = "none";
defparam \Product[13]~I .oe_power_up = "low";
defparam \Product[13]~I .oe_register_mode = "none";
defparam \Product[13]~I .oe_sync_reset = "none";
defparam \Product[13]~I .operation_mode = "output";
defparam \Product[13]~I .output_async_reset = "none";
defparam \Product[13]~I .output_power_up = "low";
defparam \Product[13]~I .output_register_mode = "none";
defparam \Product[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[12]~I (
	.datain(\Multiplier|A [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[12]));
// synopsys translate_off
defparam \Product[12]~I .input_async_reset = "none";
defparam \Product[12]~I .input_power_up = "low";
defparam \Product[12]~I .input_register_mode = "none";
defparam \Product[12]~I .input_sync_reset = "none";
defparam \Product[12]~I .oe_async_reset = "none";
defparam \Product[12]~I .oe_power_up = "low";
defparam \Product[12]~I .oe_register_mode = "none";
defparam \Product[12]~I .oe_sync_reset = "none";
defparam \Product[12]~I .operation_mode = "output";
defparam \Product[12]~I .output_async_reset = "none";
defparam \Product[12]~I .output_power_up = "low";
defparam \Product[12]~I .output_register_mode = "none";
defparam \Product[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[11]~I (
	.datain(\Multiplier|A [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[11]));
// synopsys translate_off
defparam \Product[11]~I .input_async_reset = "none";
defparam \Product[11]~I .input_power_up = "low";
defparam \Product[11]~I .input_register_mode = "none";
defparam \Product[11]~I .input_sync_reset = "none";
defparam \Product[11]~I .oe_async_reset = "none";
defparam \Product[11]~I .oe_power_up = "low";
defparam \Product[11]~I .oe_register_mode = "none";
defparam \Product[11]~I .oe_sync_reset = "none";
defparam \Product[11]~I .operation_mode = "output";
defparam \Product[11]~I .output_async_reset = "none";
defparam \Product[11]~I .output_power_up = "low";
defparam \Product[11]~I .output_register_mode = "none";
defparam \Product[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[10]~I (
	.datain(\Multiplier|A [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[10]));
// synopsys translate_off
defparam \Product[10]~I .input_async_reset = "none";
defparam \Product[10]~I .input_power_up = "low";
defparam \Product[10]~I .input_register_mode = "none";
defparam \Product[10]~I .input_sync_reset = "none";
defparam \Product[10]~I .oe_async_reset = "none";
defparam \Product[10]~I .oe_power_up = "low";
defparam \Product[10]~I .oe_register_mode = "none";
defparam \Product[10]~I .oe_sync_reset = "none";
defparam \Product[10]~I .operation_mode = "output";
defparam \Product[10]~I .output_async_reset = "none";
defparam \Product[10]~I .output_power_up = "low";
defparam \Product[10]~I .output_register_mode = "none";
defparam \Product[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[9]~I (
	.datain(\Multiplier|A [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[9]));
// synopsys translate_off
defparam \Product[9]~I .input_async_reset = "none";
defparam \Product[9]~I .input_power_up = "low";
defparam \Product[9]~I .input_register_mode = "none";
defparam \Product[9]~I .input_sync_reset = "none";
defparam \Product[9]~I .oe_async_reset = "none";
defparam \Product[9]~I .oe_power_up = "low";
defparam \Product[9]~I .oe_register_mode = "none";
defparam \Product[9]~I .oe_sync_reset = "none";
defparam \Product[9]~I .operation_mode = "output";
defparam \Product[9]~I .output_async_reset = "none";
defparam \Product[9]~I .output_power_up = "low";
defparam \Product[9]~I .output_register_mode = "none";
defparam \Product[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[8]~I (
	.datain(\Multiplier|A [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[8]));
// synopsys translate_off
defparam \Product[8]~I .input_async_reset = "none";
defparam \Product[8]~I .input_power_up = "low";
defparam \Product[8]~I .input_register_mode = "none";
defparam \Product[8]~I .input_sync_reset = "none";
defparam \Product[8]~I .oe_async_reset = "none";
defparam \Product[8]~I .oe_power_up = "low";
defparam \Product[8]~I .oe_register_mode = "none";
defparam \Product[8]~I .oe_sync_reset = "none";
defparam \Product[8]~I .operation_mode = "output";
defparam \Product[8]~I .output_async_reset = "none";
defparam \Product[8]~I .output_power_up = "low";
defparam \Product[8]~I .output_register_mode = "none";
defparam \Product[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[7]~I (
	.datain(\Multiplier|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[7]));
// synopsys translate_off
defparam \Product[7]~I .input_async_reset = "none";
defparam \Product[7]~I .input_power_up = "low";
defparam \Product[7]~I .input_register_mode = "none";
defparam \Product[7]~I .input_sync_reset = "none";
defparam \Product[7]~I .oe_async_reset = "none";
defparam \Product[7]~I .oe_power_up = "low";
defparam \Product[7]~I .oe_register_mode = "none";
defparam \Product[7]~I .oe_sync_reset = "none";
defparam \Product[7]~I .operation_mode = "output";
defparam \Product[7]~I .output_async_reset = "none";
defparam \Product[7]~I .output_power_up = "low";
defparam \Product[7]~I .output_register_mode = "none";
defparam \Product[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[6]~I (
	.datain(\Multiplier|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[6]));
// synopsys translate_off
defparam \Product[6]~I .input_async_reset = "none";
defparam \Product[6]~I .input_power_up = "low";
defparam \Product[6]~I .input_register_mode = "none";
defparam \Product[6]~I .input_sync_reset = "none";
defparam \Product[6]~I .oe_async_reset = "none";
defparam \Product[6]~I .oe_power_up = "low";
defparam \Product[6]~I .oe_register_mode = "none";
defparam \Product[6]~I .oe_sync_reset = "none";
defparam \Product[6]~I .operation_mode = "output";
defparam \Product[6]~I .output_async_reset = "none";
defparam \Product[6]~I .output_power_up = "low";
defparam \Product[6]~I .output_register_mode = "none";
defparam \Product[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[5]~I (
	.datain(\Multiplier|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[5]));
// synopsys translate_off
defparam \Product[5]~I .input_async_reset = "none";
defparam \Product[5]~I .input_power_up = "low";
defparam \Product[5]~I .input_register_mode = "none";
defparam \Product[5]~I .input_sync_reset = "none";
defparam \Product[5]~I .oe_async_reset = "none";
defparam \Product[5]~I .oe_power_up = "low";
defparam \Product[5]~I .oe_register_mode = "none";
defparam \Product[5]~I .oe_sync_reset = "none";
defparam \Product[5]~I .operation_mode = "output";
defparam \Product[5]~I .output_async_reset = "none";
defparam \Product[5]~I .output_power_up = "low";
defparam \Product[5]~I .output_register_mode = "none";
defparam \Product[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[4]~I (
	.datain(\Multiplier|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[4]));
// synopsys translate_off
defparam \Product[4]~I .input_async_reset = "none";
defparam \Product[4]~I .input_power_up = "low";
defparam \Product[4]~I .input_register_mode = "none";
defparam \Product[4]~I .input_sync_reset = "none";
defparam \Product[4]~I .oe_async_reset = "none";
defparam \Product[4]~I .oe_power_up = "low";
defparam \Product[4]~I .oe_register_mode = "none";
defparam \Product[4]~I .oe_sync_reset = "none";
defparam \Product[4]~I .operation_mode = "output";
defparam \Product[4]~I .output_async_reset = "none";
defparam \Product[4]~I .output_power_up = "low";
defparam \Product[4]~I .output_register_mode = "none";
defparam \Product[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[3]~I (
	.datain(\Multiplier|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[3]));
// synopsys translate_off
defparam \Product[3]~I .input_async_reset = "none";
defparam \Product[3]~I .input_power_up = "low";
defparam \Product[3]~I .input_register_mode = "none";
defparam \Product[3]~I .input_sync_reset = "none";
defparam \Product[3]~I .oe_async_reset = "none";
defparam \Product[3]~I .oe_power_up = "low";
defparam \Product[3]~I .oe_register_mode = "none";
defparam \Product[3]~I .oe_sync_reset = "none";
defparam \Product[3]~I .operation_mode = "output";
defparam \Product[3]~I .output_async_reset = "none";
defparam \Product[3]~I .output_power_up = "low";
defparam \Product[3]~I .output_register_mode = "none";
defparam \Product[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[2]~I (
	.datain(\Multiplier|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[2]));
// synopsys translate_off
defparam \Product[2]~I .input_async_reset = "none";
defparam \Product[2]~I .input_power_up = "low";
defparam \Product[2]~I .input_register_mode = "none";
defparam \Product[2]~I .input_sync_reset = "none";
defparam \Product[2]~I .oe_async_reset = "none";
defparam \Product[2]~I .oe_power_up = "low";
defparam \Product[2]~I .oe_register_mode = "none";
defparam \Product[2]~I .oe_sync_reset = "none";
defparam \Product[2]~I .operation_mode = "output";
defparam \Product[2]~I .output_async_reset = "none";
defparam \Product[2]~I .output_power_up = "low";
defparam \Product[2]~I .output_register_mode = "none";
defparam \Product[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[1]~I (
	.datain(\Multiplier|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[1]));
// synopsys translate_off
defparam \Product[1]~I .input_async_reset = "none";
defparam \Product[1]~I .input_power_up = "low";
defparam \Product[1]~I .input_register_mode = "none";
defparam \Product[1]~I .input_sync_reset = "none";
defparam \Product[1]~I .oe_async_reset = "none";
defparam \Product[1]~I .oe_power_up = "low";
defparam \Product[1]~I .oe_register_mode = "none";
defparam \Product[1]~I .oe_sync_reset = "none";
defparam \Product[1]~I .operation_mode = "output";
defparam \Product[1]~I .output_async_reset = "none";
defparam \Product[1]~I .output_power_up = "low";
defparam \Product[1]~I .output_register_mode = "none";
defparam \Product[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Product[0]~I (
	.datain(\Multiplier|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Product[0]));
// synopsys translate_off
defparam \Product[0]~I .input_async_reset = "none";
defparam \Product[0]~I .input_power_up = "low";
defparam \Product[0]~I .input_register_mode = "none";
defparam \Product[0]~I .input_sync_reset = "none";
defparam \Product[0]~I .oe_async_reset = "none";
defparam \Product[0]~I .oe_power_up = "low";
defparam \Product[0]~I .oe_register_mode = "none";
defparam \Product[0]~I .oe_sync_reset = "none";
defparam \Product[0]~I .operation_mode = "output";
defparam \Product[0]~I .output_async_reset = "none";
defparam \Product[0]~I .output_power_up = "low";
defparam \Product[0]~I .output_register_mode = "none";
defparam \Product[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CO~I (
	.datain(\ALU|Mux16~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CO));
// synopsys translate_off
defparam \CO~I .input_async_reset = "none";
defparam \CO~I .input_power_up = "low";
defparam \CO~I .input_register_mode = "none";
defparam \CO~I .input_sync_reset = "none";
defparam \CO~I .oe_async_reset = "none";
defparam \CO~I .oe_power_up = "low";
defparam \CO~I .oe_register_mode = "none";
defparam \CO~I .oe_sync_reset = "none";
defparam \CO~I .operation_mode = "output";
defparam \CO~I .output_async_reset = "none";
defparam \CO~I .output_power_up = "low";
defparam \CO~I .output_register_mode = "none";
defparam \CO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OVF~I (
	.datain(\ALU|ovf~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OVF));
// synopsys translate_off
defparam \OVF~I .input_async_reset = "none";
defparam \OVF~I .input_power_up = "low";
defparam \OVF~I .input_register_mode = "none";
defparam \OVF~I .input_sync_reset = "none";
defparam \OVF~I .oe_async_reset = "none";
defparam \OVF~I .oe_power_up = "low";
defparam \OVF~I .oe_register_mode = "none";
defparam \OVF~I .oe_sync_reset = "none";
defparam \OVF~I .operation_mode = "output";
defparam \OVF~I .output_async_reset = "none";
defparam \OVF~I .output_power_up = "low";
defparam \OVF~I .output_register_mode = "none";
defparam \OVF~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(\ALU|Equal0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \N~I (
	.datain(\ALU|Mux8~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "output";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[7]~I (
	.datain(\MULT_SEL_A|Output[7]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[7]));
// synopsys translate_off
defparam \ALUOUT[7]~I .input_async_reset = "none";
defparam \ALUOUT[7]~I .input_power_up = "low";
defparam \ALUOUT[7]~I .input_register_mode = "none";
defparam \ALUOUT[7]~I .input_sync_reset = "none";
defparam \ALUOUT[7]~I .oe_async_reset = "none";
defparam \ALUOUT[7]~I .oe_power_up = "low";
defparam \ALUOUT[7]~I .oe_register_mode = "none";
defparam \ALUOUT[7]~I .oe_sync_reset = "none";
defparam \ALUOUT[7]~I .operation_mode = "output";
defparam \ALUOUT[7]~I .output_async_reset = "none";
defparam \ALUOUT[7]~I .output_power_up = "low";
defparam \ALUOUT[7]~I .output_register_mode = "none";
defparam \ALUOUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[6]~I (
	.datain(\MULT_SEL_A|Output[6]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[6]));
// synopsys translate_off
defparam \ALUOUT[6]~I .input_async_reset = "none";
defparam \ALUOUT[6]~I .input_power_up = "low";
defparam \ALUOUT[6]~I .input_register_mode = "none";
defparam \ALUOUT[6]~I .input_sync_reset = "none";
defparam \ALUOUT[6]~I .oe_async_reset = "none";
defparam \ALUOUT[6]~I .oe_power_up = "low";
defparam \ALUOUT[6]~I .oe_register_mode = "none";
defparam \ALUOUT[6]~I .oe_sync_reset = "none";
defparam \ALUOUT[6]~I .operation_mode = "output";
defparam \ALUOUT[6]~I .output_async_reset = "none";
defparam \ALUOUT[6]~I .output_power_up = "low";
defparam \ALUOUT[6]~I .output_register_mode = "none";
defparam \ALUOUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[5]~I (
	.datain(\MULT_SEL_A|Output[5]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[5]));
// synopsys translate_off
defparam \ALUOUT[5]~I .input_async_reset = "none";
defparam \ALUOUT[5]~I .input_power_up = "low";
defparam \ALUOUT[5]~I .input_register_mode = "none";
defparam \ALUOUT[5]~I .input_sync_reset = "none";
defparam \ALUOUT[5]~I .oe_async_reset = "none";
defparam \ALUOUT[5]~I .oe_power_up = "low";
defparam \ALUOUT[5]~I .oe_register_mode = "none";
defparam \ALUOUT[5]~I .oe_sync_reset = "none";
defparam \ALUOUT[5]~I .operation_mode = "output";
defparam \ALUOUT[5]~I .output_async_reset = "none";
defparam \ALUOUT[5]~I .output_power_up = "low";
defparam \ALUOUT[5]~I .output_register_mode = "none";
defparam \ALUOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[4]~I (
	.datain(\MULT_SEL_A|Output[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[4]));
// synopsys translate_off
defparam \ALUOUT[4]~I .input_async_reset = "none";
defparam \ALUOUT[4]~I .input_power_up = "low";
defparam \ALUOUT[4]~I .input_register_mode = "none";
defparam \ALUOUT[4]~I .input_sync_reset = "none";
defparam \ALUOUT[4]~I .oe_async_reset = "none";
defparam \ALUOUT[4]~I .oe_power_up = "low";
defparam \ALUOUT[4]~I .oe_register_mode = "none";
defparam \ALUOUT[4]~I .oe_sync_reset = "none";
defparam \ALUOUT[4]~I .operation_mode = "output";
defparam \ALUOUT[4]~I .output_async_reset = "none";
defparam \ALUOUT[4]~I .output_power_up = "low";
defparam \ALUOUT[4]~I .output_register_mode = "none";
defparam \ALUOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[3]~I (
	.datain(\MULT_SEL_A|Output[3]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[3]));
// synopsys translate_off
defparam \ALUOUT[3]~I .input_async_reset = "none";
defparam \ALUOUT[3]~I .input_power_up = "low";
defparam \ALUOUT[3]~I .input_register_mode = "none";
defparam \ALUOUT[3]~I .input_sync_reset = "none";
defparam \ALUOUT[3]~I .oe_async_reset = "none";
defparam \ALUOUT[3]~I .oe_power_up = "low";
defparam \ALUOUT[3]~I .oe_register_mode = "none";
defparam \ALUOUT[3]~I .oe_sync_reset = "none";
defparam \ALUOUT[3]~I .operation_mode = "output";
defparam \ALUOUT[3]~I .output_async_reset = "none";
defparam \ALUOUT[3]~I .output_power_up = "low";
defparam \ALUOUT[3]~I .output_register_mode = "none";
defparam \ALUOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[2]~I (
	.datain(\MULT_SEL_A|Output[2]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[2]));
// synopsys translate_off
defparam \ALUOUT[2]~I .input_async_reset = "none";
defparam \ALUOUT[2]~I .input_power_up = "low";
defparam \ALUOUT[2]~I .input_register_mode = "none";
defparam \ALUOUT[2]~I .input_sync_reset = "none";
defparam \ALUOUT[2]~I .oe_async_reset = "none";
defparam \ALUOUT[2]~I .oe_power_up = "low";
defparam \ALUOUT[2]~I .oe_register_mode = "none";
defparam \ALUOUT[2]~I .oe_sync_reset = "none";
defparam \ALUOUT[2]~I .operation_mode = "output";
defparam \ALUOUT[2]~I .output_async_reset = "none";
defparam \ALUOUT[2]~I .output_power_up = "low";
defparam \ALUOUT[2]~I .output_register_mode = "none";
defparam \ALUOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[1]~I (
	.datain(\MULT_SEL_A|Output[1]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[1]));
// synopsys translate_off
defparam \ALUOUT[1]~I .input_async_reset = "none";
defparam \ALUOUT[1]~I .input_power_up = "low";
defparam \ALUOUT[1]~I .input_register_mode = "none";
defparam \ALUOUT[1]~I .input_sync_reset = "none";
defparam \ALUOUT[1]~I .oe_async_reset = "none";
defparam \ALUOUT[1]~I .oe_power_up = "low";
defparam \ALUOUT[1]~I .oe_register_mode = "none";
defparam \ALUOUT[1]~I .oe_sync_reset = "none";
defparam \ALUOUT[1]~I .operation_mode = "output";
defparam \ALUOUT[1]~I .output_async_reset = "none";
defparam \ALUOUT[1]~I .output_power_up = "low";
defparam \ALUOUT[1]~I .output_register_mode = "none";
defparam \ALUOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOUT[0]~I (
	.datain(\MULT_SEL_A|Output[0]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOUT[0]));
// synopsys translate_off
defparam \ALUOUT[0]~I .input_async_reset = "none";
defparam \ALUOUT[0]~I .input_power_up = "low";
defparam \ALUOUT[0]~I .input_register_mode = "none";
defparam \ALUOUT[0]~I .input_sync_reset = "none";
defparam \ALUOUT[0]~I .oe_async_reset = "none";
defparam \ALUOUT[0]~I .oe_power_up = "low";
defparam \ALUOUT[0]~I .oe_register_mode = "none";
defparam \ALUOUT[0]~I .oe_sync_reset = "none";
defparam \ALUOUT[0]~I .operation_mode = "output";
defparam \ALUOUT[0]~I .output_async_reset = "none";
defparam \ALUOUT[0]~I .output_power_up = "low";
defparam \ALUOUT[0]~I .output_register_mode = "none";
defparam \ALUOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[9]~I (
	.datain(\inst3|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[9]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[9]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[9]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[9]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[9]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[8]~I (
	.datain(\inst3|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[8]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[8]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[8]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[8]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[8]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[7]~I (
	.datain(\REG_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[7]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[7]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[7]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[7]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[7]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[6]~I (
	.datain(\REG_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[6]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[6]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[6]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[6]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[6]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[5]~I (
	.datain(\REG_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[5]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[5]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[5]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[5]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[5]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[4]~I (
	.datain(\REG_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[4]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[4]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[4]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[4]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[4]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[3]~I (
	.datain(\REG_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[3]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[3]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[3]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[3]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[3]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[2]~I (
	.datain(\REG_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[2]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[2]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[2]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[2]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[2]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[1]~I (
	.datain(\REG_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[1]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[1]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[1]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[1]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[1]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_ADDR_IN[0]~I (
	.datain(\REG_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_ADDR_IN[0]));
// synopsys translate_off
defparam \DATA_MEM_ADDR_IN[0]~I .input_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .input_power_up = "low";
defparam \DATA_MEM_ADDR_IN[0]~I .input_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .oe_power_up = "low";
defparam \DATA_MEM_ADDR_IN[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .operation_mode = "output";
defparam \DATA_MEM_ADDR_IN[0]~I .output_async_reset = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .output_power_up = "low";
defparam \DATA_MEM_ADDR_IN[0]~I .output_register_mode = "none";
defparam \DATA_MEM_ADDR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[15]~I (
	.datain(\inst11|Output[15]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[15]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[15]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[15]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[15]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[15]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[15]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[15]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[15]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[15]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[14]~I (
	.datain(\inst11|Output[14]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[14]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[14]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[14]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[14]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[14]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[14]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[14]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[14]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[14]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[13]~I (
	.datain(\inst11|Output[13]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[13]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[13]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[13]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[13]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[13]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[13]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[13]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[13]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[13]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[12]~I (
	.datain(\inst11|Output[12]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[12]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[12]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[12]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[12]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[12]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[12]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[12]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[12]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[12]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[11]~I (
	.datain(\inst11|Output[11]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[11]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[11]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[11]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[11]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[11]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[11]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[11]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[11]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[11]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[10]~I (
	.datain(\inst11|Output[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[10]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[10]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[10]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[10]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[10]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[10]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[10]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[10]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[10]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[9]~I (
	.datain(\inst11|Output[9]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[9]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[9]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[9]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[9]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[9]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[9]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[9]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[9]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[9]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[8]~I (
	.datain(\inst11|Output[8]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[8]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[8]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[8]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[8]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[8]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[8]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[8]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[8]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[8]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[7]~I (
	.datain(\inst11|Output[7]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[7]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[7]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[7]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[7]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[7]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[7]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[7]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[7]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[7]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[6]~I (
	.datain(\inst11|Output[6]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[6]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[6]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[6]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[6]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[6]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[6]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[6]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[6]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[6]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[5]~I (
	.datain(\inst11|Output[5]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[5]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[5]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[5]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[5]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[5]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[5]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[5]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[5]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[5]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[4]~I (
	.datain(\inst11|Output[4]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[4]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[4]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[4]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[4]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[4]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[4]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[4]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[4]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[4]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[3]~I (
	.datain(\inst11|Output[3]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[3]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[3]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[3]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[3]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[3]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[3]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[3]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[3]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[3]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[2]~I (
	.datain(\inst11|Output[2]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[2]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[2]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[2]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[2]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[2]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[2]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[2]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[2]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[2]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[1]~I (
	.datain(\inst11|Output[1]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[1]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[1]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[1]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[1]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[1]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[1]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[1]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[1]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[1]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_MEM_DATA_IN[0]~I (
	.datain(\inst11|Output[0]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_DATA_IN[0]));
// synopsys translate_off
defparam \DATA_MEM_DATA_IN[0]~I .input_async_reset = "none";
defparam \DATA_MEM_DATA_IN[0]~I .input_power_up = "low";
defparam \DATA_MEM_DATA_IN[0]~I .input_register_mode = "none";
defparam \DATA_MEM_DATA_IN[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_DATA_IN[0]~I .oe_power_up = "low";
defparam \DATA_MEM_DATA_IN[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_DATA_IN[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_DATA_IN[0]~I .operation_mode = "output";
defparam \DATA_MEM_DATA_IN[0]~I .output_async_reset = "none";
defparam \DATA_MEM_DATA_IN[0]~I .output_power_up = "low";
defparam \DATA_MEM_DATA_IN[0]~I .output_register_mode = "none";
defparam \DATA_MEM_DATA_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPCODE[3]~I (
	.datain(\INST_MEM_OUT~combout [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCODE[3]));
// synopsys translate_off
defparam \OPCODE[3]~I .input_async_reset = "none";
defparam \OPCODE[3]~I .input_power_up = "low";
defparam \OPCODE[3]~I .input_register_mode = "none";
defparam \OPCODE[3]~I .input_sync_reset = "none";
defparam \OPCODE[3]~I .oe_async_reset = "none";
defparam \OPCODE[3]~I .oe_power_up = "low";
defparam \OPCODE[3]~I .oe_register_mode = "none";
defparam \OPCODE[3]~I .oe_sync_reset = "none";
defparam \OPCODE[3]~I .operation_mode = "output";
defparam \OPCODE[3]~I .output_async_reset = "none";
defparam \OPCODE[3]~I .output_power_up = "low";
defparam \OPCODE[3]~I .output_register_mode = "none";
defparam \OPCODE[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPCODE[2]~I (
	.datain(\INST_MEM_OUT~combout [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCODE[2]));
// synopsys translate_off
defparam \OPCODE[2]~I .input_async_reset = "none";
defparam \OPCODE[2]~I .input_power_up = "low";
defparam \OPCODE[2]~I .input_register_mode = "none";
defparam \OPCODE[2]~I .input_sync_reset = "none";
defparam \OPCODE[2]~I .oe_async_reset = "none";
defparam \OPCODE[2]~I .oe_power_up = "low";
defparam \OPCODE[2]~I .oe_register_mode = "none";
defparam \OPCODE[2]~I .oe_sync_reset = "none";
defparam \OPCODE[2]~I .operation_mode = "output";
defparam \OPCODE[2]~I .output_async_reset = "none";
defparam \OPCODE[2]~I .output_power_up = "low";
defparam \OPCODE[2]~I .output_register_mode = "none";
defparam \OPCODE[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPCODE[1]~I (
	.datain(\INST_MEM_OUT~combout [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCODE[1]));
// synopsys translate_off
defparam \OPCODE[1]~I .input_async_reset = "none";
defparam \OPCODE[1]~I .input_power_up = "low";
defparam \OPCODE[1]~I .input_register_mode = "none";
defparam \OPCODE[1]~I .input_sync_reset = "none";
defparam \OPCODE[1]~I .oe_async_reset = "none";
defparam \OPCODE[1]~I .oe_power_up = "low";
defparam \OPCODE[1]~I .oe_register_mode = "none";
defparam \OPCODE[1]~I .oe_sync_reset = "none";
defparam \OPCODE[1]~I .operation_mode = "output";
defparam \OPCODE[1]~I .output_async_reset = "none";
defparam \OPCODE[1]~I .output_power_up = "low";
defparam \OPCODE[1]~I .output_register_mode = "none";
defparam \OPCODE[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OPCODE[0]~I (
	.datain(\INST_MEM_OUT~combout [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OPCODE[0]));
// synopsys translate_off
defparam \OPCODE[0]~I .input_async_reset = "none";
defparam \OPCODE[0]~I .input_power_up = "low";
defparam \OPCODE[0]~I .input_register_mode = "none";
defparam \OPCODE[0]~I .input_sync_reset = "none";
defparam \OPCODE[0]~I .oe_async_reset = "none";
defparam \OPCODE[0]~I .oe_power_up = "low";
defparam \OPCODE[0]~I .oe_register_mode = "none";
defparam \OPCODE[0]~I .oe_sync_reset = "none";
defparam \OPCODE[0]~I .operation_mode = "output";
defparam \OPCODE[0]~I .output_async_reset = "none";
defparam \OPCODE[0]~I .output_power_up = "low";
defparam \OPCODE[0]~I .output_register_mode = "none";
defparam \OPCODE[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[7]~I (
	.datain(\REG_Q|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[7]));
// synopsys translate_off
defparam \OUT_Q[7]~I .input_async_reset = "none";
defparam \OUT_Q[7]~I .input_power_up = "low";
defparam \OUT_Q[7]~I .input_register_mode = "none";
defparam \OUT_Q[7]~I .input_sync_reset = "none";
defparam \OUT_Q[7]~I .oe_async_reset = "none";
defparam \OUT_Q[7]~I .oe_power_up = "low";
defparam \OUT_Q[7]~I .oe_register_mode = "none";
defparam \OUT_Q[7]~I .oe_sync_reset = "none";
defparam \OUT_Q[7]~I .operation_mode = "output";
defparam \OUT_Q[7]~I .output_async_reset = "none";
defparam \OUT_Q[7]~I .output_power_up = "low";
defparam \OUT_Q[7]~I .output_register_mode = "none";
defparam \OUT_Q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[6]~I (
	.datain(\REG_Q|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[6]));
// synopsys translate_off
defparam \OUT_Q[6]~I .input_async_reset = "none";
defparam \OUT_Q[6]~I .input_power_up = "low";
defparam \OUT_Q[6]~I .input_register_mode = "none";
defparam \OUT_Q[6]~I .input_sync_reset = "none";
defparam \OUT_Q[6]~I .oe_async_reset = "none";
defparam \OUT_Q[6]~I .oe_power_up = "low";
defparam \OUT_Q[6]~I .oe_register_mode = "none";
defparam \OUT_Q[6]~I .oe_sync_reset = "none";
defparam \OUT_Q[6]~I .operation_mode = "output";
defparam \OUT_Q[6]~I .output_async_reset = "none";
defparam \OUT_Q[6]~I .output_power_up = "low";
defparam \OUT_Q[6]~I .output_register_mode = "none";
defparam \OUT_Q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[5]~I (
	.datain(\REG_Q|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[5]));
// synopsys translate_off
defparam \OUT_Q[5]~I .input_async_reset = "none";
defparam \OUT_Q[5]~I .input_power_up = "low";
defparam \OUT_Q[5]~I .input_register_mode = "none";
defparam \OUT_Q[5]~I .input_sync_reset = "none";
defparam \OUT_Q[5]~I .oe_async_reset = "none";
defparam \OUT_Q[5]~I .oe_power_up = "low";
defparam \OUT_Q[5]~I .oe_register_mode = "none";
defparam \OUT_Q[5]~I .oe_sync_reset = "none";
defparam \OUT_Q[5]~I .operation_mode = "output";
defparam \OUT_Q[5]~I .output_async_reset = "none";
defparam \OUT_Q[5]~I .output_power_up = "low";
defparam \OUT_Q[5]~I .output_register_mode = "none";
defparam \OUT_Q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[4]~I (
	.datain(\REG_Q|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[4]));
// synopsys translate_off
defparam \OUT_Q[4]~I .input_async_reset = "none";
defparam \OUT_Q[4]~I .input_power_up = "low";
defparam \OUT_Q[4]~I .input_register_mode = "none";
defparam \OUT_Q[4]~I .input_sync_reset = "none";
defparam \OUT_Q[4]~I .oe_async_reset = "none";
defparam \OUT_Q[4]~I .oe_power_up = "low";
defparam \OUT_Q[4]~I .oe_register_mode = "none";
defparam \OUT_Q[4]~I .oe_sync_reset = "none";
defparam \OUT_Q[4]~I .operation_mode = "output";
defparam \OUT_Q[4]~I .output_async_reset = "none";
defparam \OUT_Q[4]~I .output_power_up = "low";
defparam \OUT_Q[4]~I .output_register_mode = "none";
defparam \OUT_Q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[3]~I (
	.datain(\REG_Q|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[3]));
// synopsys translate_off
defparam \OUT_Q[3]~I .input_async_reset = "none";
defparam \OUT_Q[3]~I .input_power_up = "low";
defparam \OUT_Q[3]~I .input_register_mode = "none";
defparam \OUT_Q[3]~I .input_sync_reset = "none";
defparam \OUT_Q[3]~I .oe_async_reset = "none";
defparam \OUT_Q[3]~I .oe_power_up = "low";
defparam \OUT_Q[3]~I .oe_register_mode = "none";
defparam \OUT_Q[3]~I .oe_sync_reset = "none";
defparam \OUT_Q[3]~I .operation_mode = "output";
defparam \OUT_Q[3]~I .output_async_reset = "none";
defparam \OUT_Q[3]~I .output_power_up = "low";
defparam \OUT_Q[3]~I .output_register_mode = "none";
defparam \OUT_Q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[2]~I (
	.datain(\REG_Q|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[2]));
// synopsys translate_off
defparam \OUT_Q[2]~I .input_async_reset = "none";
defparam \OUT_Q[2]~I .input_power_up = "low";
defparam \OUT_Q[2]~I .input_register_mode = "none";
defparam \OUT_Q[2]~I .input_sync_reset = "none";
defparam \OUT_Q[2]~I .oe_async_reset = "none";
defparam \OUT_Q[2]~I .oe_power_up = "low";
defparam \OUT_Q[2]~I .oe_register_mode = "none";
defparam \OUT_Q[2]~I .oe_sync_reset = "none";
defparam \OUT_Q[2]~I .operation_mode = "output";
defparam \OUT_Q[2]~I .output_async_reset = "none";
defparam \OUT_Q[2]~I .output_power_up = "low";
defparam \OUT_Q[2]~I .output_register_mode = "none";
defparam \OUT_Q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[1]~I (
	.datain(\REG_Q|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[1]));
// synopsys translate_off
defparam \OUT_Q[1]~I .input_async_reset = "none";
defparam \OUT_Q[1]~I .input_power_up = "low";
defparam \OUT_Q[1]~I .input_register_mode = "none";
defparam \OUT_Q[1]~I .input_sync_reset = "none";
defparam \OUT_Q[1]~I .oe_async_reset = "none";
defparam \OUT_Q[1]~I .oe_power_up = "low";
defparam \OUT_Q[1]~I .oe_register_mode = "none";
defparam \OUT_Q[1]~I .oe_sync_reset = "none";
defparam \OUT_Q[1]~I .operation_mode = "output";
defparam \OUT_Q[1]~I .output_async_reset = "none";
defparam \OUT_Q[1]~I .output_power_up = "low";
defparam \OUT_Q[1]~I .output_register_mode = "none";
defparam \OUT_Q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_Q[0]~I (
	.datain(\REG_Q|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_Q[0]));
// synopsys translate_off
defparam \OUT_Q[0]~I .input_async_reset = "none";
defparam \OUT_Q[0]~I .input_power_up = "low";
defparam \OUT_Q[0]~I .input_register_mode = "none";
defparam \OUT_Q[0]~I .input_sync_reset = "none";
defparam \OUT_Q[0]~I .oe_async_reset = "none";
defparam \OUT_Q[0]~I .oe_power_up = "low";
defparam \OUT_Q[0]~I .oe_register_mode = "none";
defparam \OUT_Q[0]~I .oe_sync_reset = "none";
defparam \OUT_Q[0]~I .operation_mode = "output";
defparam \OUT_Q[0]~I .output_async_reset = "none";
defparam \OUT_Q[0]~I .output_power_up = "low";
defparam \OUT_Q[0]~I .output_register_mode = "none";
defparam \OUT_Q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[7]~I (
	.datain(\RF|Read_DataA[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[7]));
// synopsys translate_off
defparam \READ_DATA_A[7]~I .input_async_reset = "none";
defparam \READ_DATA_A[7]~I .input_power_up = "low";
defparam \READ_DATA_A[7]~I .input_register_mode = "none";
defparam \READ_DATA_A[7]~I .input_sync_reset = "none";
defparam \READ_DATA_A[7]~I .oe_async_reset = "none";
defparam \READ_DATA_A[7]~I .oe_power_up = "low";
defparam \READ_DATA_A[7]~I .oe_register_mode = "none";
defparam \READ_DATA_A[7]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[7]~I .operation_mode = "output";
defparam \READ_DATA_A[7]~I .output_async_reset = "none";
defparam \READ_DATA_A[7]~I .output_power_up = "low";
defparam \READ_DATA_A[7]~I .output_register_mode = "none";
defparam \READ_DATA_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[6]~I (
	.datain(\RF|Read_DataA[6]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[6]));
// synopsys translate_off
defparam \READ_DATA_A[6]~I .input_async_reset = "none";
defparam \READ_DATA_A[6]~I .input_power_up = "low";
defparam \READ_DATA_A[6]~I .input_register_mode = "none";
defparam \READ_DATA_A[6]~I .input_sync_reset = "none";
defparam \READ_DATA_A[6]~I .oe_async_reset = "none";
defparam \READ_DATA_A[6]~I .oe_power_up = "low";
defparam \READ_DATA_A[6]~I .oe_register_mode = "none";
defparam \READ_DATA_A[6]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[6]~I .operation_mode = "output";
defparam \READ_DATA_A[6]~I .output_async_reset = "none";
defparam \READ_DATA_A[6]~I .output_power_up = "low";
defparam \READ_DATA_A[6]~I .output_register_mode = "none";
defparam \READ_DATA_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[5]~I (
	.datain(\RF|Read_DataA[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[5]));
// synopsys translate_off
defparam \READ_DATA_A[5]~I .input_async_reset = "none";
defparam \READ_DATA_A[5]~I .input_power_up = "low";
defparam \READ_DATA_A[5]~I .input_register_mode = "none";
defparam \READ_DATA_A[5]~I .input_sync_reset = "none";
defparam \READ_DATA_A[5]~I .oe_async_reset = "none";
defparam \READ_DATA_A[5]~I .oe_power_up = "low";
defparam \READ_DATA_A[5]~I .oe_register_mode = "none";
defparam \READ_DATA_A[5]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[5]~I .operation_mode = "output";
defparam \READ_DATA_A[5]~I .output_async_reset = "none";
defparam \READ_DATA_A[5]~I .output_power_up = "low";
defparam \READ_DATA_A[5]~I .output_register_mode = "none";
defparam \READ_DATA_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[4]~I (
	.datain(\RF|Read_DataA[4]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[4]));
// synopsys translate_off
defparam \READ_DATA_A[4]~I .input_async_reset = "none";
defparam \READ_DATA_A[4]~I .input_power_up = "low";
defparam \READ_DATA_A[4]~I .input_register_mode = "none";
defparam \READ_DATA_A[4]~I .input_sync_reset = "none";
defparam \READ_DATA_A[4]~I .oe_async_reset = "none";
defparam \READ_DATA_A[4]~I .oe_power_up = "low";
defparam \READ_DATA_A[4]~I .oe_register_mode = "none";
defparam \READ_DATA_A[4]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[4]~I .operation_mode = "output";
defparam \READ_DATA_A[4]~I .output_async_reset = "none";
defparam \READ_DATA_A[4]~I .output_power_up = "low";
defparam \READ_DATA_A[4]~I .output_register_mode = "none";
defparam \READ_DATA_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[3]~I (
	.datain(\RF|Read_DataA[3]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[3]));
// synopsys translate_off
defparam \READ_DATA_A[3]~I .input_async_reset = "none";
defparam \READ_DATA_A[3]~I .input_power_up = "low";
defparam \READ_DATA_A[3]~I .input_register_mode = "none";
defparam \READ_DATA_A[3]~I .input_sync_reset = "none";
defparam \READ_DATA_A[3]~I .oe_async_reset = "none";
defparam \READ_DATA_A[3]~I .oe_power_up = "low";
defparam \READ_DATA_A[3]~I .oe_register_mode = "none";
defparam \READ_DATA_A[3]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[3]~I .operation_mode = "output";
defparam \READ_DATA_A[3]~I .output_async_reset = "none";
defparam \READ_DATA_A[3]~I .output_power_up = "low";
defparam \READ_DATA_A[3]~I .output_register_mode = "none";
defparam \READ_DATA_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[2]~I (
	.datain(\RF|Read_DataA[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[2]));
// synopsys translate_off
defparam \READ_DATA_A[2]~I .input_async_reset = "none";
defparam \READ_DATA_A[2]~I .input_power_up = "low";
defparam \READ_DATA_A[2]~I .input_register_mode = "none";
defparam \READ_DATA_A[2]~I .input_sync_reset = "none";
defparam \READ_DATA_A[2]~I .oe_async_reset = "none";
defparam \READ_DATA_A[2]~I .oe_power_up = "low";
defparam \READ_DATA_A[2]~I .oe_register_mode = "none";
defparam \READ_DATA_A[2]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[2]~I .operation_mode = "output";
defparam \READ_DATA_A[2]~I .output_async_reset = "none";
defparam \READ_DATA_A[2]~I .output_power_up = "low";
defparam \READ_DATA_A[2]~I .output_register_mode = "none";
defparam \READ_DATA_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[1]~I (
	.datain(\RF|Read_DataA[1]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[1]));
// synopsys translate_off
defparam \READ_DATA_A[1]~I .input_async_reset = "none";
defparam \READ_DATA_A[1]~I .input_power_up = "low";
defparam \READ_DATA_A[1]~I .input_register_mode = "none";
defparam \READ_DATA_A[1]~I .input_sync_reset = "none";
defparam \READ_DATA_A[1]~I .oe_async_reset = "none";
defparam \READ_DATA_A[1]~I .oe_power_up = "low";
defparam \READ_DATA_A[1]~I .oe_register_mode = "none";
defparam \READ_DATA_A[1]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[1]~I .operation_mode = "output";
defparam \READ_DATA_A[1]~I .output_async_reset = "none";
defparam \READ_DATA_A[1]~I .output_power_up = "low";
defparam \READ_DATA_A[1]~I .output_register_mode = "none";
defparam \READ_DATA_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_A[0]~I (
	.datain(\RF|Read_DataA[0]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_A[0]));
// synopsys translate_off
defparam \READ_DATA_A[0]~I .input_async_reset = "none";
defparam \READ_DATA_A[0]~I .input_power_up = "low";
defparam \READ_DATA_A[0]~I .input_register_mode = "none";
defparam \READ_DATA_A[0]~I .input_sync_reset = "none";
defparam \READ_DATA_A[0]~I .oe_async_reset = "none";
defparam \READ_DATA_A[0]~I .oe_power_up = "low";
defparam \READ_DATA_A[0]~I .oe_register_mode = "none";
defparam \READ_DATA_A[0]~I .oe_sync_reset = "none";
defparam \READ_DATA_A[0]~I .operation_mode = "output";
defparam \READ_DATA_A[0]~I .output_async_reset = "none";
defparam \READ_DATA_A[0]~I .output_power_up = "low";
defparam \READ_DATA_A[0]~I .output_register_mode = "none";
defparam \READ_DATA_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[7]~I (
	.datain(\RF|Read_DataB[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[7]));
// synopsys translate_off
defparam \READ_DATA_B[7]~I .input_async_reset = "none";
defparam \READ_DATA_B[7]~I .input_power_up = "low";
defparam \READ_DATA_B[7]~I .input_register_mode = "none";
defparam \READ_DATA_B[7]~I .input_sync_reset = "none";
defparam \READ_DATA_B[7]~I .oe_async_reset = "none";
defparam \READ_DATA_B[7]~I .oe_power_up = "low";
defparam \READ_DATA_B[7]~I .oe_register_mode = "none";
defparam \READ_DATA_B[7]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[7]~I .operation_mode = "output";
defparam \READ_DATA_B[7]~I .output_async_reset = "none";
defparam \READ_DATA_B[7]~I .output_power_up = "low";
defparam \READ_DATA_B[7]~I .output_register_mode = "none";
defparam \READ_DATA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[6]~I (
	.datain(\Multiplier|Q[6]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[6]));
// synopsys translate_off
defparam \READ_DATA_B[6]~I .input_async_reset = "none";
defparam \READ_DATA_B[6]~I .input_power_up = "low";
defparam \READ_DATA_B[6]~I .input_register_mode = "none";
defparam \READ_DATA_B[6]~I .input_sync_reset = "none";
defparam \READ_DATA_B[6]~I .oe_async_reset = "none";
defparam \READ_DATA_B[6]~I .oe_power_up = "low";
defparam \READ_DATA_B[6]~I .oe_register_mode = "none";
defparam \READ_DATA_B[6]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[6]~I .operation_mode = "output";
defparam \READ_DATA_B[6]~I .output_async_reset = "none";
defparam \READ_DATA_B[6]~I .output_power_up = "low";
defparam \READ_DATA_B[6]~I .output_register_mode = "none";
defparam \READ_DATA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[5]~I (
	.datain(\Multiplier|Q[5]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[5]));
// synopsys translate_off
defparam \READ_DATA_B[5]~I .input_async_reset = "none";
defparam \READ_DATA_B[5]~I .input_power_up = "low";
defparam \READ_DATA_B[5]~I .input_register_mode = "none";
defparam \READ_DATA_B[5]~I .input_sync_reset = "none";
defparam \READ_DATA_B[5]~I .oe_async_reset = "none";
defparam \READ_DATA_B[5]~I .oe_power_up = "low";
defparam \READ_DATA_B[5]~I .oe_register_mode = "none";
defparam \READ_DATA_B[5]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[5]~I .operation_mode = "output";
defparam \READ_DATA_B[5]~I .output_async_reset = "none";
defparam \READ_DATA_B[5]~I .output_power_up = "low";
defparam \READ_DATA_B[5]~I .output_register_mode = "none";
defparam \READ_DATA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[4]~I (
	.datain(\Multiplier|Q[4]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[4]));
// synopsys translate_off
defparam \READ_DATA_B[4]~I .input_async_reset = "none";
defparam \READ_DATA_B[4]~I .input_power_up = "low";
defparam \READ_DATA_B[4]~I .input_register_mode = "none";
defparam \READ_DATA_B[4]~I .input_sync_reset = "none";
defparam \READ_DATA_B[4]~I .oe_async_reset = "none";
defparam \READ_DATA_B[4]~I .oe_power_up = "low";
defparam \READ_DATA_B[4]~I .oe_register_mode = "none";
defparam \READ_DATA_B[4]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[4]~I .operation_mode = "output";
defparam \READ_DATA_B[4]~I .output_async_reset = "none";
defparam \READ_DATA_B[4]~I .output_power_up = "low";
defparam \READ_DATA_B[4]~I .output_register_mode = "none";
defparam \READ_DATA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[3]~I (
	.datain(\Multiplier|Q[3]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[3]));
// synopsys translate_off
defparam \READ_DATA_B[3]~I .input_async_reset = "none";
defparam \READ_DATA_B[3]~I .input_power_up = "low";
defparam \READ_DATA_B[3]~I .input_register_mode = "none";
defparam \READ_DATA_B[3]~I .input_sync_reset = "none";
defparam \READ_DATA_B[3]~I .oe_async_reset = "none";
defparam \READ_DATA_B[3]~I .oe_power_up = "low";
defparam \READ_DATA_B[3]~I .oe_register_mode = "none";
defparam \READ_DATA_B[3]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[3]~I .operation_mode = "output";
defparam \READ_DATA_B[3]~I .output_async_reset = "none";
defparam \READ_DATA_B[3]~I .output_power_up = "low";
defparam \READ_DATA_B[3]~I .output_register_mode = "none";
defparam \READ_DATA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[2]~I (
	.datain(\Multiplier|Q[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[2]));
// synopsys translate_off
defparam \READ_DATA_B[2]~I .input_async_reset = "none";
defparam \READ_DATA_B[2]~I .input_power_up = "low";
defparam \READ_DATA_B[2]~I .input_register_mode = "none";
defparam \READ_DATA_B[2]~I .input_sync_reset = "none";
defparam \READ_DATA_B[2]~I .oe_async_reset = "none";
defparam \READ_DATA_B[2]~I .oe_power_up = "low";
defparam \READ_DATA_B[2]~I .oe_register_mode = "none";
defparam \READ_DATA_B[2]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[2]~I .operation_mode = "output";
defparam \READ_DATA_B[2]~I .output_async_reset = "none";
defparam \READ_DATA_B[2]~I .output_power_up = "low";
defparam \READ_DATA_B[2]~I .output_register_mode = "none";
defparam \READ_DATA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[1]~I (
	.datain(\Multiplier|Q[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[1]));
// synopsys translate_off
defparam \READ_DATA_B[1]~I .input_async_reset = "none";
defparam \READ_DATA_B[1]~I .input_power_up = "low";
defparam \READ_DATA_B[1]~I .input_register_mode = "none";
defparam \READ_DATA_B[1]~I .input_sync_reset = "none";
defparam \READ_DATA_B[1]~I .oe_async_reset = "none";
defparam \READ_DATA_B[1]~I .oe_power_up = "low";
defparam \READ_DATA_B[1]~I .oe_register_mode = "none";
defparam \READ_DATA_B[1]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[1]~I .operation_mode = "output";
defparam \READ_DATA_B[1]~I .output_async_reset = "none";
defparam \READ_DATA_B[1]~I .output_power_up = "low";
defparam \READ_DATA_B[1]~I .output_register_mode = "none";
defparam \READ_DATA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \READ_DATA_B[0]~I (
	.datain(\Multiplier|Q[0]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(READ_DATA_B[0]));
// synopsys translate_off
defparam \READ_DATA_B[0]~I .input_async_reset = "none";
defparam \READ_DATA_B[0]~I .input_power_up = "low";
defparam \READ_DATA_B[0]~I .input_register_mode = "none";
defparam \READ_DATA_B[0]~I .input_sync_reset = "none";
defparam \READ_DATA_B[0]~I .oe_async_reset = "none";
defparam \READ_DATA_B[0]~I .oe_power_up = "low";
defparam \READ_DATA_B[0]~I .oe_register_mode = "none";
defparam \READ_DATA_B[0]~I .oe_sync_reset = "none";
defparam \READ_DATA_B[0]~I .operation_mode = "output";
defparam \READ_DATA_B[0]~I .output_async_reset = "none";
defparam \READ_DATA_B[0]~I .output_power_up = "low";
defparam \READ_DATA_B[0]~I .output_register_mode = "none";
defparam \READ_DATA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[7]~I (
	.datain(\RF|Read_DataA[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[7]));
// synopsys translate_off
defparam \RF_OUT_A[7]~I .input_async_reset = "none";
defparam \RF_OUT_A[7]~I .input_power_up = "low";
defparam \RF_OUT_A[7]~I .input_register_mode = "none";
defparam \RF_OUT_A[7]~I .input_sync_reset = "none";
defparam \RF_OUT_A[7]~I .oe_async_reset = "none";
defparam \RF_OUT_A[7]~I .oe_power_up = "low";
defparam \RF_OUT_A[7]~I .oe_register_mode = "none";
defparam \RF_OUT_A[7]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[7]~I .operation_mode = "output";
defparam \RF_OUT_A[7]~I .output_async_reset = "none";
defparam \RF_OUT_A[7]~I .output_power_up = "low";
defparam \RF_OUT_A[7]~I .output_register_mode = "none";
defparam \RF_OUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[6]~I (
	.datain(\RF|Read_DataA[6]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[6]));
// synopsys translate_off
defparam \RF_OUT_A[6]~I .input_async_reset = "none";
defparam \RF_OUT_A[6]~I .input_power_up = "low";
defparam \RF_OUT_A[6]~I .input_register_mode = "none";
defparam \RF_OUT_A[6]~I .input_sync_reset = "none";
defparam \RF_OUT_A[6]~I .oe_async_reset = "none";
defparam \RF_OUT_A[6]~I .oe_power_up = "low";
defparam \RF_OUT_A[6]~I .oe_register_mode = "none";
defparam \RF_OUT_A[6]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[6]~I .operation_mode = "output";
defparam \RF_OUT_A[6]~I .output_async_reset = "none";
defparam \RF_OUT_A[6]~I .output_power_up = "low";
defparam \RF_OUT_A[6]~I .output_register_mode = "none";
defparam \RF_OUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[5]~I (
	.datain(\RF|Read_DataA[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[5]));
// synopsys translate_off
defparam \RF_OUT_A[5]~I .input_async_reset = "none";
defparam \RF_OUT_A[5]~I .input_power_up = "low";
defparam \RF_OUT_A[5]~I .input_register_mode = "none";
defparam \RF_OUT_A[5]~I .input_sync_reset = "none";
defparam \RF_OUT_A[5]~I .oe_async_reset = "none";
defparam \RF_OUT_A[5]~I .oe_power_up = "low";
defparam \RF_OUT_A[5]~I .oe_register_mode = "none";
defparam \RF_OUT_A[5]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[5]~I .operation_mode = "output";
defparam \RF_OUT_A[5]~I .output_async_reset = "none";
defparam \RF_OUT_A[5]~I .output_power_up = "low";
defparam \RF_OUT_A[5]~I .output_register_mode = "none";
defparam \RF_OUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[4]~I (
	.datain(\RF|Read_DataA[4]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[4]));
// synopsys translate_off
defparam \RF_OUT_A[4]~I .input_async_reset = "none";
defparam \RF_OUT_A[4]~I .input_power_up = "low";
defparam \RF_OUT_A[4]~I .input_register_mode = "none";
defparam \RF_OUT_A[4]~I .input_sync_reset = "none";
defparam \RF_OUT_A[4]~I .oe_async_reset = "none";
defparam \RF_OUT_A[4]~I .oe_power_up = "low";
defparam \RF_OUT_A[4]~I .oe_register_mode = "none";
defparam \RF_OUT_A[4]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[4]~I .operation_mode = "output";
defparam \RF_OUT_A[4]~I .output_async_reset = "none";
defparam \RF_OUT_A[4]~I .output_power_up = "low";
defparam \RF_OUT_A[4]~I .output_register_mode = "none";
defparam \RF_OUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[3]~I (
	.datain(\RF|Read_DataA[3]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[3]));
// synopsys translate_off
defparam \RF_OUT_A[3]~I .input_async_reset = "none";
defparam \RF_OUT_A[3]~I .input_power_up = "low";
defparam \RF_OUT_A[3]~I .input_register_mode = "none";
defparam \RF_OUT_A[3]~I .input_sync_reset = "none";
defparam \RF_OUT_A[3]~I .oe_async_reset = "none";
defparam \RF_OUT_A[3]~I .oe_power_up = "low";
defparam \RF_OUT_A[3]~I .oe_register_mode = "none";
defparam \RF_OUT_A[3]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[3]~I .operation_mode = "output";
defparam \RF_OUT_A[3]~I .output_async_reset = "none";
defparam \RF_OUT_A[3]~I .output_power_up = "low";
defparam \RF_OUT_A[3]~I .output_register_mode = "none";
defparam \RF_OUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[2]~I (
	.datain(\RF|Read_DataA[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[2]));
// synopsys translate_off
defparam \RF_OUT_A[2]~I .input_async_reset = "none";
defparam \RF_OUT_A[2]~I .input_power_up = "low";
defparam \RF_OUT_A[2]~I .input_register_mode = "none";
defparam \RF_OUT_A[2]~I .input_sync_reset = "none";
defparam \RF_OUT_A[2]~I .oe_async_reset = "none";
defparam \RF_OUT_A[2]~I .oe_power_up = "low";
defparam \RF_OUT_A[2]~I .oe_register_mode = "none";
defparam \RF_OUT_A[2]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[2]~I .operation_mode = "output";
defparam \RF_OUT_A[2]~I .output_async_reset = "none";
defparam \RF_OUT_A[2]~I .output_power_up = "low";
defparam \RF_OUT_A[2]~I .output_register_mode = "none";
defparam \RF_OUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[1]~I (
	.datain(\RF|Read_DataA[1]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[1]));
// synopsys translate_off
defparam \RF_OUT_A[1]~I .input_async_reset = "none";
defparam \RF_OUT_A[1]~I .input_power_up = "low";
defparam \RF_OUT_A[1]~I .input_register_mode = "none";
defparam \RF_OUT_A[1]~I .input_sync_reset = "none";
defparam \RF_OUT_A[1]~I .oe_async_reset = "none";
defparam \RF_OUT_A[1]~I .oe_power_up = "low";
defparam \RF_OUT_A[1]~I .oe_register_mode = "none";
defparam \RF_OUT_A[1]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[1]~I .operation_mode = "output";
defparam \RF_OUT_A[1]~I .output_async_reset = "none";
defparam \RF_OUT_A[1]~I .output_power_up = "low";
defparam \RF_OUT_A[1]~I .output_register_mode = "none";
defparam \RF_OUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_A[0]~I (
	.datain(\RF|Read_DataA[0]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_A[0]));
// synopsys translate_off
defparam \RF_OUT_A[0]~I .input_async_reset = "none";
defparam \RF_OUT_A[0]~I .input_power_up = "low";
defparam \RF_OUT_A[0]~I .input_register_mode = "none";
defparam \RF_OUT_A[0]~I .input_sync_reset = "none";
defparam \RF_OUT_A[0]~I .oe_async_reset = "none";
defparam \RF_OUT_A[0]~I .oe_power_up = "low";
defparam \RF_OUT_A[0]~I .oe_register_mode = "none";
defparam \RF_OUT_A[0]~I .oe_sync_reset = "none";
defparam \RF_OUT_A[0]~I .operation_mode = "output";
defparam \RF_OUT_A[0]~I .output_async_reset = "none";
defparam \RF_OUT_A[0]~I .output_power_up = "low";
defparam \RF_OUT_A[0]~I .output_register_mode = "none";
defparam \RF_OUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[7]~I (
	.datain(\RF|Read_DataB[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[7]));
// synopsys translate_off
defparam \RF_OUT_B[7]~I .input_async_reset = "none";
defparam \RF_OUT_B[7]~I .input_power_up = "low";
defparam \RF_OUT_B[7]~I .input_register_mode = "none";
defparam \RF_OUT_B[7]~I .input_sync_reset = "none";
defparam \RF_OUT_B[7]~I .oe_async_reset = "none";
defparam \RF_OUT_B[7]~I .oe_power_up = "low";
defparam \RF_OUT_B[7]~I .oe_register_mode = "none";
defparam \RF_OUT_B[7]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[7]~I .operation_mode = "output";
defparam \RF_OUT_B[7]~I .output_async_reset = "none";
defparam \RF_OUT_B[7]~I .output_power_up = "low";
defparam \RF_OUT_B[7]~I .output_register_mode = "none";
defparam \RF_OUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[6]~I (
	.datain(\Multiplier|Q[6]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[6]));
// synopsys translate_off
defparam \RF_OUT_B[6]~I .input_async_reset = "none";
defparam \RF_OUT_B[6]~I .input_power_up = "low";
defparam \RF_OUT_B[6]~I .input_register_mode = "none";
defparam \RF_OUT_B[6]~I .input_sync_reset = "none";
defparam \RF_OUT_B[6]~I .oe_async_reset = "none";
defparam \RF_OUT_B[6]~I .oe_power_up = "low";
defparam \RF_OUT_B[6]~I .oe_register_mode = "none";
defparam \RF_OUT_B[6]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[6]~I .operation_mode = "output";
defparam \RF_OUT_B[6]~I .output_async_reset = "none";
defparam \RF_OUT_B[6]~I .output_power_up = "low";
defparam \RF_OUT_B[6]~I .output_register_mode = "none";
defparam \RF_OUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[5]~I (
	.datain(\Multiplier|Q[5]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[5]));
// synopsys translate_off
defparam \RF_OUT_B[5]~I .input_async_reset = "none";
defparam \RF_OUT_B[5]~I .input_power_up = "low";
defparam \RF_OUT_B[5]~I .input_register_mode = "none";
defparam \RF_OUT_B[5]~I .input_sync_reset = "none";
defparam \RF_OUT_B[5]~I .oe_async_reset = "none";
defparam \RF_OUT_B[5]~I .oe_power_up = "low";
defparam \RF_OUT_B[5]~I .oe_register_mode = "none";
defparam \RF_OUT_B[5]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[5]~I .operation_mode = "output";
defparam \RF_OUT_B[5]~I .output_async_reset = "none";
defparam \RF_OUT_B[5]~I .output_power_up = "low";
defparam \RF_OUT_B[5]~I .output_register_mode = "none";
defparam \RF_OUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[4]~I (
	.datain(\Multiplier|Q[4]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[4]));
// synopsys translate_off
defparam \RF_OUT_B[4]~I .input_async_reset = "none";
defparam \RF_OUT_B[4]~I .input_power_up = "low";
defparam \RF_OUT_B[4]~I .input_register_mode = "none";
defparam \RF_OUT_B[4]~I .input_sync_reset = "none";
defparam \RF_OUT_B[4]~I .oe_async_reset = "none";
defparam \RF_OUT_B[4]~I .oe_power_up = "low";
defparam \RF_OUT_B[4]~I .oe_register_mode = "none";
defparam \RF_OUT_B[4]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[4]~I .operation_mode = "output";
defparam \RF_OUT_B[4]~I .output_async_reset = "none";
defparam \RF_OUT_B[4]~I .output_power_up = "low";
defparam \RF_OUT_B[4]~I .output_register_mode = "none";
defparam \RF_OUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[3]~I (
	.datain(\Multiplier|Q[3]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[3]));
// synopsys translate_off
defparam \RF_OUT_B[3]~I .input_async_reset = "none";
defparam \RF_OUT_B[3]~I .input_power_up = "low";
defparam \RF_OUT_B[3]~I .input_register_mode = "none";
defparam \RF_OUT_B[3]~I .input_sync_reset = "none";
defparam \RF_OUT_B[3]~I .oe_async_reset = "none";
defparam \RF_OUT_B[3]~I .oe_power_up = "low";
defparam \RF_OUT_B[3]~I .oe_register_mode = "none";
defparam \RF_OUT_B[3]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[3]~I .operation_mode = "output";
defparam \RF_OUT_B[3]~I .output_async_reset = "none";
defparam \RF_OUT_B[3]~I .output_power_up = "low";
defparam \RF_OUT_B[3]~I .output_register_mode = "none";
defparam \RF_OUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[2]~I (
	.datain(\Multiplier|Q[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[2]));
// synopsys translate_off
defparam \RF_OUT_B[2]~I .input_async_reset = "none";
defparam \RF_OUT_B[2]~I .input_power_up = "low";
defparam \RF_OUT_B[2]~I .input_register_mode = "none";
defparam \RF_OUT_B[2]~I .input_sync_reset = "none";
defparam \RF_OUT_B[2]~I .oe_async_reset = "none";
defparam \RF_OUT_B[2]~I .oe_power_up = "low";
defparam \RF_OUT_B[2]~I .oe_register_mode = "none";
defparam \RF_OUT_B[2]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[2]~I .operation_mode = "output";
defparam \RF_OUT_B[2]~I .output_async_reset = "none";
defparam \RF_OUT_B[2]~I .output_power_up = "low";
defparam \RF_OUT_B[2]~I .output_register_mode = "none";
defparam \RF_OUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[1]~I (
	.datain(\Multiplier|Q[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[1]));
// synopsys translate_off
defparam \RF_OUT_B[1]~I .input_async_reset = "none";
defparam \RF_OUT_B[1]~I .input_power_up = "low";
defparam \RF_OUT_B[1]~I .input_register_mode = "none";
defparam \RF_OUT_B[1]~I .input_sync_reset = "none";
defparam \RF_OUT_B[1]~I .oe_async_reset = "none";
defparam \RF_OUT_B[1]~I .oe_power_up = "low";
defparam \RF_OUT_B[1]~I .oe_register_mode = "none";
defparam \RF_OUT_B[1]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[1]~I .operation_mode = "output";
defparam \RF_OUT_B[1]~I .output_async_reset = "none";
defparam \RF_OUT_B[1]~I .output_power_up = "low";
defparam \RF_OUT_B[1]~I .output_register_mode = "none";
defparam \RF_OUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_OUT_B[0]~I (
	.datain(\Multiplier|Q[0]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_OUT_B[0]));
// synopsys translate_off
defparam \RF_OUT_B[0]~I .input_async_reset = "none";
defparam \RF_OUT_B[0]~I .input_power_up = "low";
defparam \RF_OUT_B[0]~I .input_register_mode = "none";
defparam \RF_OUT_B[0]~I .input_sync_reset = "none";
defparam \RF_OUT_B[0]~I .oe_async_reset = "none";
defparam \RF_OUT_B[0]~I .oe_power_up = "low";
defparam \RF_OUT_B[0]~I .oe_register_mode = "none";
defparam \RF_OUT_B[0]~I .oe_sync_reset = "none";
defparam \RF_OUT_B[0]~I .operation_mode = "output";
defparam \RF_OUT_B[0]~I .output_async_reset = "none";
defparam \RF_OUT_B[0]~I .output_power_up = "low";
defparam \RF_OUT_B[0]~I .output_register_mode = "none";
defparam \RF_OUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_R_ADDR_B[2]~I (
	.datain(\MUX_TYPE_SEL|Output[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_R_ADDR_B[2]));
// synopsys translate_off
defparam \RF_R_ADDR_B[2]~I .input_async_reset = "none";
defparam \RF_R_ADDR_B[2]~I .input_power_up = "low";
defparam \RF_R_ADDR_B[2]~I .input_register_mode = "none";
defparam \RF_R_ADDR_B[2]~I .input_sync_reset = "none";
defparam \RF_R_ADDR_B[2]~I .oe_async_reset = "none";
defparam \RF_R_ADDR_B[2]~I .oe_power_up = "low";
defparam \RF_R_ADDR_B[2]~I .oe_register_mode = "none";
defparam \RF_R_ADDR_B[2]~I .oe_sync_reset = "none";
defparam \RF_R_ADDR_B[2]~I .operation_mode = "output";
defparam \RF_R_ADDR_B[2]~I .output_async_reset = "none";
defparam \RF_R_ADDR_B[2]~I .output_power_up = "low";
defparam \RF_R_ADDR_B[2]~I .output_register_mode = "none";
defparam \RF_R_ADDR_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_R_ADDR_B[1]~I (
	.datain(\MUX_TYPE_SEL|Output[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_R_ADDR_B[1]));
// synopsys translate_off
defparam \RF_R_ADDR_B[1]~I .input_async_reset = "none";
defparam \RF_R_ADDR_B[1]~I .input_power_up = "low";
defparam \RF_R_ADDR_B[1]~I .input_register_mode = "none";
defparam \RF_R_ADDR_B[1]~I .input_sync_reset = "none";
defparam \RF_R_ADDR_B[1]~I .oe_async_reset = "none";
defparam \RF_R_ADDR_B[1]~I .oe_power_up = "low";
defparam \RF_R_ADDR_B[1]~I .oe_register_mode = "none";
defparam \RF_R_ADDR_B[1]~I .oe_sync_reset = "none";
defparam \RF_R_ADDR_B[1]~I .operation_mode = "output";
defparam \RF_R_ADDR_B[1]~I .output_async_reset = "none";
defparam \RF_R_ADDR_B[1]~I .output_power_up = "low";
defparam \RF_R_ADDR_B[1]~I .output_register_mode = "none";
defparam \RF_R_ADDR_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_R_ADDR_B[0]~I (
	.datain(\MUX_TYPE_SEL|Output[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_R_ADDR_B[0]));
// synopsys translate_off
defparam \RF_R_ADDR_B[0]~I .input_async_reset = "none";
defparam \RF_R_ADDR_B[0]~I .input_power_up = "low";
defparam \RF_R_ADDR_B[0]~I .input_register_mode = "none";
defparam \RF_R_ADDR_B[0]~I .input_sync_reset = "none";
defparam \RF_R_ADDR_B[0]~I .oe_async_reset = "none";
defparam \RF_R_ADDR_B[0]~I .oe_power_up = "low";
defparam \RF_R_ADDR_B[0]~I .oe_register_mode = "none";
defparam \RF_R_ADDR_B[0]~I .oe_sync_reset = "none";
defparam \RF_R_ADDR_B[0]~I .operation_mode = "output";
defparam \RF_R_ADDR_B[0]~I .output_async_reset = "none";
defparam \RF_R_ADDR_B[0]~I .output_power_up = "low";
defparam \RF_R_ADDR_B[0]~I .output_register_mode = "none";
defparam \RF_R_ADDR_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[2]~I (
	.datain(\PLUS1_ADDER|Output[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[2]));
// synopsys translate_off
defparam \RF_W_ADDR[2]~I .input_async_reset = "none";
defparam \RF_W_ADDR[2]~I .input_power_up = "low";
defparam \RF_W_ADDR[2]~I .input_register_mode = "none";
defparam \RF_W_ADDR[2]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[2]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[2]~I .oe_power_up = "low";
defparam \RF_W_ADDR[2]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[2]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[2]~I .operation_mode = "output";
defparam \RF_W_ADDR[2]~I .output_async_reset = "none";
defparam \RF_W_ADDR[2]~I .output_power_up = "low";
defparam \RF_W_ADDR[2]~I .output_register_mode = "none";
defparam \RF_W_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[1]~I (
	.datain(\PLUS1_ADDER|Output[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[1]));
// synopsys translate_off
defparam \RF_W_ADDR[1]~I .input_async_reset = "none";
defparam \RF_W_ADDR[1]~I .input_power_up = "low";
defparam \RF_W_ADDR[1]~I .input_register_mode = "none";
defparam \RF_W_ADDR[1]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[1]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[1]~I .oe_power_up = "low";
defparam \RF_W_ADDR[1]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[1]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[1]~I .operation_mode = "output";
defparam \RF_W_ADDR[1]~I .output_async_reset = "none";
defparam \RF_W_ADDR[1]~I .output_power_up = "low";
defparam \RF_W_ADDR[1]~I .output_register_mode = "none";
defparam \RF_W_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[0]~I (
	.datain(\PLUS1_ADDER|Output[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[0]));
// synopsys translate_off
defparam \RF_W_ADDR[0]~I .input_async_reset = "none";
defparam \RF_W_ADDR[0]~I .input_power_up = "low";
defparam \RF_W_ADDR[0]~I .input_register_mode = "none";
defparam \RF_W_ADDR[0]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[0]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[0]~I .oe_power_up = "low";
defparam \RF_W_ADDR[0]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[0]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[0]~I .operation_mode = "output";
defparam \RF_W_ADDR[0]~I .output_async_reset = "none";
defparam \RF_W_ADDR[0]~I .output_power_up = "low";
defparam \RF_W_ADDR[0]~I .output_register_mode = "none";
defparam \RF_W_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[7]~I (
	.datain(\MUX_D|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[7]));
// synopsys translate_off
defparam \RF_W_DATA[7]~I .input_async_reset = "none";
defparam \RF_W_DATA[7]~I .input_power_up = "low";
defparam \RF_W_DATA[7]~I .input_register_mode = "none";
defparam \RF_W_DATA[7]~I .input_sync_reset = "none";
defparam \RF_W_DATA[7]~I .oe_async_reset = "none";
defparam \RF_W_DATA[7]~I .oe_power_up = "low";
defparam \RF_W_DATA[7]~I .oe_register_mode = "none";
defparam \RF_W_DATA[7]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[7]~I .operation_mode = "output";
defparam \RF_W_DATA[7]~I .output_async_reset = "none";
defparam \RF_W_DATA[7]~I .output_power_up = "low";
defparam \RF_W_DATA[7]~I .output_register_mode = "none";
defparam \RF_W_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[6]~I (
	.datain(\MUX_D|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[6]));
// synopsys translate_off
defparam \RF_W_DATA[6]~I .input_async_reset = "none";
defparam \RF_W_DATA[6]~I .input_power_up = "low";
defparam \RF_W_DATA[6]~I .input_register_mode = "none";
defparam \RF_W_DATA[6]~I .input_sync_reset = "none";
defparam \RF_W_DATA[6]~I .oe_async_reset = "none";
defparam \RF_W_DATA[6]~I .oe_power_up = "low";
defparam \RF_W_DATA[6]~I .oe_register_mode = "none";
defparam \RF_W_DATA[6]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[6]~I .operation_mode = "output";
defparam \RF_W_DATA[6]~I .output_async_reset = "none";
defparam \RF_W_DATA[6]~I .output_power_up = "low";
defparam \RF_W_DATA[6]~I .output_register_mode = "none";
defparam \RF_W_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[5]~I (
	.datain(\MUX_D|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[5]));
// synopsys translate_off
defparam \RF_W_DATA[5]~I .input_async_reset = "none";
defparam \RF_W_DATA[5]~I .input_power_up = "low";
defparam \RF_W_DATA[5]~I .input_register_mode = "none";
defparam \RF_W_DATA[5]~I .input_sync_reset = "none";
defparam \RF_W_DATA[5]~I .oe_async_reset = "none";
defparam \RF_W_DATA[5]~I .oe_power_up = "low";
defparam \RF_W_DATA[5]~I .oe_register_mode = "none";
defparam \RF_W_DATA[5]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[5]~I .operation_mode = "output";
defparam \RF_W_DATA[5]~I .output_async_reset = "none";
defparam \RF_W_DATA[5]~I .output_power_up = "low";
defparam \RF_W_DATA[5]~I .output_register_mode = "none";
defparam \RF_W_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[4]~I (
	.datain(\MUX_D|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[4]));
// synopsys translate_off
defparam \RF_W_DATA[4]~I .input_async_reset = "none";
defparam \RF_W_DATA[4]~I .input_power_up = "low";
defparam \RF_W_DATA[4]~I .input_register_mode = "none";
defparam \RF_W_DATA[4]~I .input_sync_reset = "none";
defparam \RF_W_DATA[4]~I .oe_async_reset = "none";
defparam \RF_W_DATA[4]~I .oe_power_up = "low";
defparam \RF_W_DATA[4]~I .oe_register_mode = "none";
defparam \RF_W_DATA[4]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[4]~I .operation_mode = "output";
defparam \RF_W_DATA[4]~I .output_async_reset = "none";
defparam \RF_W_DATA[4]~I .output_power_up = "low";
defparam \RF_W_DATA[4]~I .output_register_mode = "none";
defparam \RF_W_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[3]~I (
	.datain(\MUX_D|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[3]));
// synopsys translate_off
defparam \RF_W_DATA[3]~I .input_async_reset = "none";
defparam \RF_W_DATA[3]~I .input_power_up = "low";
defparam \RF_W_DATA[3]~I .input_register_mode = "none";
defparam \RF_W_DATA[3]~I .input_sync_reset = "none";
defparam \RF_W_DATA[3]~I .oe_async_reset = "none";
defparam \RF_W_DATA[3]~I .oe_power_up = "low";
defparam \RF_W_DATA[3]~I .oe_register_mode = "none";
defparam \RF_W_DATA[3]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[3]~I .operation_mode = "output";
defparam \RF_W_DATA[3]~I .output_async_reset = "none";
defparam \RF_W_DATA[3]~I .output_power_up = "low";
defparam \RF_W_DATA[3]~I .output_register_mode = "none";
defparam \RF_W_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[2]~I (
	.datain(\MUX_D|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[2]));
// synopsys translate_off
defparam \RF_W_DATA[2]~I .input_async_reset = "none";
defparam \RF_W_DATA[2]~I .input_power_up = "low";
defparam \RF_W_DATA[2]~I .input_register_mode = "none";
defparam \RF_W_DATA[2]~I .input_sync_reset = "none";
defparam \RF_W_DATA[2]~I .oe_async_reset = "none";
defparam \RF_W_DATA[2]~I .oe_power_up = "low";
defparam \RF_W_DATA[2]~I .oe_register_mode = "none";
defparam \RF_W_DATA[2]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[2]~I .operation_mode = "output";
defparam \RF_W_DATA[2]~I .output_async_reset = "none";
defparam \RF_W_DATA[2]~I .output_power_up = "low";
defparam \RF_W_DATA[2]~I .output_register_mode = "none";
defparam \RF_W_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[1]~I (
	.datain(\MUX_D|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[1]));
// synopsys translate_off
defparam \RF_W_DATA[1]~I .input_async_reset = "none";
defparam \RF_W_DATA[1]~I .input_power_up = "low";
defparam \RF_W_DATA[1]~I .input_register_mode = "none";
defparam \RF_W_DATA[1]~I .input_sync_reset = "none";
defparam \RF_W_DATA[1]~I .oe_async_reset = "none";
defparam \RF_W_DATA[1]~I .oe_power_up = "low";
defparam \RF_W_DATA[1]~I .oe_register_mode = "none";
defparam \RF_W_DATA[1]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[1]~I .operation_mode = "output";
defparam \RF_W_DATA[1]~I .output_async_reset = "none";
defparam \RF_W_DATA[1]~I .output_power_up = "low";
defparam \RF_W_DATA[1]~I .output_register_mode = "none";
defparam \RF_W_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[0]~I (
	.datain(\MUX_D|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[0]));
// synopsys translate_off
defparam \RF_W_DATA[0]~I .input_async_reset = "none";
defparam \RF_W_DATA[0]~I .input_power_up = "low";
defparam \RF_W_DATA[0]~I .input_register_mode = "none";
defparam \RF_W_DATA[0]~I .input_sync_reset = "none";
defparam \RF_W_DATA[0]~I .oe_async_reset = "none";
defparam \RF_W_DATA[0]~I .oe_power_up = "low";
defparam \RF_W_DATA[0]~I .oe_register_mode = "none";
defparam \RF_W_DATA[0]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[0]~I .operation_mode = "output";
defparam \RF_W_DATA[0]~I .output_async_reset = "none";
defparam \RF_W_DATA[0]~I .output_power_up = "low";
defparam \RF_W_DATA[0]~I .output_register_mode = "none";
defparam \RF_W_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
