
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr  3 13:59:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.203 ; gain = 467.730
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'ball_move_counter' is used before its declaration [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:91]
WARNING: [Synth 8-6901] identifier 'ball_move_counter' is used before its declaration [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:142]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'VGA_DISPLAY' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/VGA_DISPLAY.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_DRIVER' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/VGA_DISPLAY.v:59]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DRIVER' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/VGA_DISPLAY.v:59]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DISPLAY' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/VGA_DISPLAY.v:23]
INFO: [Synth 8-6157] synthesizing module 'DRAW' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:46]
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RECTANGLE' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:444]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter HEIGHT bound to: 75 - type: integer 
	Parameter COLOR bound to: 12'b111111111111 
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
WARNING: [Synth 8-567] referenced signal 'X_OFFSET' should be on the sensitivity list [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:463]
WARNING: [Synth 8-567] referenced signal 'Y_OFFSET' should be on the sensitivity list [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:463]
INFO: [Synth 8-6155] done synthesizing module 'RECTANGLE' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:444]
INFO: [Synth 8-6157] synthesizing module 'RECTANGLE__parameterized0' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:444]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter HEIGHT bound to: 75 - type: integer 
	Parameter COLOR bound to: 12'b111111111111 
	Parameter X_BIT_SIZE bound to: 613 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
WARNING: [Synth 8-567] referenced signal 'X_OFFSET' should be on the sensitivity list [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:463]
WARNING: [Synth 8-567] referenced signal 'Y_OFFSET' should be on the sensitivity list [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:463]
INFO: [Synth 8-6155] done synthesizing module 'RECTANGLE__parameterized0' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:444]
WARNING: [Synth 8-689] width (10) of port connection 'x' does not match port width (613) of module 'RECTANGLE__parameterized0' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:168]
INFO: [Synth 8-6157] synthesizing module 'RECTANGLE__parameterized1' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:444]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter HEIGHT bound to: 18 - type: integer 
	Parameter COLOR bound to: 12'b000000001111 
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
WARNING: [Synth 8-567] referenced signal 'X_OFFSET' should be on the sensitivity list [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:463]
WARNING: [Synth 8-567] referenced signal 'Y_OFFSET' should be on the sensitivity list [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:463]
INFO: [Synth 8-6155] done synthesizing module 'RECTANGLE__parameterized1' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:444]
INFO: [Synth 8-6157] synthesizing module 'LINE' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
	Parameter DIR bound to: 8'b00000000 
	Parameter LENGTH bound to: 630 - type: integer 
	Parameter THICKNESS bound to: 2 - type: integer 
	Parameter COLOR bound to: 12'b111100000000 
	Parameter X_OFFSET bound to: 1 - type: integer 
	Parameter Y_OFFSET bound to: 1 - type: integer 
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LINE' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
INFO: [Synth 8-6157] synthesizing module 'LINE__parameterized0' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
	Parameter DIR bound to: 8'b00000000 
	Parameter LENGTH bound to: 630 - type: integer 
	Parameter THICKNESS bound to: 2 - type: integer 
	Parameter COLOR bound to: 12'b111100000000 
	Parameter X_OFFSET bound to: 1 - type: integer 
	Parameter Y_OFFSET bound to: 470 - type: integer 
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LINE__parameterized0' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
INFO: [Synth 8-6157] synthesizing module 'LINE__parameterized1' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
	Parameter DIR bound to: 8'b00000001 
	Parameter LENGTH bound to: 470 - type: integer 
	Parameter THICKNESS bound to: 2 - type: integer 
	Parameter COLOR bound to: 12'b111100000000 
	Parameter X_OFFSET bound to: 1 - type: integer 
	Parameter Y_OFFSET bound to: 1 - type: integer 
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LINE__parameterized1' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
INFO: [Synth 8-6157] synthesizing module 'LINE__parameterized2' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
	Parameter DIR bound to: 8'b00000001 
	Parameter LENGTH bound to: 470 - type: integer 
	Parameter THICKNESS bound to: 2 - type: integer 
	Parameter COLOR bound to: 12'b111100000000 
	Parameter X_OFFSET bound to: 629 - type: integer 
	Parameter Y_OFFSET bound to: 1 - type: integer 
	Parameter X_BIT_SIZE bound to: 10 - type: integer 
	Parameter Y_BIT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LINE__parameterized2' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:484]
INFO: [Synth 8-6155] done synthesizing module 'DRAW' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:46]
WARNING: [Synth 8-7071] port 'left_paddle_score' of module 'DRAW' is unconnected for instance 'DRAW_0' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:53]
WARNING: [Synth 8-7071] port 'right_paddle_score' of module 'DRAW' is unconnected for instance 'DRAW_0' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:53]
WARNING: [Synth 8-7023] instance 'DRAW_0' of module 'DRAW' has 11 connections declared, but only 9 given [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:24]
WARNING: [Synth 8-6014] Unused sequential element left_move_counter_reg was removed.  [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:86]
WARNING: [Synth 8-6014] Unused sequential element right_move_counter_reg was removed.  [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:137]
WARNING: [Synth 8-3848] Net colors[7] in module/entity DRAW does not have driver. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.273 ; gain = 578.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.273 ; gain = 578.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1141.273 ; gain = 578.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1141.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1209.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1209.277 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.277 ; gain = 646.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.277 ; gain = 646.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.277 ; gain = 646.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.277 ; gain = 646.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  614 Bit       Adders := 1     
	   2 Input  613 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1209.277 ; gain = 646.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1334.766 ; gain = 772.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1380.738 ; gain = 818.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.738 ; gain = 818.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |     9|
|4     |LUT2   |    47|
|5     |LUT3   |    44|
|6     |LUT4   |    48|
|7     |LUT5   |   111|
|8     |LUT6   |    86|
|9     |FDCE   |     2|
|10    |FDPE   |     1|
|11    |FDRE   |    60|
|12    |FDSE   |    17|
|13    |IBUF   |     6|
|14    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.715 ; gain = 1004.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1566.715 ; gain = 936.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1566.715 ; gain = 1004.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1566.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b61c24f7
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 24 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1566.715 ; gain = 1196.059
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1566.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 13:59:55 2025...
