m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/kevin
vfull_adder
Z0 !s110 1649253264
!i10b 1
!s100 M?83BZkd?;ziEF<lbmT1X0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IB11nHHlmdNh]D:0l0im[l3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/kevin/src/fpga_practice/src/full_adder
w1649252784
8/home/kevin/src/fpga_practice/src/full_adder/full_adder.v
F/home/kevin/src/fpga_practice/src/full_adder/full_adder.v
!i122 10
L0 3 13
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1649253264.000000
!s107 /home/kevin/src/fpga_practice/src/full_adder/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kevin/src/fpga_practice/src/full_adder/full_adder.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vT
R0
!i10b 1
!s100 NaaH_O:Rh7EB0IH0gaW`12
R1
I<FC^Rhm2o`619KVPXIY[m3
R2
R3
w1649253260
8/home/kevin/src/fpga_practice/src/full_adder/T.v
F/home/kevin/src/fpga_practice/src/full_adder/T.v
!i122 11
L0 5 49
R4
r1
!s85 0
31
R5
!s107 /home/kevin/src/fpga_practice/src/full_adder/T.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kevin/src/fpga_practice/src/full_adder/T.v|
!i113 1
R6
R7
n@t
