

================================================================
== Vitis HLS Report for 'BinToBcd'
================================================================
* Date:           Sun Jan 15 13:25:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        BinToDec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.876 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.87>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [BinToDec/BinToBcd.cpp:7]   --->   Operation 2 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [BinToDec/BinToBcd.cpp:4]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [BinToDec/BinToBcd.cpp:4]   --->   Operation 4 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %switch_input"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %switch_input, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %bcd_output_digit_1"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %bcd_output_digit_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %bcd_output_digit_2"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %bcd_output_digit_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%switch_input_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %switch_input" [BinToDec/BinToBcd.cpp:4]   --->   Operation 11 'read' 'switch_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i8 %switch_input_read"   --->   Operation 12 'zext' 'zext_ln1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (4.73ns)   --->   "%mul_ln1513 = mul i17 %zext_ln1513, i17 410"   --->   Operation 13 'mul' 'mul_ln1513' <Predicate = true> <Delay = 4.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tens_V = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul_ln1513, i32 12, i32 15"   --->   Operation 14 'partselect' 'tens_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %bcd_output_digit_1, i4 %tens_V" [BinToDec/BinToBcd.cpp:30]   --->   Operation 15 'write' 'write_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i8 %switch_input_read"   --->   Operation 16 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln1513, i32 12"   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0"   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %mul_ln1513, i32 12, i32 14"   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln186_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_1, i1 0"   --->   Operation 20 'bitconcatenate' 'shl_ln186_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln186 = sub i4 %shl_ln, i4 %shl_ln186_1"   --->   Operation 21 'sub' 'sub_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (3.14ns) (root node of TernaryAdder)   --->   "%add_ln186 = add i4 %sub_ln186, i4 %trunc_ln186"   --->   Operation 22 'add' 'add_ln186' <Predicate = true> <Delay = 3.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_none.i4P0A, i4 %bcd_output_digit_2, i4 %add_ln186" [BinToDec/BinToBcd.cpp:31]   --->   Operation 23 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [BinToDec/BinToBcd.cpp:32]   --->   Operation 24 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ switch_input]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bcd_output_digit_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bcd_output_digit_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln7  (specpipeline  ) [ 00]
spectopmodule_ln4 (spectopmodule ) [ 00]
specinterface_ln4 (specinterface ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
switch_input_read (read          ) [ 00]
zext_ln1513       (zext          ) [ 00]
mul_ln1513        (mul           ) [ 00]
tens_V            (partselect    ) [ 00]
write_ln30        (write         ) [ 00]
trunc_ln186       (trunc         ) [ 00]
tmp               (bitselect     ) [ 00]
shl_ln            (bitconcatenate) [ 00]
tmp_1             (partselect    ) [ 00]
shl_ln186_1       (bitconcatenate) [ 00]
sub_ln186         (sub           ) [ 00]
add_ln186         (add           ) [ 00]
write_ln31        (write         ) [ 00]
ret_ln32          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="switch_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="switch_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bcd_output_digit_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bcd_output_digit_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bcd_output_digit_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bcd_output_digit_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="switch_input_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="switch_input_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln30_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="write_ln31_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="4" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln1513_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mul_ln1513_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="10" slack="0"/>
<pin id="79" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1513/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tens_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="0" index="3" bw="5" slack="0"/>
<pin id="87" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tens_V/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="trunc_ln186_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="17" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="shl_ln_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="17" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="0" index="3" bw="5" slack="0"/>
<pin id="118" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="shl_ln186_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln186_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sub_ln186_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln186/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln186_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="52" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="92"><net_src comp="82" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="96"><net_src comp="52" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="76" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="97" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="76" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="113" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="105" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="93" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="65" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bcd_output_digit_1 | {1 }
	Port: bcd_output_digit_2 | {1 }
 - Input state : 
	Port: BinToBcd : switch_input | {1 }
  - Chain level:
	State 1
		mul_ln1513 : 1
		tens_V : 2
		write_ln30 : 3
		tmp : 2
		shl_ln : 3
		tmp_1 : 2
		shl_ln186_1 : 3
		sub_ln186 : 4
		add_ln186 : 5
		write_ln31 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln1513_fu_76       |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln186_fu_131       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|    add   |       add_ln186_fu_137       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|   read   | switch_input_read_read_fu_52 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln30_write_fu_58    |    0    |    0    |    0    |
|          |    write_ln31_write_fu_65    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln1513_fu_72      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tens_V_fu_82         |    0    |    0    |    0    |
|          |         tmp_1_fu_113         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln186_fu_93      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_97          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_105        |    0    |    0    |    0    |
|          |      shl_ln186_1_fu_123      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |    77   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   77   |
+-----------+--------+--------+--------+
