// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s (
        ap_clk,
        ap_rst,
        a,
        w,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] a;
input  [12:0] w;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire    ap_block_pp0_stage0;
wire  signed [25:0] grp_fu_43_p2;
reg    grp_fu_43_ce;
reg    ap_ce_reg;
reg  signed [15:0] a_int_reg;
reg  signed [12:0] w_int_reg;
reg   [15:0] ap_return_int_reg;

alveo_hls4ml_mul_mul_16s_13s_26_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_mul_16s_13s_26_4_0_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_int_reg),
    .din1(w_int_reg),
    .ce(grp_fu_43_ce),
    .dout(grp_fu_43_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        a_int_reg <= a;
        w_int_reg <= w;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= {{grp_fu_43_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = {{grp_fu_43_p2[25:10]}};
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_43_ce = 1'b1;
    end else begin
        grp_fu_43_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

endmodule //alveo_hls4ml_product_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_s
