design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
design_1_uart_tx_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_tx_0_0_2/sim/design_1_uart_tx_0_0.v,
design_1_uart_rx_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_rx_0_0_2/sim/design_1_uart_rx_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
