/* ###################################################################
**     This component module is generated by Processor Expert. Do not modify it.
**     Filename    : pin_mux.c
**     Project     : FRDM-KV31F
**     Processor   : MKV31F512VLL12
**     Component   : PinSettings
**     Version     : Component 1.2.0, Driver 1.4, CPU db: 3.00.000
**     Repository  : KSDK 1.3.0
**     Compiler    : GNU C Compiler
**
**     Copyright : 1997 - 2015 Freescale Semiconductor, Inc.
**     All Rights Reserved.
**
**     Redistribution and use in source and binary forms, with or without modification,
**     are permitted provided that the following conditions are met:
**
**     o Redistributions of source code must retain the above copyright notice, this list
**       of conditions and the following disclaimer.
**
**     o Redistributions in binary form must reproduce the above copyright notice, this
**       list of conditions and the following disclaimer in the documentation and/or
**       other materials provided with the distribution.
**
**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**       contributors may be used to endorse or promote products derived from this
**       software without specific prior written permission.
**
**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**     http: www.freescale.com
**     mail: support@freescale.com
** ###################################################################*/
/*!
** @file pin_mux.c
** @version 1.4
** @brief
**
*/
/*!
**  @addtogroup pin_mux_module pin_mux module documentation
**  @{
*/

/* MODULE pin_mux. */

#include "fsl_device_registers.h"
#include "fsl_port_hal.h"
#include "pin_mux.h"


void configure_gpio_pins(uint32_t instance)
{
  switch(instance) {
    case PORTA_IDX:                             /* PTA */
      /* PORTA_PCR4 */
      PORT_HAL_SetMuxMode(PORTA,4u,kPortMuxAsGpio);
      break;
    case PORTB_IDX:                             /* PTB */
      /* PORTB_PCR16 */
      PORT_HAL_SetMuxMode(PORTB,16u,kPortMuxAsGpio);
      /* PORTB_PCR17 */
      PORT_HAL_SetMuxMode(PORTB,17u,kPortMuxAsGpio);
      /* PORTB_PCR19 */
      PORT_HAL_SetMuxMode(PORTB,19u,kPortMuxAsGpio);
      break;
    case PORTC_IDX:                             /* PTC */
      /* PORTC_PCR0 */
      PORT_HAL_SetMuxMode(PORTC,0u,kPortMuxAsGpio);
      /* PORTC_PCR1 */
      PORT_HAL_SetMuxMode(PORTC,1u,kPortMuxAsGpio);
      break;
    case PORTD_IDX:                             /* PTD */
      /* PORTD_PCR0 */
      PORT_HAL_SetMuxMode(PORTD,0u,kPortMuxAsGpio);
      /* PORTD_PCR1 */
      PORT_HAL_SetMuxMode(PORTD,1u,kPortMuxAsGpio);
      /* PORTD_PCR2 */
      PORT_HAL_SetMuxMode(PORTD,2u,kPortMuxAsGpio);
      /* PORTD_PCR3 */
      PORT_HAL_SetMuxMode(PORTD,3u,kPortMuxAsGpio);
      break;
    case PORTE_IDX:                             /* PTE */
      /* PORTE_PCR4 */
      PORT_HAL_SetMuxMode(PORTE,4u,kPortMuxAsGpio);
      /* PORTE_PCR5 */
      PORT_HAL_SetMuxMode(PORTE,5u,kPortMuxAsGpio);
      /* PORTE_PCR6 */
      PORT_HAL_SetMuxMode(PORTE,6u,kPortMuxAsGpio);
      break;
    default:
      break;
  }
}

void configure_i2c_pins(uint32_t instance)
{
  switch(instance) {
    case I2C0_IDX:                             /* I2C0 */
      /* PORTC_PCR6 */
      PORT_HAL_SetMuxMode(PORTC,6u,kPortMuxAlt7);
      PORT_HAL_SetOpenDrainCmd(PORTC,6u,true);
      PORT_HAL_SetPullMode(PORTC,6u,kPortPullUp);
      PORT_HAL_SetPullCmd(PORTC,6u,true);
      /* PORTC_PCR7 */
      PORT_HAL_SetMuxMode(PORTC,7u,kPortMuxAlt7);
      PORT_HAL_SetOpenDrainCmd(PORTC,7u,true);
      PORT_HAL_SetPullMode(PORTC,7u,kPortPullUp);
      PORT_HAL_SetPullCmd(PORTC,7u,true);
      break;
    case I2C1_IDX:                             /* I2C1 */
      /* PORTE_PCR0 */
      PORT_HAL_SetMuxMode(PORTE,0u,kPortMuxAlt6);
      PORT_HAL_SetOpenDrainCmd(PORTE,0u,true);
      PORT_HAL_SetPullMode(PORTE,0u,kPortPullUp);
      PORT_HAL_SetPullCmd(PORTE,0u,true);
      /* PORTE_PCR1 */
      PORT_HAL_SetMuxMode(PORTE,1u,kPortMuxAlt6);
      PORT_HAL_SetOpenDrainCmd(PORTE,1u,true);
      PORT_HAL_SetPullMode(PORTE,1u,kPortPullUp);
      PORT_HAL_SetPullCmd(PORTE,1u,true);
      break;
    default:
      break;
  }
}

void configure_spi_pins(uint32_t instance)
{
  switch(instance) {
    case SPI0_IDX:                             /* SPI0 */
      /* Affects PORTE_PCR16 register */
      PORT_HAL_SetMuxMode(PORTE,16UL,kPortMuxAlt2);
      /* Affects PORTE_PCR19 register */
      PORT_HAL_SetMuxMode(PORTE,19UL,kPortMuxAlt2);
      /* Affects PORTE_PCR17 register */
      PORT_HAL_SetMuxMode(PORTE,17UL,kPortMuxAlt2);
      /* Affects PORTE_PCR18 register */
      PORT_HAL_SetMuxMode(PORTE,18UL,kPortMuxAlt2);
      break;
    case SPI1_IDX:                             /* SPI1 */
      /* Affects PORTB_PCR10 register */
      PORT_HAL_SetMuxMode(PORTB,10UL,kPortMuxAlt2);
      /* Affects PORTE_PCR3 register */
      PORT_HAL_SetMuxMode(PORTE,3UL,kPortMuxAlt2);
      /* Affects PORTE_PCR2 register */
      PORT_HAL_SetMuxMode(PORTE,2UL,kPortMuxAlt2);
      /* Affects PORTD_PCR6 register */
      PORT_HAL_SetMuxMode(PORTD,6UL,kPortMuxAlt7);
      break;
    default:
      break;
  }
}

void configure_spi_cs0_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTE,16u,kPortMuxAsGpio);
}

void configure_spi_cs1_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTC,3u,kPortMuxAsGpio);
}

void configure_gpio_i2c_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTC,6u,kPortMuxAsGpio);
  PORT_HAL_SetMuxMode(PORTC,7u,kPortMuxAsGpio);
}

void configure_uart_pins(uint32_t instance)
{
  switch(instance) {
    case UART0_IDX:                             /* UART0 */
      /* Affects PORTB_PCR16 register */
      PORT_HAL_SetMuxMode(PORTB,16UL,kPortMuxAlt3);
      /* Affects PORTB_PCR17 register */
      PORT_HAL_SetMuxMode(PORTB,17UL,kPortMuxAlt3);
      break;
    default:
      break;
  }
}

/* Setup FTM pins to drive LEDs */
void configure_ftm_pins(uint32_t instance)
{
  switch(instance) {
    case FTM0_IDX:                             /* FTM0 */
      /* Affects PORTE_PCR25 register */
      PORT_HAL_SetMuxMode(PORTE,25UL,kPortMuxAlt3);
    break;

    default:
      break;
  }
}

/*Init IO for CMP. Board don't have pull up resister, so internal resister need to be enabled*/
void configure_cmp_pins(uint32_t instance)
{
  switch(instance) {
    case CMP0_IDX:
      PORT_HAL_SetMuxMode(PORTC,6u,kPortMuxAsGpio);
      PORT_HAL_SetPullMode(PORTC,6U,kPortPullUp);
      PORT_HAL_SetPullCmd(PORTC,6U,true);
    break;

    default:
      break;
  }
}

/* END pin_mux. */
/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.5 [05.21]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
