TimeQuest Timing Analyzer report for MIPS_System
Wed Nov 29 13:12:40 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 40. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 43. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 65. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 68. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 70. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Slow Corner Signal Integrity Metrics
 91. Fast Corner Signal Integrity Metrics
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; MIPS_System                                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000  ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { mips:mips_cpu|controller:c|flopr:idex|q[0] }       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 68.62 MHz  ; 68.62 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 111.58 MHz ; 111.58 MHz      ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.553 ; -931.276      ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -6.927 ; -169.899      ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.623 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 40.696 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.851 ; -25.533       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.280 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.496 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 95.713 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.295 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -0.518 ; -52.086       ;
; CLOCK_50                                         ; 9.740  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.735 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.746 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.752 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.553 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.178     ; 4.320      ;
; -8.491 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.178     ; 4.258      ;
; -8.487 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.178     ; 4.254      ;
; -8.485 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.178     ; 4.252      ;
; -8.483 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.178     ; 4.250      ;
; -8.461 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.150     ; 4.256      ;
; -8.459 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.584     ; 4.320      ;
; -8.407 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.179     ; 4.173      ;
; -8.399 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.150     ; 4.194      ;
; -8.397 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.584     ; 4.258      ;
; -8.395 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.150     ; 4.190      ;
; -8.393 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.150     ; 4.188      ;
; -8.393 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.584     ; 4.254      ;
; -8.391 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.150     ; 4.186      ;
; -8.391 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.584     ; 4.252      ;
; -8.389 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.584     ; 4.250      ;
; -8.372 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.136      ;
; -8.367 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.556     ; 4.256      ;
; -8.365 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.160     ; 4.150      ;
; -8.365 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.160     ; 4.150      ;
; -8.365 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.129      ;
; -8.363 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.160     ; 4.148      ;
; -8.362 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.160     ; 4.147      ;
; -8.345 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.179     ; 4.111      ;
; -8.341 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.179     ; 4.107      ;
; -8.339 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.179     ; 4.105      ;
; -8.337 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.179     ; 4.103      ;
; -8.313 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.585     ; 4.173      ;
; -8.310 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.074      ;
; -8.306 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.070      ;
; -8.305 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.556     ; 4.194      ;
; -8.304 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.068      ;
; -8.303 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.067      ;
; -8.302 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.066      ;
; -8.301 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.556     ; 4.190      ;
; -8.299 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.063      ;
; -8.299 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.556     ; 4.188      ;
; -8.297 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.061      ;
; -8.297 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.556     ; 4.186      ;
; -8.295 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.059      ;
; -8.278 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.136      ;
; -8.273 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.160     ; 4.058      ;
; -8.273 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.132     ; 4.086      ;
; -8.273 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.132     ; 4.086      ;
; -8.271 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.132     ; 4.084      ;
; -8.271 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.566     ; 4.150      ;
; -8.271 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.566     ; 4.150      ;
; -8.271 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.129      ;
; -8.270 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.159     ; 4.056      ;
; -8.270 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.132     ; 4.083      ;
; -8.269 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.566     ; 4.148      ;
; -8.268 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.159     ; 4.054      ;
; -8.268 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.566     ; 4.147      ;
; -8.264 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.159     ; 4.050      ;
; -8.262 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.161     ; 4.046      ;
; -8.260 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.159     ; 4.046      ;
; -8.259 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 4.023      ;
; -8.251 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.993      ;
; -8.251 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.585     ; 4.111      ;
; -8.250 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.992      ;
; -8.247 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.585     ; 4.107      ;
; -8.245 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.585     ; 4.105      ;
; -8.243 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.585     ; 4.103      ;
; -8.219 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.161     ; 4.003      ;
; -8.219 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.161     ; 4.003      ;
; -8.217 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.161     ; 4.001      ;
; -8.216 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.164     ; 3.997      ;
; -8.216 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.161     ; 4.000      ;
; -8.216 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.074      ;
; -8.212 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.070      ;
; -8.210 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.068      ;
; -8.209 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.172     ; 3.982      ;
; -8.209 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.067      ;
; -8.208 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.066      ;
; -8.205 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 3.969      ;
; -8.205 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.063      ;
; -8.203 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.061      ;
; -8.201 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.587     ; 4.059      ;
; -8.197 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.822     ; 4.320      ;
; -8.197 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 3.961      ;
; -8.195 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.822     ; 4.318      ;
; -8.193 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.822     ; 4.316      ;
; -8.193 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 3.957      ;
; -8.191 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 3.955      ;
; -8.189 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.181     ; 3.953      ;
; -8.189 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.931      ;
; -8.188 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.930      ;
; -8.186 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.822     ; 4.309      ;
; -8.185 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.169     ; 3.961      ;
; -8.185 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.169     ; 3.961      ;
; -8.185 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.927      ;
; -8.184 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.163     ; 3.966      ;
; -8.184 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.163     ; 3.966      ;
; -8.184 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.926      ;
; -8.183 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.925      ;
; -8.182 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.163     ; 3.964      ;
; -8.182 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.924      ;
; -8.181 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.822     ; 4.304      ;
; -8.181 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.822     ; 4.304      ;
; -8.181 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.203     ; 3.923      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                    ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -6.927 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.953      ; 9.776      ;
; -6.878 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.724      ;
; -6.717 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.563      ;
; -6.716 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 9.553      ;
; -6.616 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.764      ; 9.776      ;
; -6.590 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.436      ;
; -6.588 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.434      ;
; -6.582 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.428      ;
; -6.567 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.724      ;
; -6.539 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.385      ;
; -6.531 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.377      ;
; -6.461 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.307      ;
; -6.442 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.288      ;
; -6.433 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 9.270      ;
; -6.432 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.964      ; 9.292      ;
; -6.425 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.271      ;
; -6.406 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.563      ;
; -6.405 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.752      ; 9.553      ;
; -6.398 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.951      ; 9.245      ;
; -6.366 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.212      ;
; -6.325 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 9.162      ;
; -6.316 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.162      ;
; -6.308 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.154      ;
; -6.308 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.154      ;
; -6.290 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.951      ; 9.137      ;
; -6.279 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.436      ;
; -6.277 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.434      ;
; -6.271 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.428      ;
; -6.251 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.097      ;
; -6.228 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.385      ;
; -6.224 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 9.061      ;
; -6.220 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.377      ;
; -6.206 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 9.052      ;
; -6.170 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.961      ; 9.027      ;
; -6.169 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.951      ; 9.016      ;
; -6.152 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.974      ; 9.022      ;
; -6.150 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.307      ;
; -6.135 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.951      ; 8.982      ;
; -6.131 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.288      ;
; -6.122 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.752      ; 9.270      ;
; -6.121 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.775      ; 9.292      ;
; -6.114 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.271      ;
; -6.100 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 8.946      ;
; -6.087 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.762      ; 9.245      ;
; -6.084 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.611      ; 8.591      ;
; -6.083 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 8.920      ;
; -6.069 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.607      ; 8.572      ;
; -6.055 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.212      ;
; -6.040 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.574      ; 8.510      ;
; -6.039 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.611      ; 8.546      ;
; -6.014 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.752      ; 9.162      ;
; -6.005 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.162      ;
; -6.001 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.574      ; 8.471      ;
; -5.997 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.154      ;
; -5.997 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.154      ;
; -5.992 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.580      ; 8.468      ;
; -5.980 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.968      ; 9.187      ;
; -5.979 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.762      ; 9.137      ;
; -5.970 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 8.807      ;
; -5.954 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.962      ; 8.812      ;
; -5.950 ; mips:mips_cpu|datapath:dp|flopr:idex|q[169] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.578      ; 8.424      ;
; -5.946 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.577      ; 8.419      ;
; -5.942 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.598      ; 8.436      ;
; -5.940 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.097      ;
; -5.937 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.578      ; 8.411      ;
; -5.931 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.600      ; 8.427      ;
; -5.931 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.965      ; 9.135      ;
; -5.921 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.551      ; 8.368      ;
; -5.913 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.752      ; 9.061      ;
; -5.903 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 8.740      ;
; -5.897 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.577      ; 8.370      ;
; -5.895 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 9.052      ;
; -5.878 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.632      ; 8.406      ;
; -5.870 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.950      ; 8.716      ;
; -5.870 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.600      ; 8.366      ;
; -5.859 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.772      ; 9.027      ;
; -5.859 ; mips:mips_cpu|datapath:dp|flopr:idex|q[165] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.623      ; 8.378      ;
; -5.858 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.762      ; 9.016      ;
; -5.856 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.954      ; 8.706      ;
; -5.852 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.964      ; 8.712      ;
; -5.841 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.785      ; 9.022      ;
; -5.838 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[81] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.953      ; 8.687      ;
; -5.831 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.964      ; 8.691      ;
; -5.824 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.762      ; 8.982      ;
; -5.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.580      ; 8.300      ;
; -5.789 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.761      ; 8.946      ;
; -5.786 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.586      ; 8.268      ;
; -5.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.601      ; 8.278      ;
; -5.773 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.422      ; 8.591      ;
; -5.772 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.752      ; 8.920      ;
; -5.770 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.965      ; 8.974      ;
; -5.767 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.577      ; 8.240      ;
; -5.758 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.418      ; 8.572      ;
; -5.757 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.941      ; 8.594      ;
; -5.753 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.632      ; 8.281      ;
; -5.742 ; mips:mips_cpu|datapath:dp|flopr:idex|q[167] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.578      ; 8.216      ;
; -5.729 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.385      ; 8.510      ;
; -5.728 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.422      ; 8.546      ;
; -5.721 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.956      ; 8.573      ;
; -5.719 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.598      ; 8.213      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20.623 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 4.560      ;
; 20.646 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 4.537      ;
; 20.931 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 4.251      ;
; 21.332 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 3.841      ;
; 21.414 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 3.768      ;
; 21.429 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 3.753      ;
; 21.700 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 3.479      ;
; 21.723 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.197     ; 3.108      ;
; 21.753 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 3.430      ;
; 21.754 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 3.419      ;
; 21.880 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 3.299      ;
; 21.916 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.196     ; 2.916      ;
; 21.924 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.206     ; 2.898      ;
; 21.928 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.197     ; 2.903      ;
; 22.044 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 3.138      ;
; 22.063 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 3.120      ;
; 22.081 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 3.092      ;
; 22.131 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 3.046      ;
; 22.186 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 2.997      ;
; 22.205 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.968      ;
; 22.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.969      ;
; 22.243 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.939      ;
; 22.279 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 2.904      ;
; 22.285 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.888      ;
; 22.302 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.866      ;
; 22.327 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.841      ;
; 22.355 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.818      ;
; 22.396 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.200     ; 2.432      ;
; 22.437 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.745      ;
; 22.462 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 2.721      ;
; 22.469 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.704      ;
; 22.495 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.674      ;
; 22.501 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.204     ; 2.323      ;
; 22.506 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.676      ;
; 22.531 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 2.628      ;
; 22.535 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 2.291      ;
; 22.568 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.597      ;
; 22.572 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.607      ;
; 22.572 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.610      ;
; 22.577 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.605      ;
; 22.595 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.135      ; 2.568      ;
; 22.618 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 2.543      ;
; 22.763 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.416      ;
; 22.770 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.412      ;
; 22.772 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.410      ;
; 22.773 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.409      ;
; 22.781 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.398      ;
; 22.788 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.389      ;
; 22.821 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.361      ;
; 22.824 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.344      ;
; 22.828 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.373      ;
; 22.829 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.350      ;
; 22.830 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.347      ;
; 22.851 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.350      ;
; 22.852 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 2.344      ;
; 22.857 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.311      ;
; 22.858 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.340      ;
; 22.902 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.273      ;
; 22.930 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.245      ;
; 23.053 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.122      ;
; 23.067 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.108      ;
; 23.094 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.075      ;
; 23.121 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 2.038      ;
; 23.130 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 2.064      ;
; 23.137 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 2.024      ;
; 23.168 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.034      ;
; 23.172 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.135      ; 1.991      ;
; 23.176 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.016      ;
; 23.185 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.992      ;
; 23.194 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.981      ;
; 23.217 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.958      ;
; 23.287 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.197     ; 1.544      ;
; 23.326 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.853      ;
; 23.343 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.834      ;
; 23.346 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.831      ;
; 23.356 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.821      ;
; 23.405 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.760      ;
; 23.423 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.745      ;
; 23.455 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.720      ;
; 23.612 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.556      ;
; 23.652 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.530      ;
; 23.653 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 1.548      ;
; 23.664 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.518      ;
; 23.721 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.461      ;
; 23.825 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.357      ;
; 23.849 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.333      ;
; 23.906 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.276      ;
; 23.923 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.259      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 40.696 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.274     ; 9.058      ;
; 40.697 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.279     ; 9.052      ;
; 40.697 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.279     ; 9.052      ;
; 40.726 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 9.037      ;
; 40.727 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 9.031      ;
; 40.727 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 9.031      ;
; 40.734 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 9.030      ;
; 40.735 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 9.024      ;
; 40.735 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 9.024      ;
; 40.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.272     ; 9.011      ;
; 40.746 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.277     ; 9.005      ;
; 40.746 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.277     ; 9.005      ;
; 40.749 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 9.014      ;
; 40.750 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 9.008      ;
; 40.750 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 9.008      ;
; 40.764 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.994      ;
; 40.765 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 8.988      ;
; 40.765 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 8.988      ;
; 41.050 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.298     ; 8.680      ;
; 41.051 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.303     ; 8.674      ;
; 41.051 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.303     ; 8.674      ;
; 41.076 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 8.683      ;
; 41.077 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.274     ; 8.677      ;
; 41.077 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.274     ; 8.677      ;
; 41.080 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.289     ; 8.659      ;
; 41.081 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.653      ;
; 41.081 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.653      ;
; 41.088 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.288     ; 8.652      ;
; 41.089 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.293     ; 8.646      ;
; 41.089 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.293     ; 8.646      ;
; 41.099 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.296     ; 8.633      ;
; 41.100 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.301     ; 8.627      ;
; 41.100 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.301     ; 8.627      ;
; 41.103 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.289     ; 8.636      ;
; 41.104 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.630      ;
; 41.104 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.630      ;
; 41.106 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 8.662      ;
; 41.107 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.656      ;
; 41.107 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.656      ;
; 41.114 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 8.655      ;
; 41.115 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 8.649      ;
; 41.115 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 8.649      ;
; 41.118 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.616      ;
; 41.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.299     ; 8.610      ;
; 41.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.299     ; 8.610      ;
; 41.125 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.267     ; 8.636      ;
; 41.126 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.272     ; 8.630      ;
; 41.126 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.272     ; 8.630      ;
; 41.129 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 8.639      ;
; 41.130 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.633      ;
; 41.130 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.633      ;
; 41.144 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.268     ; 8.616      ;
; 41.144 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.619      ;
; 41.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.273     ; 8.610      ;
; 41.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.273     ; 8.610      ;
; 41.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.613      ;
; 41.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.613      ;
; 41.239 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.303     ; 8.486      ;
; 41.239 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.303     ; 8.486      ;
; 41.240 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.298     ; 8.490      ;
; 41.285 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.293     ; 8.450      ;
; 41.285 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.293     ; 8.450      ;
; 41.286 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.288     ; 8.454      ;
; 41.302 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.432      ;
; 41.302 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.432      ;
; 41.303 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.289     ; 8.436      ;
; 41.321 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.413      ;
; 41.321 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.413      ;
; 41.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.289     ; 8.417      ;
; 41.325 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.296     ; 8.407      ;
; 41.326 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.301     ; 8.401      ;
; 41.326 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.301     ; 8.401      ;
; 41.341 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.299     ; 8.388      ;
; 41.341 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.299     ; 8.388      ;
; 41.342 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.294     ; 8.392      ;
; 41.460 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.274     ; 8.294      ;
; 41.461 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.279     ; 8.288      ;
; 41.461 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.279     ; 8.288      ;
; 41.490 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.273      ;
; 41.491 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.267      ;
; 41.491 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.267      ;
; 41.498 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.292     ; 8.238      ;
; 41.498 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 8.266      ;
; 41.499 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.297     ; 8.232      ;
; 41.499 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.297     ; 8.232      ;
; 41.499 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 8.260      ;
; 41.499 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 8.260      ;
; 41.509 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.272     ; 8.247      ;
; 41.510 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.277     ; 8.241      ;
; 41.510 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.277     ; 8.241      ;
; 41.513 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.250      ;
; 41.514 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.244      ;
; 41.514 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.244      ;
; 41.524 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.263     ; 8.241      ;
; 41.525 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.268     ; 8.235      ;
; 41.525 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.268     ; 8.235      ;
; 41.528 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 8.230      ;
; 41.529 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 8.224      ;
; 41.529 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 8.224      ;
; 41.699 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 8.064      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.851 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.794      ; 3.013      ;
; -1.549 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.958      ; 3.479      ;
; -1.513 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.823      ; 3.380      ;
; -0.933 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.809      ; 3.946      ;
; -0.917 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 3.965      ;
; -0.883 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.834      ; 4.021      ;
; -0.875 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.808      ; 4.003      ;
; -0.862 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.967      ; 4.175      ;
; -0.850 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.804      ; 4.024      ;
; -0.826 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 4.056      ;
; -0.822 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.793      ; 4.041      ;
; -0.817 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.806      ; 4.059      ;
; -0.813 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 4.069      ;
; -0.810 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.785      ; 4.045      ;
; -0.809 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.805      ; 4.066      ;
; -0.808 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.395      ;
; -0.803 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.832      ; 4.099      ;
; -0.781 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.834      ; 4.123      ;
; -0.762 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.808      ; 4.116      ;
; -0.757 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.200      ; 3.013      ;
; -0.755 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.969      ; 4.284      ;
; -0.753 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.795      ; 4.112      ;
; -0.749 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.815      ; 4.136      ;
; -0.747 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.781      ; 4.104      ;
; -0.732 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.963      ; 4.301      ;
; -0.716 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.813      ; 4.167      ;
; -0.711 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.492      ;
; -0.700 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.836      ; 4.206      ;
; -0.687 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.802      ; 4.185      ;
; -0.674 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 4.208      ;
; -0.669 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.804      ; 4.205      ;
; -0.667 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.789      ; 4.192      ;
; -0.662 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.821      ; 4.229      ;
; -0.661 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 4.221      ;
; -0.654 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.801      ; 4.217      ;
; -0.650 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.553      ;
; -0.646 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.824      ; 4.248      ;
; -0.643 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.818      ; 4.245      ;
; -0.642 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.834      ; 4.262      ;
; -0.634 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.814      ; 4.250      ;
; -0.632 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 4.250      ;
; -0.629 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.574      ;
; -0.625 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.965      ; 4.410      ;
; -0.622 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.006      ; 4.583      ;
; -0.620 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.792      ; 4.242      ;
; -0.617 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.814      ; 4.267      ;
; -0.616 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.979      ; 4.433      ;
; -0.615 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.588      ;
; -0.602 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.832      ; 4.300      ;
; -0.598 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.791      ; 4.263      ;
; -0.594 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.811      ; 4.287      ;
; -0.589 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.830      ; 4.311      ;
; -0.587 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.794      ; 4.277      ;
; -0.580 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.824      ; 4.314      ;
; -0.580 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.994      ; 4.613      ;
; -0.571 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.818      ; 4.317      ;
; -0.561 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.809      ; 4.318      ;
; -0.556 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.647      ;
; -0.555 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.648      ;
; -0.553 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.804      ; 4.321      ;
; -0.551 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.805      ; 4.324      ;
; -0.538 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.817      ; 4.349      ;
; -0.536 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.793      ; 4.327      ;
; -0.535 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.803      ; 4.338      ;
; -0.527 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.013      ; 4.685      ;
; -0.519 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.784      ; 4.335      ;
; -0.509 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.981      ; 4.542      ;
; -0.504 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.810      ; 4.376      ;
; -0.504 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.010      ; 4.705      ;
; -0.502 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.987      ; 4.555      ;
; -0.502 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.016      ; 4.713      ;
; -0.499 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.994      ; 4.694      ;
; -0.497 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.814      ; 4.387      ;
; -0.491 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.145      ; 4.724      ;
; -0.487 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.810      ; 4.393      ;
; -0.482 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.807      ; 4.395      ;
; -0.478 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.827      ; 4.419      ;
; -0.473 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.846      ; 4.443      ;
; -0.467 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.019      ; 4.751      ;
; -0.465 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.014      ; 4.748      ;
; -0.464 ; mips:mips_cpu|datapath:dp|flopr:idex|q[153] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.751      ; 4.357      ;
; -0.457 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.826      ; 4.439      ;
; -0.455 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.364      ; 3.479      ;
; -0.451 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.170      ; 4.918      ;
; -0.449 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.037      ; 4.787      ;
; -0.448 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.810      ; 4.432      ;
; -0.445 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.813      ; 4.438      ;
; -0.445 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.825      ; 4.450      ;
; -0.438 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.007      ; 4.768      ;
; -0.438 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.168      ; 4.929      ;
; -0.432 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.825      ; 4.463      ;
; -0.419 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.814      ; 4.465      ;
; -0.419 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.229      ; 3.380      ;
; -0.416 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.787      ;
; -0.414 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.155      ; 4.811      ;
; -0.412 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.035      ; 4.822      ;
; -0.403 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.817      ; 4.484      ;
; -0.395 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.989      ; 4.664      ;
; -0.391 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.133      ; 4.812      ;
; -0.388 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.817      ; 4.499      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; GPIO:uGPIO|SW_StatusR[2]                     ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[0]                     ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[3]                     ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[8]                     ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[7]                     ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[5]                     ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[6]                     ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[1]                     ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[4]                     ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[9]                     ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|BUTTON_StatusR[1]                 ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|BUTTON_StatusR[2]                 ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; TimerCounter:Timer|StatusR[0]                ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.370 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0      ; GPIO:uGPIO|pulse_gen:button2|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:button2|c_state.S4      ; GPIO:uGPIO|pulse_gen:button2|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9      ; GPIO:uGPIO|pulse_gen:button2|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2      ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1      ; GPIO:uGPIO|pulse_gen:button2|c_state.S2     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12     ; GPIO:uGPIO|pulse_gen:button1|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0] ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13     ; GPIO:uGPIO|pulse_gen:button2|c_state.S14    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8      ; GPIO:uGPIO|pulse_gen:button2|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6      ; GPIO:uGPIO|pulse_gen:button2|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11     ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S2      ; GPIO:uGPIO|pulse_gen:button1|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12     ; GPIO:uGPIO|pulse_gen:button2|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S5      ; GPIO:uGPIO|pulse_gen:button2|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10     ; GPIO:uGPIO|pulse_gen:button1|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7      ; GPIO:uGPIO|pulse_gen:button1|c_state.S8     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4      ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S3      ; GPIO:uGPIO|pulse_gen:button1|c_state.S4     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; mips:mips_cpu|controller:c|flopr:exmem|q[2]  ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.280 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 0.898      ;
; 50.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.400      ; 0.929      ;
; 50.494 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.103      ;
; 50.508 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 1.124      ;
; 50.550 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 1.163      ;
; 50.623 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.089      ; 0.919      ;
; 50.641 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 0.908      ;
; 50.680 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 0.927      ;
; 50.834 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.095      ;
; 50.835 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.091      ; 1.133      ;
; 50.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.398      ; 1.484      ;
; 50.908 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 1.151      ;
; 50.911 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.161      ;
; 50.919 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 1.532      ;
; 50.924 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.169      ;
; 50.936 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.409      ; 1.552      ;
; 50.946 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 1.563      ;
; 50.986 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.595      ;
; 50.989 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 1.606      ;
; 50.989 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 1.230      ;
; 51.016 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.393      ; 1.616      ;
; 51.066 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.321      ;
; 51.069 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.340      ;
; 51.095 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.366      ;
; 51.095 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.356      ;
; 51.126 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.378      ;
; 51.199 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.470      ;
; 51.201 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 1.471      ;
; 51.278 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.396      ; 1.881      ;
; 51.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.929      ;
; 51.324 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.080      ; 1.611      ;
; 51.328 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.399      ; 1.934      ;
; 51.340 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.609      ;
; 51.367 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.618      ;
; 51.373 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.399      ; 1.979      ;
; 51.402 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.673      ;
; 51.409 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 1.684      ;
; 51.435 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.026      ; 1.668      ;
; 51.446 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.714      ;
; 51.458 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 1.725      ;
; 51.467 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.013      ; 1.687      ;
; 51.476 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.065      ; 1.748      ;
; 51.483 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.744      ;
; 51.549 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 1.828      ;
; 51.581 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 1.856      ;
; 51.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.857      ;
; 51.591 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 1.870      ;
; 51.604 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.852      ;
; 51.610 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.398      ; 2.215      ;
; 51.631 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.877      ;
; 51.638 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.089      ; 1.934      ;
; 51.646 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.894      ;
; 51.701 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 1.976      ;
; 51.722 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.985      ;
; 51.752 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.015      ; 1.974      ;
; 51.752 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 2.004      ;
; 51.761 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.021      ; 1.989      ;
; 51.787 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.020      ; 2.014      ;
; 51.793 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.044      ;
; 51.806 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.017      ; 2.030      ;
; 51.812 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 2.079      ;
; 51.822 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.069      ; 2.098      ;
; 51.827 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 2.092      ;
; 51.863 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 2.130      ;
; 51.877 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 2.152      ;
; 51.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 2.149      ;
; 51.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 2.141      ;
; 51.890 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 2.159      ;
; 51.910 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 2.154      ;
; 51.946 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 2.188      ;
; 51.948 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 2.557      ;
; 51.949 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.400      ; 2.556      ;
; 51.949 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 2.202      ;
; 52.026 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.398      ; 2.631      ;
; 52.072 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 2.343      ;
; 52.085 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.065      ; 2.357      ;
; 52.093 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 2.358      ;
; 52.096 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.011      ; 2.314      ;
; 52.114 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.069      ; 2.390      ;
; 52.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 2.385      ;
; 52.163 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 2.430      ;
; 52.169 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.069      ; 2.445      ;
; 52.194 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.067      ; 2.468      ;
; 52.212 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 2.460      ;
; 52.216 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 2.481      ;
; 52.232 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 2.507      ;
; 52.237 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 2.508      ;
; 52.237 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 2.500      ;
; 52.240 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 2.507      ;
; 52.241 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 2.510      ;
; 52.245 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.067      ; 2.519      ;
; 52.260 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 2.531      ;
; 52.270 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 2.540      ;
; 52.270 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 2.541      ;
; 52.318 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 2.930      ;
; 52.319 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 2.582      ;
; 52.326 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 2.939      ;
; 52.360 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 2.974      ;
; 52.376 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 2.641      ;
; 52.396 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 2.671      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.496 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.160      ;
; 75.501 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.165      ;
; 75.535 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.199      ;
; 75.572 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.236      ;
; 75.681 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.344      ;
; 75.738 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 1.420      ;
; 75.746 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 1.410      ;
; 75.764 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.427      ;
; 75.773 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.444      ; 1.424      ;
; 75.934 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 1.589      ;
; 75.940 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.444      ; 1.591      ;
; 75.941 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.440      ; 1.588      ;
; 75.995 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.450      ; 1.652      ;
; 76.013 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.452      ; 1.672      ;
; 76.022 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.680      ;
; 76.033 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.691      ;
; 76.080 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.119      ; 1.406      ;
; 76.166 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.438      ; 1.811      ;
; 76.177 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.833      ;
; 76.178 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.834      ;
; 76.188 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.434      ; 1.829      ;
; 76.194 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.852      ;
; 76.202 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.436      ; 1.845      ;
; 76.205 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.857      ;
; 76.209 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.892      ;
; 76.210 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 1.882      ;
; 76.216 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.890      ;
; 76.290 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.946      ;
; 76.292 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.948      ;
; 76.365 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 2.021      ;
; 76.397 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.448      ; 2.052      ;
; 76.447 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.443      ; 2.097      ;
; 76.459 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.137      ;
; 76.460 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 2.142      ;
; 76.472 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.444      ; 2.123      ;
; 76.475 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 2.151      ;
; 76.481 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.474      ; 2.162      ;
; 76.513 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 2.173      ;
; 76.528 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 2.186      ;
; 76.536 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.199      ;
; 76.546 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 2.210      ;
; 76.553 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 2.213      ;
; 76.557 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.220      ;
; 76.581 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.450      ; 2.238      ;
; 76.588 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.452      ; 2.247      ;
; 76.595 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.258      ;
; 76.613 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.436      ; 2.256      ;
; 76.685 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.438      ; 2.330      ;
; 76.708 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.440      ; 2.355      ;
; 76.738 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.434      ; 2.379      ;
; 76.746 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 2.066      ;
; 76.755 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.418      ;
; 76.758 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.111      ; 2.076      ;
; 76.768 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 2.420      ;
; 76.768 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 2.428      ;
; 76.773 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.436      ;
; 76.811 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 2.475      ;
; 76.812 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 2.477      ;
; 76.829 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 2.483      ;
; 76.840 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.115      ; 2.162      ;
; 76.871 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.443      ; 2.521      ;
; 76.892 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.444      ; 2.543      ;
; 76.901 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.455      ; 2.563      ;
; 76.917 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 2.571      ;
; 77.034 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 2.699      ;
; 77.039 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 2.693      ;
; 77.039 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.455      ; 2.701      ;
; 77.072 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 2.736      ;
; 77.095 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 2.760      ;
; 77.097 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 2.751      ;
; 77.098 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 2.756      ;
; 77.251 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.447      ; 2.905      ;
; 77.255 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 2.919      ;
; 77.256 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.109      ; 2.572      ;
; 77.261 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.120      ; 2.588      ;
; 77.262 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 2.927      ;
; 77.269 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.119      ; 2.595      ;
; 77.356 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 3.016      ;
; 77.471 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.118      ; 2.796      ;
; 77.523 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 3.187      ;
; 77.545 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.446      ; 3.198      ;
; 77.597 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 3.257      ;
; 77.736 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 3.399      ;
; 77.759 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 3.422      ;
; 77.847 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.446      ; 3.500      ;
; 78.170 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 3.834      ;
; 78.466 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.458      ; 4.131      ;
; 78.490 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.457      ; 4.154      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[84]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 4.189      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 4.189      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[92]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 4.189      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[20]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[207]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[22]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[219]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[213]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[215]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[224]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[227]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[218]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[222]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[17]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[126]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[124]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 4.191      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[127]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 4.190      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 4.188      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[37]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[40]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.713 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[45]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 4.198      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[83]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[229]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[232]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[121]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[119]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[25]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[123]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[102]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[118]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[117]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 4.199      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 4.190      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.722 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[32]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.191      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[95]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 4.192      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.190      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.190      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 4.190      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.199      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.199      ;
; 95.723 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.199      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[212]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[211]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.732 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[209]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.190      ;
; 95.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.190      ;
; 95.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 4.189      ;
; 95.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.190      ;
; 95.733 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 4.190      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[149]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[153]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[152]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[187]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[185]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 3.917      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.295 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.918      ;
; 3.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.919      ;
; 3.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.919      ;
; 3.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.919      ;
; 3.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.919      ;
; 3.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.919      ;
; 3.296 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.919      ;
; 3.303 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 3.917      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[157]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.919      ;
; 3.313 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 3.919      ;
; 3.313 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[160]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 3.919      ;
; 3.313 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 3.919      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.316 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 3.904      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[173]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[205]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[201]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[63]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[48]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.915      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.916      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[110]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.319 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.918      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.917      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.917      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 3.921      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[223]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 3.921      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[167]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[186]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 3.921      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[193]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 3.921      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[199]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[61]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 3.916      ;
; 3.320 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 3.921      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.920      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.920      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.920      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.920      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 3.920      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.915      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.915      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.918      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[184]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.918      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[86]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.915      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.915      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.915      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.915      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.918      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.918      ;
; 3.321 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[82]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.918      ;
; 3.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.904      ;
; 3.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[155]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.904      ;
; 3.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[154]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.904      ;
; 3.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.904      ;
; 3.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.904      ;
; 3.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.904      ;
; 3.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.905      ;
; 3.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.905      ;
; 3.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[145]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.905      ;
; 3.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[146]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.905      ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; -0.518 ; -0.518       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; -0.518 ; -0.518       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; -0.518 ; -0.518       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; -0.517 ; -0.517       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; -0.516 ; -0.516       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; -0.516 ; -0.516       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datac                ;
; -0.515 ; -0.515       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; -0.514 ; -0.514       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; -0.514 ; -0.514       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; -0.514 ; -0.514       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; -0.513 ; -0.513       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; -0.513 ; -0.513       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; -0.512 ; -0.512       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; -0.512 ; -0.512       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; -0.512 ; -0.512       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; -0.512 ; -0.512       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; -0.512 ; -0.512       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; -0.512 ; -0.512       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; -0.511 ; -0.511       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; -0.510 ; -0.510       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; -0.510 ; -0.510       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; -0.508 ; -0.508       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; -0.507 ; -0.507       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; -0.506 ; -0.506       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; -0.506 ; -0.506       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; -0.506 ; -0.506       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; -0.498 ; -0.498       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datad             ;
; -0.498 ; -0.498       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; -0.498 ; -0.498       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; -0.497 ; -0.497       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; -0.496 ; -0.496       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; -0.495 ; -0.495       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; -0.494 ; -0.494       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; -0.494 ; -0.494       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datad             ;
; -0.494 ; -0.494       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; -0.493 ; -0.493       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; -0.493 ; -0.493       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; -0.492 ; -0.492       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; -0.492 ; -0.492       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; -0.492 ; -0.492       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; -0.492 ; -0.492       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; -0.490 ; -0.490       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; -0.490 ; -0.490       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; -0.487 ; -0.487       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; -0.487 ; -0.487       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; -0.486 ; -0.486       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datad              ;
; -0.486 ; -0.486       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; -0.486 ; -0.486       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; -0.485 ; -0.485       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datac             ;
; -0.484 ; -0.484       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; -0.484 ; -0.484       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; -0.483 ; -0.483       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; -0.482 ; -0.482       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|Mux0~2|combout                 ;
; -0.272 ; -0.272       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|Mux0~2|combout                 ;
; -0.271 ; -0.271       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; -0.271 ; -0.271       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datac             ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; -0.269 ; -0.269       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datad              ;
; -0.269 ; -0.269       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; -0.269 ; -0.269       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; -0.265 ; -0.265       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; -0.264 ; -0.264       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; -0.262 ; -0.262       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; -0.262 ; -0.262       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; -0.261 ; -0.261       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; -0.261 ; -0.261       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datad             ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; -0.258 ; -0.258       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[175]   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[177]   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[182]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[208]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[214]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[228]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[231]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[24]    ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[18]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R1[20]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[28]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[29]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R20[30]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R28[28]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R28[29]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R28[30]  ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[18]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[19]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[20]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[27]   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R2[29]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9           ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[19]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:memwb|q[1]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[15]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[3]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[4]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[5]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[120]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[172]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[204]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[209]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[211]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[212]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[216]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.377 ; 4.919 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.025 ; 4.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.377 ; 4.919 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.329 ; 4.816 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.658 ; 5.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.242 ; 4.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.657 ; 5.238 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.351 ; 4.930 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.383 ; 4.965 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.658 ; 5.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.349 ; 4.911 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.401 ; 4.976 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.552 ; 5.137 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.264 ; 4.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.483 ; 5.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.209 ; -3.685 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.339 ; -3.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.399 ; -3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.209 ; -3.685 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.329 ; -3.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.481 ; -3.982 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.732 ; -4.264 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.527 ; -4.054 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.579 ; -4.133 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.694 ; -4.227 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.524 ; -4.056 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.560 ; -4.100 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.722 ; -4.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.329 ; -3.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.540 ; -4.055 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.647 ; 3.579 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.057 ; 2.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.043 ; 2.960 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.647 ; 3.566 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.563 ; 3.471 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.582 ; 3.491 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.645 ; 3.579 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.522 ; 3.448 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.553 ; 3.467 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.084 ; 3.021 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.090 ; 3.033 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.348 ; 3.254 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.351 ; 3.261 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.343 ; 3.241 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.495 ; 3.406 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.553 ; 3.467 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.512 ; 3.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.312 ; 3.219 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.249 ; 3.212 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.075 ; 3.012 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.299 ; 3.212 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.315 ; 3.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.251 ; 3.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.512 ; 3.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.672 ; 3.653 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.310 ; 3.237 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.491 ; 3.421 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.319 ; 3.234 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.350 ; 3.288 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.526 ; 3.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.531 ; 3.455 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.672 ; 3.653 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 5.577 ; 5.320 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.733 ; 3.617 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.732 ; 3.632 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.577 ; 5.320 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.461 ; 3.354 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.749 ; 3.636 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.774 ; 3.671 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.999 ; 3.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.813 ; 3.713 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.824 ; 3.721 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.087 ; 4.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.619 ; 2.534 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.633 ; 2.568 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.619 ; 2.534 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.200 ; 3.117 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.119 ; 3.026 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.137 ; 3.045 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.197 ; 3.129 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.079 ; 3.003 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.659 ; 2.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.659 ; 2.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.666 ; 2.606 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.913 ; 2.817 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.916 ; 2.825 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.908 ; 2.806 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.054 ; 2.963 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.110 ; 3.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.651 ; 2.587 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.878 ; 2.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.819 ; 2.779 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.651 ; 2.587 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.866 ; 2.777 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.883 ; 2.813 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.822 ; 2.783 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.071 ; 2.991 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.878 ; 2.800 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.878 ; 2.803 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.050 ; 2.978 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.886 ; 2.800 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.916 ; 2.852 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.085 ; 3.016 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.089 ; 3.011 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.224 ; 3.201 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.033 ; 2.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.294 ; 3.177 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.292 ; 3.191 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.138 ; 4.880 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.033 ; 2.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.310 ; 3.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.333 ; 3.230 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.549 ; 3.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.372 ; 3.270 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.383 ; 3.278 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.634 ; 3.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 76.45 MHz  ; 76.45 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 122.97 MHz ; 122.97 MHz      ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -7.455 ; -806.261      ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -6.353 ; -157.926      ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.048 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 41.573 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.536 ; -18.426       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.281 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.477 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.166 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.984 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -0.455 ; -40.778       ;
; CLOCK_50                                         ; 9.713  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.741 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.741 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.748 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.455 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.504     ; 3.896      ;
; -7.400 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.504     ; 3.841      ;
; -7.398 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.504     ; 3.839      ;
; -7.395 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.504     ; 3.836      ;
; -7.393 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.504     ; 3.834      ;
; -7.381 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.930     ; 3.896      ;
; -7.375 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.480     ; 3.840      ;
; -7.330 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.505     ; 3.770      ;
; -7.326 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.930     ; 3.841      ;
; -7.324 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.930     ; 3.839      ;
; -7.321 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.930     ; 3.836      ;
; -7.320 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.480     ; 3.785      ;
; -7.319 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.930     ; 3.834      ;
; -7.318 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.480     ; 3.783      ;
; -7.315 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.480     ; 3.780      ;
; -7.313 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.480     ; 3.778      ;
; -7.301 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.906     ; 3.840      ;
; -7.294 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.754      ;
; -7.293 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.753      ;
; -7.293 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.753      ;
; -7.292 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.752      ;
; -7.275 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.505     ; 3.715      ;
; -7.273 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.505     ; 3.713      ;
; -7.270 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.505     ; 3.710      ;
; -7.268 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.505     ; 3.708      ;
; -7.260 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.698      ;
; -7.256 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.694      ;
; -7.256 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.931     ; 3.770      ;
; -7.246 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.906     ; 3.785      ;
; -7.244 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.906     ; 3.783      ;
; -7.241 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.906     ; 3.780      ;
; -7.239 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.906     ; 3.778      ;
; -7.227 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.486     ; 3.686      ;
; -7.220 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.754      ;
; -7.219 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.753      ;
; -7.219 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.753      ;
; -7.218 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.752      ;
; -7.212 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.461     ; 3.696      ;
; -7.212 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.461     ; 3.696      ;
; -7.211 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.461     ; 3.695      ;
; -7.210 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.461     ; 3.694      ;
; -7.206 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.666      ;
; -7.205 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.490     ; 3.660      ;
; -7.205 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 3.644      ;
; -7.205 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.643      ;
; -7.204 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.664      ;
; -7.203 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.641      ;
; -7.201 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.661      ;
; -7.201 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.639      ;
; -7.201 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.931     ; 3.715      ;
; -7.200 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.638      ;
; -7.199 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.637      ;
; -7.199 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.931     ; 3.713      ;
; -7.198 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.636      ;
; -7.197 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.485     ; 3.657      ;
; -7.196 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.634      ;
; -7.196 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.931     ; 3.710      ;
; -7.194 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 3.632      ;
; -7.194 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.931     ; 3.708      ;
; -7.186 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.698      ;
; -7.182 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.694      ;
; -7.169 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.486     ; 3.628      ;
; -7.168 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.486     ; 3.627      ;
; -7.168 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.486     ; 3.627      ;
; -7.167 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.486     ; 3.626      ;
; -7.153 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.912     ; 3.686      ;
; -7.152 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.500     ; 3.597      ;
; -7.150 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 3.589      ;
; -7.148 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 3.587      ;
; -7.147 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.528     ; 3.564      ;
; -7.146 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.528     ; 3.563      ;
; -7.145 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.494     ; 3.596      ;
; -7.145 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 3.584      ;
; -7.143 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 3.582      ;
; -7.142 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.494     ; 3.593      ;
; -7.140 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.462     ; 3.623      ;
; -7.139 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.493     ; 3.591      ;
; -7.139 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.493     ; 3.591      ;
; -7.138 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.887     ; 3.696      ;
; -7.138 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.887     ; 3.696      ;
; -7.137 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.887     ; 3.695      ;
; -7.136 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.887     ; 3.694      ;
; -7.132 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.666      ;
; -7.131 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.180     ; 3.896      ;
; -7.131 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.916     ; 3.660      ;
; -7.131 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.932     ; 3.644      ;
; -7.131 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.643      ;
; -7.130 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.664      ;
; -7.129 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.180     ; 3.894      ;
; -7.129 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.641      ;
; -7.127 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.180     ; 3.892      ;
; -7.127 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.661      ;
; -7.127 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.639      ;
; -7.126 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.461     ; 3.610      ;
; -7.126 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.638      ;
; -7.125 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.637      ;
; -7.124 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.461     ; 3.608      ;
; -7.124 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.933     ; 3.636      ;
; -7.123 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.911     ; 3.657      ;
; -7.122 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.466     ; 3.601      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -6.353 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.376      ; 8.749      ;
; -6.340 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.733      ;
; -6.186 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 8.569      ;
; -6.148 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.541      ;
; -6.028 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.421      ;
; -6.026 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.419      ;
; -6.021 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.414      ;
; -6.015 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.408      ;
; -6.009 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.220      ; 8.749      ;
; -6.009 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.402      ;
; -5.996 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.733      ;
; -5.984 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.377      ;
; -5.979 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.372      ;
; -5.955 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.348      ;
; -5.935 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 8.318      ;
; -5.885 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.278      ;
; -5.843 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.384      ; 8.247      ;
; -5.842 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.207      ; 8.569      ;
; -5.829 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.374      ; 8.223      ;
; -5.826 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.374      ; 8.220      ;
; -5.816 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.209      ;
; -5.810 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.194      ;
; -5.804 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.541      ;
; -5.803 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.196      ;
; -5.783 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.176      ;
; -5.765 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.158      ;
; -5.728 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.112      ;
; -5.712 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.374      ; 8.106      ;
; -5.693 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 8.086      ;
; -5.684 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.421      ;
; -5.682 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.419      ;
; -5.677 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.414      ;
; -5.671 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.408      ;
; -5.665 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.402      ;
; -5.640 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.377      ;
; -5.635 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.372      ;
; -5.628 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.012      ;
; -5.619 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.374      ; 8.013      ;
; -5.611 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.348      ;
; -5.602 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.381      ; 8.003      ;
; -5.591 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.207      ; 8.318      ;
; -5.585 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.035      ; 7.640      ;
; -5.584 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 7.967      ;
; -5.584 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.393      ; 7.997      ;
; -5.577 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.060      ; 7.657      ;
; -5.563 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.062      ; 7.645      ;
; -5.554 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 7.947      ;
; -5.544 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.026      ; 7.590      ;
; -5.541 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.278      ;
; -5.541 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.033      ; 7.594      ;
; -5.538 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.062      ; 7.620      ;
; -5.534 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 7.917      ;
; -5.513 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.386      ; 8.269      ;
; -5.505 ; mips:mips_cpu|datapath:dp|flopr:idex|q[169] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.033      ; 7.558      ;
; -5.499 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.228      ; 8.247      ;
; -5.489 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.026      ; 7.535      ;
; -5.485 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.218      ; 8.223      ;
; -5.482 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.218      ; 8.220      ;
; -5.472 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.209      ;
; -5.472 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.032      ; 7.524      ;
; -5.469 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.007      ; 7.496      ;
; -5.467 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.383      ; 8.220      ;
; -5.466 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.208      ; 8.194      ;
; -5.464 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.373      ; 7.857      ;
; -5.459 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.196      ;
; -5.449 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.035      ; 7.504      ;
; -5.439 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.176      ;
; -5.439 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 7.822      ;
; -5.429 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.377      ; 7.826      ;
; -5.427 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.052      ; 7.499      ;
; -5.421 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.158      ;
; -5.415 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.381      ; 7.816      ;
; -5.415 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.050      ; 7.485      ;
; -5.403 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.081      ; 7.504      ;
; -5.384 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.208      ; 8.112      ;
; -5.383 ; mips:mips_cpu|datapath:dp|flopr:idex|q[165] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.075      ; 7.478      ;
; -5.368 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.218      ; 8.106      ;
; -5.368 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.031      ; 7.419      ;
; -5.366 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.052      ; 7.438      ;
; -5.349 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.217      ; 8.086      ;
; -5.344 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.384      ; 7.748      ;
; -5.342 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.081      ; 7.443      ;
; -5.334 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[81] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.377      ; 7.731      ;
; -5.311 ; mips:mips_cpu|datapath:dp|flopr:idex|q[167] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.033      ; 7.364      ;
; -5.297 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.007      ; 7.324      ;
; -5.293 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.384      ; 7.697      ;
; -5.292 ; mips:mips_cpu|datapath:dp|flopr:idex|q[163] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.007      ; 7.319      ;
; -5.292 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.383      ; 8.045      ;
; -5.284 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.208      ; 8.012      ;
; -5.283 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.050      ; 7.353      ;
; -5.281 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.041      ; 7.342      ;
; -5.281 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.031      ; 7.332      ;
; -5.275 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.218      ; 8.013      ;
; -5.267 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.055      ; 7.342      ;
; -5.261 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.377      ; 7.658      ;
; -5.258 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.225      ; 8.003      ;
; -5.245 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.377      ; 7.642      ;
; -5.241 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.879      ; 7.640      ;
; -5.241 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[94] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.379      ; 7.640      ;
; -5.240 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.207      ; 7.967      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.048 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 4.104      ;
; 21.049 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 4.103      ;
; 21.325 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 3.827      ;
; 21.676 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 3.466      ;
; 21.777 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 3.375      ;
; 21.778 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 3.371      ;
; 22.000 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 3.148      ;
; 22.038 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 2.794      ;
; 22.041 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 3.101      ;
; 22.061 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 3.091      ;
; 22.173 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 2.974      ;
; 22.204 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 2.631      ;
; 22.209 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.195     ; 2.616      ;
; 22.217 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 2.618      ;
; 22.313 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.839      ;
; 22.315 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.837      ;
; 22.328 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 2.814      ;
; 22.415 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 2.730      ;
; 22.433 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 2.709      ;
; 22.437 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.715      ;
; 22.481 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 2.668      ;
; 22.484 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.668      ;
; 22.535 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.123      ; 2.608      ;
; 22.537 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 2.616      ;
; 22.564 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.121      ; 2.577      ;
; 22.583 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.118      ; 2.555      ;
; 22.594 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 2.548      ;
; 22.640 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.190     ; 2.190      ;
; 22.664 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 2.485      ;
; 22.728 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.122      ; 2.414      ;
; 22.728 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.121      ; 2.413      ;
; 22.741 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 2.086      ;
; 22.741 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.411      ;
; 22.757 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.111      ; 2.374      ;
; 22.757 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 2.392      ;
; 22.759 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.133      ; 2.394      ;
; 22.760 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.192     ; 2.068      ;
; 22.779 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.116      ; 2.357      ;
; 22.780 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 2.367      ;
; 22.804 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.114      ; 2.330      ;
; 22.810 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 2.340      ;
; 22.829 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.113      ; 2.304      ;
; 22.961 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 2.188      ;
; 22.964 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.188      ;
; 22.969 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 2.178      ;
; 22.972 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 2.175      ;
; 22.979 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 2.166      ;
; 23.012 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.129      ; 2.137      ;
; 23.018 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.121      ; 2.123      ;
; 23.024 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.128      ;
; 23.039 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 2.129      ;
; 23.044 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.118      ; 2.094      ;
; 23.051 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 2.094      ;
; 23.053 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 2.094      ;
; 23.058 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 2.106      ;
; 23.063 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.108      ;
; 23.065 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.101      ;
; 23.094 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 2.050      ;
; 23.119 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 2.025      ;
; 23.238 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.906      ;
; 23.251 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.893      ;
; 23.264 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.121      ; 1.877      ;
; 23.287 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.113      ; 1.846      ;
; 23.288 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.111      ; 1.843      ;
; 23.308 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.855      ;
; 23.337 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.114      ; 1.797      ;
; 23.349 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.822      ;
; 23.350 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.811      ;
; 23.356 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.126      ; 1.790      ;
; 23.360 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.784      ;
; 23.373 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 1.772      ;
; 23.456 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.186     ; 1.378      ;
; 23.474 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 1.671      ;
; 23.478 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.669      ;
; 23.488 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 1.657      ;
; 23.491 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.125      ; 1.654      ;
; 23.542 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.116      ; 1.594      ;
; 23.542 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.120      ; 1.598      ;
; 23.592 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.552      ;
; 23.740 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.120      ; 1.400      ;
; 23.754 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.416      ;
; 23.779 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.372      ;
; 23.790 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.362      ;
; 23.845 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.306      ;
; 23.925 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.226      ;
; 23.963 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.188      ;
; 24.007 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.144      ;
; 24.020 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.131      ; 1.131      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 41.573 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 8.186      ;
; 41.573 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 8.191      ;
; 41.573 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 8.186      ;
; 41.600 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 8.168      ;
; 41.600 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 8.173      ;
; 41.600 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 8.168      ;
; 41.608 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 8.161      ;
; 41.608 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 8.166      ;
; 41.608 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 8.161      ;
; 41.616 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 8.144      ;
; 41.616 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 8.149      ;
; 41.616 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 8.144      ;
; 41.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.145      ;
; 41.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 8.150      ;
; 41.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.145      ;
; 41.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 8.127      ;
; 41.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.253     ; 8.132      ;
; 41.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 8.127      ;
; 41.817 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.285     ; 7.918      ;
; 41.817 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.280     ; 7.923      ;
; 41.817 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.285     ; 7.918      ;
; 41.843 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.257     ; 7.920      ;
; 41.843 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 7.925      ;
; 41.843 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.257     ; 7.920      ;
; 41.844 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.276     ; 7.900      ;
; 41.844 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.271     ; 7.905      ;
; 41.844 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.276     ; 7.900      ;
; 41.852 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 7.893      ;
; 41.852 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 7.898      ;
; 41.852 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 7.893      ;
; 41.860 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.284     ; 7.876      ;
; 41.860 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.279     ; 7.881      ;
; 41.860 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.284     ; 7.876      ;
; 41.865 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.278     ; 7.877      ;
; 41.865 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.273     ; 7.882      ;
; 41.865 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.278     ; 7.877      ;
; 41.870 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 7.902      ;
; 41.870 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.907      ;
; 41.870 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 7.902      ;
; 41.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.895      ;
; 41.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 7.900      ;
; 41.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.895      ;
; 41.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.282     ; 7.859      ;
; 41.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.277     ; 7.864      ;
; 41.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.282     ; 7.859      ;
; 41.886 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 7.878      ;
; 41.886 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 7.883      ;
; 41.886 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 7.878      ;
; 41.891 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 7.879      ;
; 41.891 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 7.884      ;
; 41.891 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 7.879      ;
; 41.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 7.861      ;
; 41.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 7.866      ;
; 41.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 7.861      ;
; 41.986 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 7.778      ;
; 41.986 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 7.783      ;
; 41.986 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 7.778      ;
; 42.025 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.285     ; 7.710      ;
; 42.025 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.280     ; 7.715      ;
; 42.025 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.285     ; 7.710      ;
; 42.052 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.276     ; 7.692      ;
; 42.052 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.271     ; 7.697      ;
; 42.052 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.276     ; 7.692      ;
; 42.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 7.685      ;
; 42.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 7.690      ;
; 42.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 7.685      ;
; 42.068 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.284     ; 7.668      ;
; 42.068 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.279     ; 7.673      ;
; 42.068 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.284     ; 7.668      ;
; 42.073 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.278     ; 7.669      ;
; 42.073 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.273     ; 7.674      ;
; 42.073 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.278     ; 7.669      ;
; 42.087 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.282     ; 7.651      ;
; 42.087 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.277     ; 7.656      ;
; 42.087 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.282     ; 7.651      ;
; 42.230 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.280     ; 7.510      ;
; 42.230 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.275     ; 7.515      ;
; 42.230 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.280     ; 7.510      ;
; 42.256 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 7.512      ;
; 42.256 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.517      ;
; 42.256 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 7.512      ;
; 42.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 7.487      ;
; 42.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 7.492      ;
; 42.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 7.487      ;
; 42.299 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 7.469      ;
; 42.299 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.474      ;
; 42.299 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 7.469      ;
; 42.307 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 7.462      ;
; 42.307 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 7.467      ;
; 42.307 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 7.462      ;
; 42.315 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 7.445      ;
; 42.315 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 7.450      ;
; 42.315 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 7.445      ;
; 42.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 7.446      ;
; 42.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 7.451      ;
; 42.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 7.446      ;
; 42.334 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 7.428      ;
; 42.334 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.253     ; 7.433      ;
; 42.334 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 7.428      ;
; 42.438 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.280     ; 7.302      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.536 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.156      ; 2.690      ;
; -1.268 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.308      ; 3.110      ;
; -1.193 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.181      ; 3.058      ;
; -0.698 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.318      ; 3.690      ;
; -0.696 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.169      ; 3.543      ;
; -0.693 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.171      ; 3.548      ;
; -0.650 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.168      ; 3.588      ;
; -0.648 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.169      ; 3.591      ;
; -0.643 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.157      ; 3.584      ;
; -0.635 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.149      ; 3.584      ;
; -0.631 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.320      ; 3.759      ;
; -0.628 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.166      ; 3.608      ;
; -0.597 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.193      ; 3.666      ;
; -0.596 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.172      ; 3.646      ;
; -0.591 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.159      ; 3.638      ;
; -0.576 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.166      ; 3.660      ;
; -0.568 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.172      ; 3.674      ;
; -0.559 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.174      ; 3.685      ;
; -0.538 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 3.997      ;
; -0.524 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.187      ; 3.733      ;
; -0.521 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.173      ; 3.722      ;
; -0.519 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.145      ; 3.696      ;
; -0.517 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.312      ; 3.865      ;
; -0.516 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.182      ; 3.736      ;
; -0.516 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.195      ; 3.749      ;
; -0.500 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.480      ; 4.160      ;
; -0.497 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.193      ; 3.766      ;
; -0.496 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.165      ; 3.739      ;
; -0.467 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.163      ; 3.766      ;
; -0.465 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.172      ; 3.777      ;
; -0.464 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.167      ; 3.773      ;
; -0.464 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.162      ; 3.768      ;
; -0.462 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 3.582      ; 2.690      ;
; -0.457 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.151      ; 3.764      ;
; -0.452 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.469      ; 4.197      ;
; -0.450 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.314      ; 3.934      ;
; -0.440 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.172      ; 3.802      ;
; -0.440 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.095      ;
; -0.434 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.101      ;
; -0.429 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.173      ; 3.814      ;
; -0.421 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.326      ; 3.975      ;
; -0.420 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.157      ; 3.807      ;
; -0.419 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.173      ; 3.824      ;
; -0.405 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.153      ; 3.818      ;
; -0.401 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.177      ; 3.846      ;
; -0.398 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.179      ; 3.851      ;
; -0.397 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.494      ; 4.277      ;
; -0.390 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.486      ; 4.276      ;
; -0.386 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.469      ; 4.263      ;
; -0.385 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.172      ; 3.857      ;
; -0.381 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.483      ; 4.282      ;
; -0.375 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.193      ; 3.888      ;
; -0.375 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.187      ; 3.882      ;
; -0.373 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.168      ; 3.865      ;
; -0.372 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.481      ; 4.289      ;
; -0.371 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.177      ; 3.876      ;
; -0.369 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.157      ; 3.858      ;
; -0.368 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.176      ; 3.878      ;
; -0.362 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.173      ;
; -0.362 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.632      ; 4.450      ;
; -0.361 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.165      ; 3.874      ;
; -0.360 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.507      ; 4.327      ;
; -0.356 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.481      ; 4.305      ;
; -0.354 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.328      ; 4.044      ;
; -0.352 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.156      ; 3.874      ;
; -0.351 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.184      ;
; -0.351 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.485      ; 4.314      ;
; -0.347 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.191      ; 3.914      ;
; -0.335 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.167      ; 3.902      ;
; -0.333 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.461      ; 4.308      ;
; -0.330 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.176      ; 3.916      ;
; -0.328 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 4.482      ;
; -0.319 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.180      ; 3.931      ;
; -0.309 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.167      ; 3.928      ;
; -0.305 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.165      ; 3.930      ;
; -0.299 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.334      ; 4.105      ;
; -0.298 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.476      ; 4.248      ;
; -0.297 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.165      ; 3.938      ;
; -0.292 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.184      ; 3.962      ;
; -0.292 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.243      ;
; -0.286 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.249      ;
; -0.285 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.173      ; 3.958      ;
; -0.279 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.201      ; 3.992      ;
; -0.277 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.182      ; 3.975      ;
; -0.275 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.170      ; 3.965      ;
; -0.267 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.505      ; 4.418      ;
; -0.256 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.478      ; 4.402      ;
; -0.255 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.147      ; 3.962      ;
; -0.254 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.484      ; 4.410      ;
; -0.249 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.185      ; 4.006      ;
; -0.248 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.167      ; 3.989      ;
; -0.242 ; mips:mips_cpu|datapath:dp|flopr:idex|q[153] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.115      ; 3.943      ;
; -0.239 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.181      ; 4.012      ;
; -0.238 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.167      ; 3.999      ;
; -0.238 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.485      ; 4.427      ;
; -0.237 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.482      ; 4.315      ;
; -0.234 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.190      ; 4.026      ;
; -0.233 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.175      ; 4.012      ;
; -0.232 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.336      ; 4.174      ;
; -0.229 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.465      ; 4.306      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; GPIO:uGPIO|SW_StatusR[5]                     ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[2]                     ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[0]                     ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[3]                     ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[8]                     ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[7]                     ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[6]                     ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[1]                     ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[4]                     ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[9]                     ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; TimerCounter:Timer|StatusR[0]                ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|BUTTON_StatusR[1]                 ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|BUTTON_StatusR[2]                 ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.528      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0      ; GPIO:uGPIO|pulse_gen:button2|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:button2|c_state.S4      ; GPIO:uGPIO|pulse_gen:button2|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12     ; GPIO:uGPIO|pulse_gen:button1|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9      ; GPIO:uGPIO|pulse_gen:button2|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2      ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11     ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13     ; GPIO:uGPIO|pulse_gen:button2|c_state.S14    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6      ; GPIO:uGPIO|pulse_gen:button2|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1      ; GPIO:uGPIO|pulse_gen:button2|c_state.S2     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10     ; GPIO:uGPIO|pulse_gen:button1|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7      ; GPIO:uGPIO|pulse_gen:button1|c_state.S8     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S2      ; GPIO:uGPIO|pulse_gen:button1|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8      ; GPIO:uGPIO|pulse_gen:button2|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S5      ; GPIO:uGPIO|pulse_gen:button2|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6      ; GPIO:uGPIO|pulse_gen:button1|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4      ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S3      ; GPIO:uGPIO|pulse_gen:button1|c_state.S4     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; mips:mips_cpu|controller:c|flopr:exmem|q[2]  ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0] ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12     ; GPIO:uGPIO|pulse_gen:button2|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.281 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 0.831      ;
; 50.323 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 0.865      ;
; 50.471 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 1.016      ;
; 50.491 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 1.036      ;
; 50.496 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 1.045      ;
; 50.596 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 0.855      ;
; 50.609 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 0.841      ;
; 50.645 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.025      ; 0.859      ;
; 50.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.008      ;
; 50.787 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 1.048      ;
; 50.842 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.349      ; 1.380      ;
; 50.851 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.021      ; 1.061      ;
; 50.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.026      ; 1.068      ;
; 50.863 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.023      ; 1.075      ;
; 50.872 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 1.420      ;
; 50.885 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 1.434      ;
; 50.897 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 1.449      ;
; 50.926 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.019      ; 1.134      ;
; 50.935 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.355      ; 1.479      ;
; 50.939 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 1.489      ;
; 50.973 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.346      ; 1.508      ;
; 50.991 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 1.212      ;
; 51.003 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.239      ;
; 51.020 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.255      ;
; 51.023 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.250      ;
; 51.058 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.275      ;
; 51.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.355      ;
; 51.123 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.356      ;
; 51.190 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.347      ; 1.726      ;
; 51.239 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.489      ;
; 51.242 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.355      ; 1.786      ;
; 51.243 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 1.784      ;
; 51.259 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.493      ;
; 51.278 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 1.818      ;
; 51.281 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.498      ;
; 51.316 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.551      ;
; 51.317 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.556      ;
; 51.338 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.011      ; 1.538      ;
; 51.358 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.588      ;
; 51.359 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.591      ;
; 51.370 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; -0.002     ; 1.557      ;
; 51.374 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.611      ;
; 51.382 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 1.608      ;
; 51.426 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.667      ;
; 51.468 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.709      ;
; 51.474 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.709      ;
; 51.475 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.714      ;
; 51.495 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.025      ; 1.709      ;
; 51.518 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.349      ; 2.056      ;
; 51.521 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.023      ; 1.733      ;
; 51.536 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 1.795      ;
; 51.544 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.025      ; 1.758      ;
; 51.573 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.812      ;
; 51.609 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.837      ;
; 51.630 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.000      ; 1.819      ;
; 51.633 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.030      ; 1.852      ;
; 51.640 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.006      ; 1.835      ;
; 51.666 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.003      ; 1.858      ;
; 51.672 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.029      ; 1.890      ;
; 51.681 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.002      ; 1.872      ;
; 51.687 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.919      ;
; 51.696 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.937      ;
; 51.700 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.930      ;
; 51.729 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.961      ;
; 51.740 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.979      ;
; 51.743 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.971      ;
; 51.751 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.987      ;
; 51.766 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 2.000      ;
; 51.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.021      ; 1.991      ;
; 51.807 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 2.349      ;
; 51.808 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.351      ; 2.348      ;
; 51.822 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.019      ; 2.030      ;
; 51.825 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.030      ; 2.044      ;
; 51.882 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.349      ; 2.420      ;
; 51.928 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 2.164      ;
; 51.941 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.178      ;
; 51.951 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; -0.004     ; 2.136      ;
; 51.953 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 2.183      ;
; 51.960 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 2.201      ;
; 51.978 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 2.204      ;
; 52.013 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 2.254      ;
; 52.017 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 2.249      ;
; 52.047 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.284      ;
; 52.059 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 2.289      ;
; 52.061 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.025      ; 2.275      ;
; 52.070 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 2.310      ;
; 52.075 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 2.307      ;
; 52.081 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 2.317      ;
; 52.081 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 2.315      ;
; 52.084 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.321      ;
; 52.087 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 2.315      ;
; 52.098 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 2.334      ;
; 52.105 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 2.341      ;
; 52.107 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.340      ;
; 52.148 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 2.691      ;
; 52.153 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 2.699      ;
; 52.155 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 2.383      ;
; 52.184 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 2.731      ;
; 52.213 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 2.443      ;
; 52.223 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 2.462      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.477 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.072      ;
; 75.478 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.073      ;
; 75.512 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.107      ;
; 75.545 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.140      ;
; 75.647 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.242      ;
; 75.698 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.312      ;
; 75.708 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.304      ;
; 75.717 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.312      ;
; 75.727 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.395      ; 1.311      ;
; 75.885 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.395      ; 1.469      ;
; 75.894 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.482      ;
; 75.895 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.392      ; 1.476      ;
; 75.939 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.401      ; 1.529      ;
; 75.956 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 1.548      ;
; 75.969 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.401      ; 1.559      ;
; 75.981 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.401      ; 1.571      ;
; 76.003 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.293      ;
; 76.098 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.390      ; 1.677      ;
; 76.109 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.400      ; 1.698      ;
; 76.113 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.386      ; 1.688      ;
; 76.118 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.706      ;
; 76.120 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.711      ;
; 76.129 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 1.715      ;
; 76.133 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.388      ; 1.710      ;
; 76.137 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 1.753      ;
; 76.138 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.743      ;
; 76.147 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.754      ;
; 76.214 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.802      ;
; 76.219 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.807      ;
; 76.286 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.874      ;
; 76.309 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.897      ;
; 76.360 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.393      ; 1.942      ;
; 76.370 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 1.981      ;
; 76.371 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.986      ;
; 76.382 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.396      ; 1.967      ;
; 76.384 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.993      ;
; 76.393 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 2.005      ;
; 76.414 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 2.006      ;
; 76.427 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.401      ; 2.017      ;
; 76.438 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 2.031      ;
; 76.445 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 2.041      ;
; 76.467 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 2.059      ;
; 76.470 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 2.063      ;
; 76.479 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.401      ; 2.069      ;
; 76.497 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 2.089      ;
; 76.502 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 2.098      ;
; 76.504 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.388      ; 2.081      ;
; 76.571 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.390      ; 2.150      ;
; 76.593 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.392      ; 2.174      ;
; 76.626 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.386      ; 2.201      ;
; 76.634 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.096      ; 1.919      ;
; 76.641 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.094      ; 1.924      ;
; 76.654 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 2.240      ;
; 76.657 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.405      ; 2.251      ;
; 76.660 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 2.252      ;
; 76.667 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 2.260      ;
; 76.688 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 2.285      ;
; 76.705 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 2.291      ;
; 76.708 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 2.305      ;
; 76.715 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.098      ; 2.002      ;
; 76.742 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.393      ; 2.324      ;
; 76.760 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.396      ; 2.345      ;
; 76.792 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 2.378      ;
; 76.795 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 2.388      ;
; 76.897 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 2.490      ;
; 76.912 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.409      ; 2.510      ;
; 76.920 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.398      ; 2.507      ;
; 76.938 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 2.534      ;
; 76.962 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 2.559      ;
; 76.962 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.401      ; 2.552      ;
; 76.965 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 2.551      ;
; 77.099 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.092      ; 2.380      ;
; 77.102 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 2.688      ;
; 77.103 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.103      ; 2.395      ;
; 77.105 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 2.701      ;
; 77.111 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.102      ; 2.402      ;
; 77.112 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 2.709      ;
; 77.198 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.403      ; 2.790      ;
; 77.292 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.099      ; 2.580      ;
; 77.369 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 2.966      ;
; 77.391 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 2.977      ;
; 77.428 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 3.021      ;
; 77.560 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 3.156      ;
; 77.563 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 3.156      ;
; 77.642 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.397      ; 3.228      ;
; 77.952 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 3.548      ;
; 78.221 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 3.818      ;
; 78.228 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.408      ; 3.825      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[22]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[219]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[215]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[224]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[222]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[17]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.747      ;
; 96.166 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[127]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[84]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.745      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.745      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[92]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.745      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[20]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[207]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[213]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[227]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[218]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[126]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[124]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.746      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 3.744      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[37]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[40]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.167 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[45]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.753      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.747      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.747      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.747      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.755      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.755      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[102]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.755      ;
; 96.176 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 3.746      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[95]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.748      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[83]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[229]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[232]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[121]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[119]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[25]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[123]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[118]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[117]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.754      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.177 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[32]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.747      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.744      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.744      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[208]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
; 96.187 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.745      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[149]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[153]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[152]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[185]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.984 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.553      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.554      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.554      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 3.553      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.554      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.554      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.554      ;
; 2.985 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.554      ;
; 2.989 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[187]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.551      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[157]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 2.991 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.554      ;
; 3.000 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 3.551      ;
; 3.002 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 3.554      ;
; 3.002 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[160]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 3.554      ;
; 3.002 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 3.554      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.003 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 3.538      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 3.556      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[223]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 3.556      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[186]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 3.556      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[193]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 3.556      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[48]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.552      ;
; 3.007 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 3.556      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.552      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.552      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[173]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[205]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[167]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[199]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[201]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[63]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[61]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.551      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[110]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.008 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.553      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.555      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.555      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.555      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.555      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.555      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 3.550      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 3.550      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[86]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 3.550      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 3.550      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 3.550      ;
; 3.009 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 3.550      ;
; 3.010 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.554      ;
; 3.010 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[184]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.554      ;
; 3.010 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.554      ;
; 3.010 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.554      ;
; 3.010 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[82]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.554      ;
; 3.011 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.538      ;
; 3.011 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[155]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.538      ;
; 3.011 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[154]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.538      ;
; 3.011 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.538      ;
; 3.011 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.538      ;
; 3.011 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.538      ;
; 3.012 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.539      ;
; 3.012 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.539      ;
; 3.012 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[145]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.539      ;
; 3.012 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[146]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 3.539      ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; -0.455 ; -0.455       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; -0.455 ; -0.455       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; -0.455 ; -0.455       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; -0.453 ; -0.453       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; -0.453 ; -0.453       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; -0.452 ; -0.452       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; -0.452 ; -0.452       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; -0.450 ; -0.450       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; -0.449 ; -0.449       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; -0.431 ; -0.431       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; -0.431 ; -0.431       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; -0.431 ; -0.431       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datad             ;
; -0.431 ; -0.431       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; -0.431 ; -0.431       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; -0.430 ; -0.430       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; -0.429 ; -0.429       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; -0.429 ; -0.429       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; -0.428 ; -0.428       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datad             ;
; -0.427 ; -0.427       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; -0.426 ; -0.426       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; -0.425 ; -0.425       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; -0.425 ; -0.425       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; -0.425 ; -0.425       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; -0.424 ; -0.424       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; -0.423 ; -0.423       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datad              ;
; -0.422 ; -0.422       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; -0.422 ; -0.422       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; -0.422 ; -0.422       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; -0.422 ; -0.422       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; -0.414 ; -0.414       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; -0.413 ; -0.413       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; -0.412 ; -0.412       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datac             ;
; -0.411 ; -0.411       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; -0.384 ; -0.384       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datac                ;
; -0.383 ; -0.383       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; -0.353 ; -0.353       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|Mux0~2|combout                 ;
; -0.237 ; -0.237       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|Mux0~2|combout                 ;
; -0.209 ; -0.209       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; -0.206 ; -0.206       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datac                ;
; -0.179 ; -0.179       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datac             ;
; -0.179 ; -0.179       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; -0.177 ; -0.177       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; -0.177 ; -0.177       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datad              ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; -0.164 ; -0.164       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; -0.164 ; -0.164       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; -0.164 ; -0.164       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; -0.164 ; -0.164       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; -0.164 ; -0.164       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; -0.164 ; -0.164       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datad             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58]   ;
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59]   ;
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[164]   ;
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[165]   ;
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[90]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[104]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[168]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[188]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[200]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[24]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[88]   ;
; 49.742 ; 49.958       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[96]   ;
; 49.743 ; 49.959       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[5]   ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[196]   ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[197]   ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[175]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[177]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[182]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|StatusR[0]                 ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[8]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9           ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[8]                ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[9]                ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[3]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[4]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[5]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[208]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[209]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[211]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[212]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[214]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[228]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[231]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[24]    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[48]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[12]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[24]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[27]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[29]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R12[30]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[24]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[27]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[28]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[29]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[14]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[15]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R18[26]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.741 ; 49.971       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.741 ; 49.971       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.795 ; 50.025       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.796 ; 50.026       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 3.764 ; 4.227 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 3.453 ; 3.866 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 3.764 ; 4.227 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 3.701 ; 4.146 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.044 ; 4.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 3.630 ; 4.100 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.044 ; 4.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 3.726 ; 4.222 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 3.759 ; 4.258 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.038 ; 4.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 3.722 ; 4.211 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 3.776 ; 4.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 3.927 ; 4.409 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 3.674 ; 4.148 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 3.820 ; 4.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.738 ; -3.144 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.848 ; -3.247 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.898 ; -3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.738 ; -3.144 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.848 ; -3.264 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.958 ; -3.398 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.220 ; -3.673 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.004 ; -3.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.053 ; -3.534 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.180 ; -3.623 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.994 ; -3.462 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.039 ; -3.504 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.195 ; -3.656 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.848 ; -3.264 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.988 ; -3.455 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.629 ; 3.555 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.084 ; 2.991 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.073 ; 2.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.628 ; 3.555 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.558 ; 3.429 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.574 ; 3.451 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.629 ; 3.536 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.518 ; 3.390 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.550 ; 3.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.109 ; 3.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.120 ; 3.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.353 ; 3.243 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.357 ; 3.253 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.346 ; 3.235 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.491 ; 3.376 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.550 ; 3.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.503 ; 3.379 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.323 ; 3.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.263 ; 3.205 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.097 ; 3.005 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.308 ; 3.206 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.325 ; 3.220 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.260 ; 3.210 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.503 ; 3.379 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.662 ; 3.588 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.320 ; 3.217 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.489 ; 3.385 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.330 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.361 ; 3.273 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.527 ; 3.424 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.526 ; 3.417 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.662 ; 3.588 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 5.593 ; 5.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.740 ; 3.592 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.733 ; 3.596 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.593 ; 5.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.496 ; 3.361 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.754 ; 3.613 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.780 ; 3.637 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.980 ; 3.899 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.815 ; 3.687 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.830 ; 3.693 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.063 ; 3.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.699 ; 2.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.710 ; 2.616 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.699 ; 2.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.232 ; 3.158 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.165 ; 3.036 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.181 ; 3.057 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.233 ; 3.139 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.127 ; 2.998 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.734 ; 2.642 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.734 ; 2.642 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.745 ; 2.657 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.969 ; 2.858 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.972 ; 2.868 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.962 ; 2.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.101 ; 2.985 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.158 ; 3.035 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.723 ; 2.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.939 ; 2.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.882 ; 2.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.723 ; 2.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.925 ; 2.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.942 ; 2.836 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.880 ; 2.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.112 ; 2.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.938 ; 2.834 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.938 ; 2.834 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.099 ; 2.994 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.947 ; 2.862 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.977 ; 2.888 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.136 ; 3.032 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.135 ; 3.025 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.266 ; 3.190 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.117 ; 2.982 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.350 ; 3.202 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.344 ; 3.208 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.205 ; 4.895 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.117 ; 2.982 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.365 ; 3.223 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.390 ; 3.247 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.583 ; 3.499 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.425 ; 3.297 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.438 ; 3.301 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.663 ; 3.543 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -4.811 ; -522.488      ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -3.741 ; -89.053       ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.175 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 44.508 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.312 ; -21.598       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.188  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.123 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.241 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.395 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.909 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -0.094 ; -0.277        ;
; CLOCK_50                                         ; 9.425  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.751 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.779 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.811 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.763     ; 2.485      ;
; -4.789 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.763     ; 2.463      ;
; -4.788 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.763     ; 2.462      ;
; -4.787 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.763     ; 2.461      ;
; -4.784 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.763     ; 2.458      ;
; -4.734 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.764     ; 2.407      ;
; -4.713 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.747     ; 2.403      ;
; -4.712 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.764     ; 2.385      ;
; -4.711 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.764     ; 2.384      ;
; -4.710 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.764     ; 2.383      ;
; -4.707 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.764     ; 2.380      ;
; -4.700 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.386      ;
; -4.699 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.385      ;
; -4.699 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.385      ;
; -4.697 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.383      ;
; -4.691 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.747     ; 2.381      ;
; -4.690 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.747     ; 2.380      ;
; -4.689 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.755     ; 2.371      ;
; -4.689 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.747     ; 2.379      ;
; -4.688 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.359      ;
; -4.686 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.747     ; 2.376      ;
; -4.685 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.357      ;
; -4.666 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.337      ;
; -4.665 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.336      ;
; -4.664 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.335      ;
; -4.663 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.335      ;
; -4.662 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.334      ;
; -4.661 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.332      ;
; -4.661 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.333      ;
; -4.658 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.330      ;
; -4.654 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.340      ;
; -4.653 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.325      ;
; -4.639 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.571     ; 2.505      ;
; -4.638 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.571     ; 2.504      ;
; -4.636 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.322      ;
; -4.635 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.571     ; 2.501      ;
; -4.635 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.321      ;
; -4.633 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.571     ; 2.499      ;
; -4.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.317      ;
; -4.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.303      ;
; -4.630 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.571     ; 2.496      ;
; -4.630 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.302      ;
; -4.629 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.301      ;
; -4.627 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.313      ;
; -4.626 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.571     ; 2.492      ;
; -4.626 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.765     ; 2.298      ;
; -4.623 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.752     ; 2.308      ;
; -4.622 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.752     ; 2.307      ;
; -4.622 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.752     ; 2.307      ;
; -4.620 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.752     ; 2.305      ;
; -4.612 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.756     ; 2.293      ;
; -4.603 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.756     ; 2.284      ;
; -4.603 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.756     ; 2.284      ;
; -4.602 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.735     ; 2.304      ;
; -4.602 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.273      ;
; -4.601 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.757     ; 2.281      ;
; -4.601 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.735     ; 2.303      ;
; -4.601 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.735     ; 2.303      ;
; -4.599 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.735     ; 2.301      ;
; -4.597 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.268      ;
; -4.597 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.253      ;
; -4.597 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.253      ;
; -4.594 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.046     ; 2.485      ;
; -4.591 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.739     ; 2.289      ;
; -4.581 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.759     ; 2.259      ;
; -4.580 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.251      ;
; -4.579 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.250      ;
; -4.578 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.249      ;
; -4.577 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.754     ; 2.260      ;
; -4.577 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.752     ; 2.262      ;
; -4.576 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.754     ; 2.259      ;
; -4.576 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.754     ; 2.259      ;
; -4.575 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.246      ;
; -4.575 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.231      ;
; -4.575 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.246      ;
; -4.575 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.231      ;
; -4.574 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.245      ;
; -4.574 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.754     ; 2.257      ;
; -4.574 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.230      ;
; -4.574 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.753     ; 2.258      ;
; -4.574 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.230      ;
; -4.573 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.244      ;
; -4.573 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.229      ;
; -4.573 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.753     ; 2.257      ;
; -4.573 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.753     ; 2.257      ;
; -4.573 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.229      ;
; -4.572 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.046     ; 2.463      ;
; -4.571 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.046     ; 2.462      ;
; -4.571 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.753     ; 2.255      ;
; -4.570 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.046     ; 2.461      ;
; -4.570 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.766     ; 2.241      ;
; -4.570 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.226      ;
; -4.570 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.781     ; 2.226      ;
; -4.567 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.046     ; 2.458      ;
; -4.567 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.751     ; 2.253      ;
; -4.566 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.758     ; 2.245      ;
; -4.565 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.756     ; 2.246      ;
; -4.563 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.757     ; 2.243      ;
; -4.562 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.572     ; 2.427      ;
; -4.561 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.572     ; 2.426      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.741 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.613      ;
; -3.739 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.392      ; 5.621      ;
; -3.732 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.612      ;
; -3.612 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.492      ;
; -3.572 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.444      ;
; -3.562 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.442      ;
; -3.557 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.437      ;
; -3.541 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.413      ;
; -3.528 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.408      ;
; -3.514 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.394      ;
; -3.506 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.204      ; 5.200      ;
; -3.499 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.379      ;
; -3.491 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.400      ; 5.381      ;
; -3.486 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.366      ;
; -3.484 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.394      ; 5.368      ;
; -3.478 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.350      ;
; -3.450 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.330      ;
; -3.442 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.187      ; 5.119      ;
; -3.430 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.310      ;
; -3.430 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.310      ;
; -3.426 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.306      ;
; -3.422 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.188      ; 5.100      ;
; -3.416 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.296      ;
; -3.402 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.274      ;
; -3.400 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.280      ;
; -3.391 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.271      ;
; -3.386 ; mips:mips_cpu|datapath:dp|flopr:idex|q[169] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.186      ; 5.062      ;
; -3.377 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.257      ;
; -3.376 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.186      ; 5.052      ;
; -3.364 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.259      ; 5.613      ;
; -3.362 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.269      ; 5.621      ;
; -3.362 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.242      ;
; -3.357 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.237      ;
; -3.355 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.612      ;
; -3.351 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.393      ; 5.234      ;
; -3.349 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.229      ;
; -3.346 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.173      ; 5.009      ;
; -3.344 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.187      ; 5.021      ;
; -3.330 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.185      ; 5.005      ;
; -3.317 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.406      ; 5.213      ;
; -3.300 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.173      ; 4.963      ;
; -3.296 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.168      ;
; -3.292 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.164      ;
; -3.283 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.163      ;
; -3.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.198      ; 4.960      ;
; -3.271 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.151      ;
; -3.249 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.210      ; 4.949      ;
; -3.244 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.210      ; 4.944      ;
; -3.237 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.203      ; 4.930      ;
; -3.235 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.492      ;
; -3.227 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.197      ; 4.914      ;
; -3.222 ; mips:mips_cpu|datapath:dp|flopr:idex|q[103] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.186      ; 4.898      ;
; -3.221 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.188      ; 4.899      ;
; -3.212 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.390      ; 5.092      ;
; -3.211 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.382      ; 5.083      ;
; -3.206 ; mips:mips_cpu|datapath:dp|flopr:idex|q[165] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.214      ; 4.910      ;
; -3.204 ; mips:mips_cpu|datapath:dp|flopr:idex|q[163] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.173      ; 4.867      ;
; -3.199 ; mips:mips_cpu|datapath:dp|flopr:idex|q[201] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.186      ; 4.875      ;
; -3.196 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[88] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.216      ; 4.902      ;
; -3.195 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.259      ; 5.444      ;
; -3.187 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.394      ; 5.071      ;
; -3.185 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.442      ;
; -3.184 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[81] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.393      ; 5.067      ;
; -3.180 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.437      ;
; -3.176 ; mips:mips_cpu|datapath:dp|flopr:idex|q[167] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.186      ; 4.852      ;
; -3.175 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.173      ; 4.838      ;
; -3.175 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[82] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.185      ; 4.850      ;
; -3.174 ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.174      ; 4.838      ;
; -3.164 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.259      ; 5.413      ;
; -3.160 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.198      ; 4.848      ;
; -3.156 ; mips:mips_cpu|datapath:dp|flopr:idex|q[197] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.208      ; 4.854      ;
; -3.156 ; mips:mips_cpu|datapath:dp|flopr:idex|q[193] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.191      ; 4.837      ;
; -3.153 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.173      ; 4.816      ;
; -3.153 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.191      ; 4.834      ;
; -3.151 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.408      ;
; -3.148 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.216      ; 4.854      ;
; -3.146 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.203      ; 4.839      ;
; -3.140 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.400      ; 5.030      ;
; -3.137 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.394      ;
; -3.129 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.081      ; 5.200      ;
; -3.129 ; mips:mips_cpu|datapath:dp|flopr:idex|q[158] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.199      ; 4.818      ;
; -3.126 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.194      ; 4.810      ;
; -3.125 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.191      ; 4.806      ;
; -3.122 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.379      ;
; -3.122 ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.395      ; 5.007      ;
; -3.114 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.277      ; 5.381      ;
; -3.112 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.386      ; 5.253      ;
; -3.112 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.201      ; 4.803      ;
; -3.112 ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.187      ; 4.789      ;
; -3.109 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.267      ; 5.366      ;
; -3.107 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.271      ; 5.368      ;
; -3.106 ; mips:mips_cpu|datapath:dp|flopr:idex|q[189] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.187      ; 4.783      ;
; -3.101 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.259      ; 5.350      ;
; -3.100 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.400      ; 4.990      ;
; -3.098 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.396      ; 5.249      ;
; -3.098 ; mips:mips_cpu|datapath:dp|flopr:idex|q[104] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.213      ; 4.801      ;
; -3.098 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.394      ; 4.982      ;
; -3.097 ; mips:mips_cpu|datapath:dp|flopr:idex|q[105] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.186      ; 4.773      ;
; -3.096 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.174      ; 4.760      ;
; -3.096 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[93] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.396      ; 4.982      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.175 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 2.911      ;
; 22.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 2.874      ;
; 22.402 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 2.684      ;
; 22.633 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.071      ; 2.447      ;
; 22.707 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 2.378      ;
; 22.749 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 2.336      ;
; 22.927 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 2.157      ;
; 22.936 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.071      ; 2.144      ;
; 22.953 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 2.133      ;
; 22.977 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.112     ; 1.920      ;
; 23.046 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 2.038      ;
; 23.074 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.110     ; 1.825      ;
; 23.075 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.116     ; 1.818      ;
; 23.077 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.111     ; 1.821      ;
; 23.155 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.932      ;
; 23.160 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.926      ;
; 23.164 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.917      ;
; 23.208 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.873      ;
; 23.215 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 1.869      ;
; 23.223 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.858      ;
; 23.230 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.857      ;
; 23.266 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.820      ;
; 23.276 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.805      ;
; 23.280 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.807      ;
; 23.304 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.068      ; 1.773      ;
; 23.316 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.765      ;
; 23.318 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.067      ; 1.758      ;
; 23.386 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 1.698      ;
; 23.394 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.113     ; 1.502      ;
; 23.403 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.675      ;
; 23.419 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.063      ; 1.653      ;
; 23.423 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.663      ;
; 23.427 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.654      ;
; 23.437 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.650      ;
; 23.462 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.118     ; 1.429      ;
; 23.462 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 1.623      ;
; 23.468 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 1.617      ;
; 23.469 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.066      ; 1.606      ;
; 23.479 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.116     ; 1.414      ;
; 23.479 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 1.605      ;
; 23.485 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.063      ; 1.587      ;
; 23.487 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.061      ; 1.583      ;
; 23.585 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 1.500      ;
; 23.588 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 1.496      ;
; 23.603 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 1.482      ;
; 23.608 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.068      ; 1.469      ;
; 23.608 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 1.475      ;
; 23.617 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.469      ;
; 23.624 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.071      ; 1.456      ;
; 23.626 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.076      ; 1.459      ;
; 23.628 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.067      ; 1.448      ;
; 23.631 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.466      ;
; 23.640 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.075      ; 1.444      ;
; 23.641 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.440      ;
; 23.642 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.436      ;
; 23.645 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.453      ;
; 23.646 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.447      ;
; 23.649 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.447      ;
; 23.699 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.070      ; 1.380      ;
; 23.791 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.070      ; 1.288      ;
; 23.794 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.070      ; 1.285      ;
; 23.796 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.282      ;
; 23.799 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.061      ; 1.271      ;
; 23.816 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.063      ; 1.256      ;
; 23.822 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.269      ;
; 23.833 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.266      ;
; 23.833 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.063      ; 1.239      ;
; 23.846 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.247      ;
; 23.877 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.070      ; 1.202      ;
; 23.880 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.201      ;
; 23.897 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.070      ; 1.182      ;
; 23.923 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 1.160      ;
; 23.931 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.071      ; 1.149      ;
; 23.962 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.119      ;
; 23.967 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.114      ;
; 23.973 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.110     ; 0.926      ;
; 23.981 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.066      ; 1.094      ;
; 23.987 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.091      ;
; 24.029 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.049      ;
; 24.137 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 0.941      ;
; 24.145 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.954      ;
; 24.184 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.903      ;
; 24.196 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.890      ;
; 24.231 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.855      ;
; 24.284 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.803      ;
; 24.304 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.783      ;
; 24.328 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.759      ;
; 24.349 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.738      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 44.508 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 5.345      ;
; 44.508 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 5.348      ;
; 44.508 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 5.345      ;
; 44.531 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 5.328      ;
; 44.531 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 5.331      ;
; 44.531 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 5.328      ;
; 44.545 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.151     ; 5.313      ;
; 44.545 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 5.316      ;
; 44.545 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.151     ; 5.313      ;
; 44.553 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.158     ; 5.298      ;
; 44.553 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.155     ; 5.301      ;
; 44.553 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.158     ; 5.298      ;
; 44.566 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 5.291      ;
; 44.566 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 5.294      ;
; 44.566 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 5.291      ;
; 44.574 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 5.279      ;
; 44.574 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 5.282      ;
; 44.574 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 5.279      ;
; 44.708 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 5.134      ;
; 44.708 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 5.137      ;
; 44.708 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 5.134      ;
; 44.723 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 5.134      ;
; 44.723 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 5.137      ;
; 44.723 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 5.134      ;
; 44.731 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.161     ; 5.117      ;
; 44.731 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.158     ; 5.120      ;
; 44.731 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.161     ; 5.117      ;
; 44.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.162     ; 5.102      ;
; 44.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.159     ; 5.105      ;
; 44.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.162     ; 5.102      ;
; 44.746 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.146     ; 5.117      ;
; 44.746 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.143     ; 5.120      ;
; 44.746 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.146     ; 5.117      ;
; 44.753 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.169     ; 5.087      ;
; 44.753 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.166     ; 5.090      ;
; 44.753 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.169     ; 5.087      ;
; 44.760 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 5.102      ;
; 44.760 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.144     ; 5.105      ;
; 44.760 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 5.102      ;
; 44.766 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.163     ; 5.080      ;
; 44.766 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.160     ; 5.083      ;
; 44.766 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.163     ; 5.080      ;
; 44.768 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.154     ; 5.087      ;
; 44.768 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.151     ; 5.090      ;
; 44.768 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.154     ; 5.087      ;
; 44.774 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 5.068      ;
; 44.774 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 5.071      ;
; 44.774 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 5.068      ;
; 44.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 5.080      ;
; 44.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 5.083      ;
; 44.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 5.080      ;
; 44.789 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 5.068      ;
; 44.789 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 5.071      ;
; 44.789 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 5.068      ;
; 44.800 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 5.056      ;
; 44.800 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 5.059      ;
; 44.800 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 5.056      ;
; 44.816 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 5.026      ;
; 44.816 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 5.029      ;
; 44.816 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 5.026      ;
; 44.839 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.161     ; 5.009      ;
; 44.839 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.158     ; 5.012      ;
; 44.839 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.161     ; 5.009      ;
; 44.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.162     ; 4.994      ;
; 44.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.159     ; 4.997      ;
; 44.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.162     ; 4.994      ;
; 44.861 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.169     ; 4.979      ;
; 44.861 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.166     ; 4.982      ;
; 44.861 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.169     ; 4.979      ;
; 44.874 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.163     ; 4.972      ;
; 44.874 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.160     ; 4.975      ;
; 44.874 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.163     ; 4.972      ;
; 44.882 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 4.960      ;
; 44.882 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 4.963      ;
; 44.882 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.167     ; 4.960      ;
; 44.996 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 4.857      ;
; 44.996 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 4.860      ;
; 44.996 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 4.857      ;
; 45.000 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 4.845      ;
; 45.000 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.161     ; 4.848      ;
; 45.000 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 4.845      ;
; 45.015 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 4.845      ;
; 45.015 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.146     ; 4.848      ;
; 45.015 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 4.845      ;
; 45.019 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 4.840      ;
; 45.019 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 4.843      ;
; 45.019 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 4.840      ;
; 45.033 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.151     ; 4.825      ;
; 45.033 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 4.828      ;
; 45.033 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.151     ; 4.825      ;
; 45.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.158     ; 4.810      ;
; 45.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.155     ; 4.813      ;
; 45.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.158     ; 4.810      ;
; 45.054 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 4.803      ;
; 45.054 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 4.806      ;
; 45.054 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.152     ; 4.803      ;
; 45.062 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 4.791      ;
; 45.062 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 4.794      ;
; 45.062 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.156     ; 4.791      ;
; 45.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.164     ; 4.737      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.312 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 1.598      ;
; -1.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.931      ; 1.856      ;
; -1.121 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.856      ; 1.805      ;
; -0.742 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.178      ;
; -0.724 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.846      ; 2.192      ;
; -0.711 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.865      ; 2.224      ;
; -0.707 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.938      ; 2.301      ;
; -0.705 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.835      ; 2.200      ;
; -0.689 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.865      ; 2.246      ;
; -0.685 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.235      ;
; -0.679 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.847      ; 2.238      ;
; -0.678 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.242      ;
; -0.678 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.242      ;
; -0.675 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.938      ; 2.333      ;
; -0.667 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.859      ; 2.262      ;
; -0.664 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.849      ; 2.255      ;
; -0.659 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.831      ; 2.242      ;
; -0.658 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.849      ; 2.261      ;
; -0.653 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.267      ;
; -0.651 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 2.259      ;
; -0.644 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 2.266      ;
; -0.641 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.852      ; 2.281      ;
; -0.637 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.843      ; 2.276      ;
; -0.636 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.940      ; 2.374      ;
; -0.632 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.849      ; 2.287      ;
; -0.626 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.849      ; 2.293      ;
; -0.621 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.867      ; 2.316      ;
; -0.619 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 2.291      ;
; -0.617 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.022      ; 2.475      ;
; -0.617 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.849      ; 2.302      ;
; -0.614 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.307      ;
; -0.611 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.847      ; 2.306      ;
; -0.611 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.943      ; 2.402      ;
; -0.609 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.852      ; 2.313      ;
; -0.605 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.843      ; 2.308      ;
; -0.604 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.940      ; 2.406      ;
; -0.603 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.317      ;
; -0.600 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.866      ; 2.336      ;
; -0.589 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.855      ; 2.336      ;
; -0.583 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.852      ; 2.339      ;
; -0.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.855      ; 2.343      ;
; -0.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.339      ;
; -0.580 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.865      ; 2.355      ;
; -0.578 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.858      ; 2.350      ;
; -0.577 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.344      ;
; -0.576 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.845      ; 2.339      ;
; -0.576 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 2.334      ;
; -0.568 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.854      ; 2.356      ;
; -0.565 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.948      ; 2.453      ;
; -0.563 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.841      ; 2.348      ;
; -0.562 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.864      ; 2.372      ;
; -0.562 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.854      ; 2.362      ;
; -0.560 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.361      ;
; -0.555 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.833      ; 2.348      ;
; -0.555 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.845      ; 2.360      ;
; -0.546 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.858      ; 2.382      ;
; -0.545 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.857      ; 2.382      ;
; -0.545 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.376      ;
; -0.544 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.376      ;
; -0.543 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.860      ; 2.387      ;
; -0.541 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.848      ; 2.377      ;
; -0.540 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.945      ; 2.475      ;
; -0.535 ; mips:mips_cpu|datapath:dp|flopr:idex|q[153] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.816      ; 2.351      ;
; -0.529 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.021      ; 2.562      ;
; -0.529 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 2.557      ; 1.598      ;
; -0.528 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.393      ;
; -0.518 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.856      ; 2.408      ;
; -0.516 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.859      ; 2.413      ;
; -0.516 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.870      ; 2.424      ;
; -0.509 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[32] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.941      ; 2.502      ;
; -0.509 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.850      ; 2.411      ;
; -0.506 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.845      ; 2.409      ;
; -0.499 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.862      ; 2.433      ;
; -0.499 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.022      ; 2.593      ;
; -0.495 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.853      ; 2.428      ;
; -0.494 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.848      ; 2.424      ;
; -0.494 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.950      ; 2.526      ;
; -0.491 ; mips:mips_cpu|controller:c|flopr:idex|q[18] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.022      ; 2.601      ;
; -0.490 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.852      ; 2.432      ;
; -0.488 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.030      ; 2.612      ;
; -0.482 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.863      ; 2.451      ;
; -0.481 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.856      ; 2.445      ;
; -0.478 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.021      ; 2.613      ;
; -0.477 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.931      ; 2.524      ;
; -0.477 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.033      ; 2.626      ;
; -0.476 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[32] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.846      ; 2.440      ;
; -0.472 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.861      ; 2.459      ;
; -0.470 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.875      ; 2.475      ;
; -0.468 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.868      ; 2.505      ;
; -0.466 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.931      ; 2.535      ;
; -0.464 ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.856      ; 2.462      ;
; -0.463 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.021      ; 2.628      ;
; -0.462 ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.848      ; 2.456      ;
; -0.460 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[32] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.852      ; 2.462      ;
; -0.460 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.039      ; 2.649      ;
; -0.457 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.871      ; 2.519      ;
; -0.453 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.856      ; 2.473      ;
; -0.452 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.849      ; 2.467      ;
; -0.451 ; mips:mips_cpu|datapath:dp|flopr:idex|q[151] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.846      ; 2.465      ;
; -0.444 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.119      ; 2.745      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.188 ; GPIO:uGPIO|SW_StatusR[0]                     ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[3]                     ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[8]                     ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[7]                     ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[5]                     ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[6]                     ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[1]                     ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[2]                     ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[4]                     ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[9]                     ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; TimerCounter:Timer|StatusR[0]                ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[1]                 ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[2]                 ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9      ; GPIO:uGPIO|pulse_gen:button2|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S4      ; GPIO:uGPIO|pulse_gen:button2|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2      ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12     ; GPIO:uGPIO|pulse_gen:button1|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11     ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S2      ; GPIO:uGPIO|pulse_gen:button1|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1] ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0] ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13     ; GPIO:uGPIO|pulse_gen:button2|c_state.S14    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6      ; GPIO:uGPIO|pulse_gen:button2|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1      ; GPIO:uGPIO|pulse_gen:button2|c_state.S2     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10     ; GPIO:uGPIO|pulse_gen:button1|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7      ; GPIO:uGPIO|pulse_gen:button1|c_state.S8     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4      ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S3      ; GPIO:uGPIO|pulse_gen:button1|c_state.S4     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mips:mips_cpu|controller:c|flopr:exmem|q[2]  ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12     ; GPIO:uGPIO|pulse_gen:button2|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8      ; GPIO:uGPIO|pulse_gen:button2|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button2|c_state.S5      ; GPIO:uGPIO|pulse_gen:button2|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6      ; GPIO:uGPIO|pulse_gen:button1|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.123 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.485      ;
; 50.150 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 0.504      ;
; 50.249 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.610      ;
; 50.275 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 0.634      ;
; 50.303 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 0.661      ;
; 50.317 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 0.504      ;
; 50.321 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 0.492      ;
; 50.345 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 0.510      ;
; 50.433 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.066      ; 0.623      ;
; 50.435 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 0.603      ;
; 50.467 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 0.819      ;
; 50.467 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 0.633      ;
; 50.478 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 0.640      ;
; 50.479 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 0.639      ;
; 50.482 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 0.842      ;
; 50.528 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 0.891      ;
; 50.529 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 0.691      ;
; 50.544 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.905      ;
; 50.555 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.224      ; 0.903      ;
; 50.558 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.919      ;
; 50.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 0.916      ;
; 50.567 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 0.731      ;
; 50.574 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 0.750      ;
; 50.579 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 0.754      ;
; 50.581 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 0.749      ;
; 50.613 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 0.776      ;
; 50.653 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 0.828      ;
; 50.655 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 0.828      ;
; 50.694 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.049      ;
; 50.710 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.064      ;
; 50.714 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.886      ;
; 50.715 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 0.899      ;
; 50.734 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 1.086      ;
; 50.737 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.091      ;
; 50.748 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 0.916      ;
; 50.769 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.941      ;
; 50.776 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 0.947      ;
; 50.777 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 0.955      ;
; 50.782 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.030      ; 0.936      ;
; 50.802 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.974      ;
; 50.811 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 0.990      ;
; 50.818 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 0.993      ;
; 50.820 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 0.989      ;
; 50.826 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.021      ; 0.971      ;
; 50.848 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.027      ;
; 50.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.032      ;
; 50.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.028      ;
; 50.887 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 1.047      ;
; 50.892 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 1.053      ;
; 50.902 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 1.059      ;
; 50.913 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 1.265      ;
; 50.918 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 1.105      ;
; 50.924 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.102      ;
; 50.939 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.113      ;
; 50.972 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.140      ;
; 50.979 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.149      ;
; 50.990 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.023      ; 1.137      ;
; 50.998 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.166      ;
; 51.010 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.029      ; 1.163      ;
; 51.015 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.185      ;
; 51.023 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.027      ; 1.174      ;
; 51.023 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.198      ;
; 51.025 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.026      ; 1.175      ;
; 51.025 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.192      ;
; 51.029 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.201      ;
; 51.050 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.228      ;
; 51.050 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.222      ;
; 51.051 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.229      ;
; 51.055 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.210      ;
; 51.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 1.265      ;
; 51.122 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.285      ;
; 51.126 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 1.481      ;
; 51.127 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 1.479      ;
; 51.149 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.226      ; 1.499      ;
; 51.155 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.330      ;
; 51.164 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.339      ;
; 51.181 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.350      ;
; 51.186 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.364      ;
; 51.188 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.357      ;
; 51.190 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.368      ;
; 51.209 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.023      ; 1.356      ;
; 51.211 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.387      ;
; 51.212 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.384      ;
; 51.230 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.405      ;
; 51.240 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.407      ;
; 51.245 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.415      ;
; 51.257 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.429      ;
; 51.269 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 1.429      ;
; 51.276 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.451      ;
; 51.277 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 1.450      ;
; 51.294 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.472      ;
; 51.311 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.478      ;
; 51.316 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.492      ;
; 51.321 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.493      ;
; 51.328 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.503      ;
; 51.334 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.512      ;
; 51.337 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.515      ;
; 51.342 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 1.698      ;
; 51.345 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.514      ;
; 51.352 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.527      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.241 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.631      ;
; 75.252 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.642      ;
; 75.273 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.663      ;
; 75.293 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.683      ;
; 75.349 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.739      ;
; 75.376 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.766      ;
; 75.386 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.776      ;
; 75.399 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.801      ;
; 75.417 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.799      ;
; 75.514 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.896      ;
; 75.524 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.906      ;
; 75.540 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.255      ; 0.919      ;
; 75.542 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 0.926      ;
; 75.550 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 0.934      ;
; 75.567 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 0.951      ;
; 75.570 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.957      ;
; 75.580 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.086      ; 0.790      ;
; 75.620 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.002      ;
; 75.633 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.029      ;
; 75.634 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.036      ;
; 75.644 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.026      ;
; 75.651 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.035      ;
; 75.663 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.252      ; 1.039      ;
; 75.669 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 1.063      ;
; 75.684 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.252      ; 1.060      ;
; 75.690 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.250      ; 1.064      ;
; 75.696 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.078      ;
; 75.703 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.085      ;
; 75.703 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.085      ;
; 75.780 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.162      ;
; 75.808 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.190      ;
; 75.817 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 1.216      ;
; 75.818 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.205      ;
; 75.820 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.216      ;
; 75.821 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.205      ;
; 75.826 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.228      ;
; 75.835 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.225      ;
; 75.838 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.238      ;
; 75.847 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.256      ; 1.227      ;
; 75.849 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.237      ;
; 75.858 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.240      ;
; 75.859 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.247      ;
; 75.861 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.248      ;
; 75.868 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.252      ;
; 75.876 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.263      ;
; 75.881 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.271      ;
; 75.921 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.250      ; 1.295      ;
; 75.968 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.080      ; 1.172      ;
; 75.968 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.252      ; 1.344      ;
; 75.969 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.356      ;
; 75.974 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.255      ; 1.353      ;
; 75.980 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.368      ;
; 75.981 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.078      ; 1.183      ;
; 75.995 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.383      ;
; 76.008 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.398      ;
; 76.016 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.406      ;
; 76.021 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.405      ;
; 76.031 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.252      ; 1.407      ;
; 76.034 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.083      ; 1.241      ;
; 76.035 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.417      ;
; 76.055 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.443      ;
; 76.074 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.256      ; 1.454      ;
; 76.083 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.465      ;
; 76.094 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.478      ;
; 76.141 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.531      ;
; 76.157 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.547      ;
; 76.160 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.550      ;
; 76.164 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.552      ;
; 76.165 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.549      ;
; 76.174 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.558      ;
; 76.212 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.596      ;
; 76.234 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.624      ;
; 76.238 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.622      ;
; 76.241 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.631      ;
; 76.290 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.086      ; 1.500      ;
; 76.302 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.086      ; 1.512      ;
; 76.304 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.080      ; 1.508      ;
; 76.347 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.734      ;
; 76.379 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.084      ; 1.587      ;
; 76.418 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.808      ;
; 76.434 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 1.818      ;
; 76.478 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.865      ;
; 76.573 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.264      ; 1.961      ;
; 76.585 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.975      ;
; 76.647 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.260      ; 2.031      ;
; 76.859 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 2.249      ;
; 77.023 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 2.413      ;
; 77.028 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 2.418      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[84]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 2.539      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 2.539      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[92]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 2.539      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[20]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[207]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[22]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[219]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[12]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[213]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[215]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[224]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[227]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[218]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[222]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[17]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[126]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[124]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 2.541      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[127]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 2.540      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 2.539      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[37]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[40]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.395 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[45]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.545      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[229]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[232]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.541      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.541      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.541      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.547      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.547      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.547      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[102]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.547      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.540      ;
; 97.401 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[32]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.542      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[95]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.541      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[83]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.541      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.541      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.541      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[121]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[119]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[25]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[123]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[118]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[117]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.546      ;
; 97.402 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.541      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[208]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[228]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[231]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.408 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[214]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.540      ;
; 97.409 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 2.544      ;
; 97.409 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 2.544      ;
; 97.409 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 2.544      ;
; 97.409 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.539      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[187]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.253      ;
; 1.913 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.255      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[149]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[153]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.255      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[152]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[185]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.255      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.255      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.255      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.255      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.914 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.254      ;
; 1.916 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.253      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[157]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.917 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.254      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.922 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.242      ;
; 1.923 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.256      ;
; 1.923 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[223]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.256      ;
; 1.923 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[186]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.256      ;
; 1.923 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[193]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.256      ;
; 1.923 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.256      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.253      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.253      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 2.255      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 2.255      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 2.255      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 2.255      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 2.255      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[160]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[173]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[205]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[167]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[199]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[201]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[63]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[61]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.252      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[110]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.924 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 2.254      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.252      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.252      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.255      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[184]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.255      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[86]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.252      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.252      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.252      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.252      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.255      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.255      ;
; 1.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[82]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[155]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[154]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[170]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[145]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[146]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[202]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 2.243      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[32]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[64]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[106]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
; 1.928 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[107]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.255      ;
+-------+-----------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; -0.094 ; -0.094       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datac                ;
; -0.089 ; -0.089       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|Mux0~2|combout                 ;
; -0.011 ; -0.011       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; -0.011 ; -0.011       ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.009  ; 0.009        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datac             ;
; 0.009  ; 0.009        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.010  ; 0.010        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.012  ; 0.012        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datad              ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.013  ; 0.013        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.014  ; 0.014        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datad             ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.014  ; 0.014        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datad             ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.017  ; 0.017        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------+
; 49.779 ; 49.963       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[9]  ;
; 49.779 ; 49.963       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]  ;
; 49.779 ; 49.963       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[186] ;
; 49.779 ; 49.963       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[187] ;
; 49.779 ; 49.963       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[193] ;
; 49.779 ; 49.963       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[223] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[15] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[7]  ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]  ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]  ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[86] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[110] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[144] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[148] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[150] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[151] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[169] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[173] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[176] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[178] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[191] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[201] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[205] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]  ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[37] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[39] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[5]  ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[63] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[6]  ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78] ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[7]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[1] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[11] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[25] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[103] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[105] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[106] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[107] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[143] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[145] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[146] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[147] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[149] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[152] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[153] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[154] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[155] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[156] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[158] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[159] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[163] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[167] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[170] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[185] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[190] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[195] ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[199] ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 2.509 ; 3.292 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 2.297 ; 3.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 2.509 ; 3.292 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 2.474 ; 3.233 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 2.670 ; 3.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 2.413 ; 3.198 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 2.670 ; 3.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 2.490 ; 3.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 2.502 ; 3.326 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 2.670 ; 3.493 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 2.488 ; 3.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 2.524 ; 3.345 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 2.598 ; 3.428 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 2.436 ; 3.223 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 2.566 ; 3.397 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -1.838 ; -2.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -1.898 ; -2.646 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -1.946 ; -2.714 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -1.838 ; -2.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.896 ; -2.644 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -1.963 ; -2.721 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.137 ; -2.935 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.008 ; -2.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.036 ; -2.835 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.118 ; -2.908 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.001 ; -2.791 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.030 ; -2.825 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.113 ; -2.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -1.896 ; -2.644 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.018 ; -2.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.213 ; 2.220 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.871 ; 1.844 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.862 ; 1.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.210 ; 2.220 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.148 ; 2.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.159 ; 2.155 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.213 ; 2.220 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.131 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.139 ; 2.141 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.894 ; 1.868 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.906 ; 1.879 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.024 ; 2.009 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.037 ; 2.016 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.036 ; 2.030 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.115 ; 2.114 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.139 ; 2.141 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.121 ; 2.111 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.013 ; 1.997 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.010 ; 2.011 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.886 ; 1.860 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.992 ; 1.982 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.027 ; 2.008 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.021 ; 2.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.121 ; 2.111 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.243 ; 2.264 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.028 ; 2.013 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.119 ; 2.108 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.037 ; 2.032 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.060 ; 2.047 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.159 ; 2.151 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.151 ; 2.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.243 ; 2.264 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.685 ; 3.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.229 ; 2.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.233 ; 2.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.685 ; 3.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.096 ; 2.071 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.263 ; 2.255 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.278 ; 2.279 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.424 ; 2.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.307 ; 2.307 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.311 ; 2.317 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.469 ; 2.497 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.609 ; 1.583 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.618 ; 1.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.609 ; 1.583 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.943 ; 1.950 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.884 ; 1.875 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.895 ; 1.887 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.946 ; 1.950 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.868 ; 1.853 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.640 ; 1.613 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.640 ; 1.613 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.652 ; 1.623 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.765 ; 1.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.778 ; 1.755 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.777 ; 1.768 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.852 ; 1.847 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.876 ; 1.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.633 ; 1.604 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.754 ; 1.735 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.752 ; 1.750 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.633 ; 1.604 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.734 ; 1.721 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.768 ; 1.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.763 ; 1.759 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.858 ; 1.845 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.770 ; 1.752 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.770 ; 1.752 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 1.856 ; 1.842 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.778 ; 1.770 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.800 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.895 ; 1.884 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.887 ; 1.880 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 1.975 ; 1.993 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.841 ; 1.814 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 1.969 ; 1.975 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 1.972 ; 1.976 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.425 ; 3.234 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 1.841 ; 1.814 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.002 ; 1.991 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.016 ; 2.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.157 ; 2.203 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.045 ; 2.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.049 ; 2.051 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.201 ; 2.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.553    ; -1.851  ; 95.713   ; 1.909   ; -0.518              ;
;  CLOCK_50                                         ; N/A       ; N/A     ; N/A      ; N/A     ; 9.425               ;
;  mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -6.927    ; -1.851  ; N/A      ; N/A     ; -0.518              ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.553    ; 0.188   ; 95.713   ; 1.909   ; 49.741              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.623    ; 75.241  ; N/A      ; N/A     ; 49.735              ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 40.696    ; 50.123  ; N/A      ; N/A     ; 49.746              ;
; Design-wide TNS                                   ; -1101.175 ; -25.533 ; 0.0      ; 0.0     ; -52.086             ;
;  CLOCK_50                                         ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -169.899  ; -25.533 ; N/A      ; N/A     ; -52.086             ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -931.276  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.377 ; 4.919 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.025 ; 4.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.377 ; 4.919 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.329 ; 4.816 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.658 ; 5.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.242 ; 4.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.657 ; 5.238 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.351 ; 4.930 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.383 ; 4.965 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.658 ; 5.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.349 ; 4.911 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.401 ; 4.976 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.552 ; 5.137 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.264 ; 4.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.483 ; 5.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -1.838 ; -2.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -1.898 ; -2.646 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -1.946 ; -2.714 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -1.838 ; -2.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.896 ; -2.644 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -1.963 ; -2.721 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.137 ; -2.935 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.008 ; -2.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.036 ; -2.835 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.118 ; -2.908 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.001 ; -2.791 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.030 ; -2.825 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.113 ; -2.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -1.896 ; -2.644 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.018 ; -2.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.647 ; 3.579 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.084 ; 2.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.073 ; 2.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.647 ; 3.566 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.563 ; 3.471 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.582 ; 3.491 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.645 ; 3.579 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.522 ; 3.448 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.553 ; 3.467 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.109 ; 3.021 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.120 ; 3.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.353 ; 3.254 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.357 ; 3.261 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.346 ; 3.241 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.495 ; 3.406 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.553 ; 3.467 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.512 ; 3.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.323 ; 3.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.263 ; 3.212 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.097 ; 3.012 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.308 ; 3.212 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.325 ; 3.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.260 ; 3.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.512 ; 3.434 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.672 ; 3.653 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.320 ; 3.237 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.491 ; 3.421 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.330 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.361 ; 3.288 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.527 ; 3.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.531 ; 3.455 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.672 ; 3.653 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 5.593 ; 5.320 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.740 ; 3.617 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.733 ; 3.632 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.593 ; 5.320 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.496 ; 3.361 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.754 ; 3.636 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.780 ; 3.671 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.999 ; 3.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.815 ; 3.713 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.830 ; 3.721 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.087 ; 4.022 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.609 ; 1.583 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.618 ; 1.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.609 ; 1.583 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.943 ; 1.950 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.884 ; 1.875 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.895 ; 1.887 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.946 ; 1.950 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.868 ; 1.853 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.640 ; 1.613 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.640 ; 1.613 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.652 ; 1.623 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.765 ; 1.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.778 ; 1.755 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.777 ; 1.768 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.852 ; 1.847 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.876 ; 1.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.633 ; 1.604 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.754 ; 1.735 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.752 ; 1.750 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.633 ; 1.604 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.734 ; 1.721 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.768 ; 1.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.763 ; 1.759 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.858 ; 1.845 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.770 ; 1.752 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.770 ; 1.752 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 1.856 ; 1.842 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.778 ; 1.770 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.800 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.895 ; 1.884 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.887 ; 1.880 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 1.975 ; 1.993 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.841 ; 1.814 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 1.969 ; 1.975 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 1.972 ; 1.976 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.425 ; 3.234 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 1.841 ; 1.814 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.002 ; 1.991 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.016 ; 2.014 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.157 ; 2.203 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.045 ; 2.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.049 ; 2.051 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.201 ; 2.224 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 1382     ; 1382     ; 1382     ; 1382     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 197936   ; 0        ; 197936   ; 0        ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3838     ; 3838     ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39424    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 1382     ; 1382     ; 1382     ; 1382     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 197936   ; 0        ; 197936   ; 0        ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3838     ; 3838     ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39424    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 467      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 467      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 181   ; 181  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Nov 29 13:12:33 2017
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[2]} {pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name mips:mips_cpu|controller:c|flopr:idex|q[0] mips:mips_cpu|controller:c|flopr:idex|q[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.553            -931.276 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.927            -169.899 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    20.623               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    40.696               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.851             -25.533 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.358               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.280               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.496               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 95.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.713               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.295               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -0.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.518             -52.086 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    49.735               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.746               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.752               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.455            -806.261 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.353            -157.926 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    21.048               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.573               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.536
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.536             -18.426 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.312               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.281               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.477               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.166               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.984               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.455             -40.778 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.741               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.741               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.811            -522.488 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.741             -89.053 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    22.175               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.508               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.312             -21.598 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.188               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.123               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.241               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.395               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.909               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.094              -0.277 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.751               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.779               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 619 megabytes
    Info: Processing ended: Wed Nov 29 13:12:40 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


