###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 13 17:43:42 2016
#  Command:           reportClockTree -postRoute -report report.post_troute....
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clks.clk
#
# Mode: postRoute
#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
###############################################################


Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 84
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK 666.1(ps)
Min trig. edge delay at sink(R): tx_core/axi_master/link_datain_2_d_reg[23]/CLK 489.5(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 489.5~666.1(ps)        0~10(ps)            
Fall Phase Delay               : 474.1~650.6(ps)        0~10(ps)            
Trig. Edge Skew                : 176.6(ps)              108(ps)             
Rise Skew                      : 176.6(ps)              
Fall Skew                      : 176.5(ps)              
Max. Rise Buffer Tran          : 326.8(ps)              200(ps)             
Max. Fall Buffer Tran          : 275.9(ps)              200(ps)             
Max. Rise Sink Tran            : 345.3(ps)              200(ps)             
Max. Fall Sink Tran            : 292.1(ps)              200(ps)             
Min. Rise Buffer Tran          : 93.7(ps)               0(ps)               
Min. Fall Buffer Tran          : 87.2(ps)               0(ps)               
Min. Rise Sink Tran            : 180.2(ps)              0(ps)               
Min. Fall Sink Tran            : 174.3(ps)              0(ps)               



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
FECTS_clks_clk___L3_I7/A         [206.4 184.8](ps)      200(ps)             
FECTS_clks_clk___L3_I6/A         [223.3 195.2](ps)      200(ps)             
FECTS_clks_clk___L3_I5/A         [215.8 192.4](ps)      200(ps)             
FECTS_clks_clk___L3_I3/A         [226 184.3](ps)        200(ps)             
FECTS_clks_clk___L3_I2/A         [227.3 192.5](ps)      200(ps)             
FECTS_clks_clk___L3_I1/A         [206.3 174.4](ps)      200(ps)             
FECTS_clks_clk___L3_I0/A         [210.8 191.2](ps)      200(ps)             
FECTS_clks_clk___L4_I69/A        [272.3 221](ps)        200(ps)             
FECTS_clks_clk___L4_I68/A        [269.6 219.1](ps)      200(ps)             
FECTS_clks_clk___L4_I67/A        [271.9 222.4](ps)      200(ps)             
FECTS_clks_clk___L4_I66/A        [278 224.9](ps)        200(ps)             
FECTS_clks_clk___L4_I65/A        [278.6 224.8](ps)      200(ps)             
FECTS_clks_clk___L4_I64/A        [274 221.5](ps)        200(ps)             
FECTS_clks_clk___L4_I63/A        [270.1 220.1](ps)      200(ps)             
FECTS_clks_clk___L4_I62/A        [272.7 221](ps)        200(ps)             
FECTS_clks_clk___L4_I61/A        [262.6 213.7](ps)      200(ps)             
FECTS_clks_clk___L4_I60/A        [266.3 221](ps)        200(ps)             
FECTS_clks_clk___L4_I59/A        [268 220.2](ps)        200(ps)             
FECTS_clks_clk___L4_I58/A        [269.2 219.8](ps)      200(ps)             
FECTS_clks_clk___L4_I57/A        [273 222.1](ps)        200(ps)             
FECTS_clks_clk___L4_I56/A        [262.5 213.4](ps)      200(ps)             
FECTS_clks_clk___L4_I55/A        [263.6 213.7](ps)      200(ps)             
FECTS_clks_clk___L4_I54/A        [262.8 213.6](ps)      200(ps)             
FECTS_clks_clk___L4_I53/A        [276.9 222.4](ps)      200(ps)             
FECTS_clks_clk___L4_I52/A        [219 178.7](ps)        200(ps)             
FECTS_clks_clk___L4_I51/A        [220.3 177.7](ps)      200(ps)             
FECTS_clks_clk___L4_I50/A        [232.7 195.9](ps)      200(ps)             
FECTS_clks_clk___L4_I49/A        [226.6 188.1](ps)      200(ps)             
FECTS_clks_clk___L4_I48/A        [220.3 181.8](ps)      200(ps)             
FECTS_clks_clk___L4_I47/A        [232 195](ps)          200(ps)             
FECTS_clks_clk___L4_I46/A        [232.1 194.6](ps)      200(ps)             
FECTS_clks_clk___L4_I45/A        [232.5 195.6](ps)      200(ps)             
FECTS_clks_clk___L4_I44/A        [326.8 275.9](ps)      200(ps)             
FECTS_clks_clk___L4_I43/A        [320.3 266.1](ps)      200(ps)             
FECTS_clks_clk___L4_I42/A        [314.6 263.4](ps)      200(ps)             
FECTS_clks_clk___L4_I41/A        [323.9 271.8](ps)      200(ps)             
FECTS_clks_clk___L4_I40/A        [326.5 275](ps)        200(ps)             
FECTS_clks_clk___L4_I39/A        [318.3 262.7](ps)      200(ps)             
FECTS_clks_clk___L4_I38/A        [314.8 263.7](ps)      200(ps)             
FECTS_clks_clk___L4_I37/A        [321.3 266.9](ps)      200(ps)             
FECTS_clks_clk___L4_I36/A        [315.4 264.5](ps)      200(ps)             
FECTS_clks_clk___L4_I35/A        [318.7 264.2](ps)      200(ps)             
FECTS_clks_clk___L4_I25/A        [254.3 219.2](ps)      200(ps)             
FECTS_clks_clk___L4_I24/A        [252 217.5](ps)        200(ps)             
FECTS_clks_clk___L4_I23/A        [255.9 211.2](ps)      200(ps)             
FECTS_clks_clk___L4_I22/A        [256.4 216.9](ps)      200(ps)             
FECTS_clks_clk___L4_I21/A        [251.3 207.4](ps)      200(ps)             
FECTS_clks_clk___L4_I20/A        [252.6 205.8](ps)      200(ps)             
FECTS_clks_clk___L4_I19/A        [251.7 217.1](ps)      200(ps)             
FECTS_clks_clk___L4_I18/A        [252.5 205.5](ps)      200(ps)             
FECTS_clks_clk___L4_I17/A        [252.8 212.6](ps)      200(ps)             
FECTS_clks_clk___L4_I16/A        [252.6 212.4](ps)      200(ps)             
FECTS_clks_clk___L4_I15/A        [254.1 213.9](ps)      200(ps)             
FECTS_clks_clk___L4_I14/A        [241.3 208](ps)        200(ps)             
FECTS_clks_clk___L4_I13/A        [246.7 210.5](ps)      200(ps)             
FECTS_clks_clk___L4_I12/A        [255.5 214.8](ps)      200(ps)             
FECTS_clks_clk___L4_I11/A        [255.9 214.8](ps)      200(ps)             
FECTS_clks_clk___L4_I10/A        [253.3 212.7](ps)      200(ps)             
FECTS_clks_clk___L4_I9/A         [268.3 221.5](ps)      200(ps)             
FECTS_clks_clk___L4_I8/A         [269.3 222](ps)        200(ps)             
FECTS_clks_clk___L4_I7/A         [266.7 221.2](ps)      200(ps)             
FECTS_clks_clk___L4_I6/A         [266.6 221.2](ps)      200(ps)             
FECTS_clks_clk___L4_I5/A         [268.5 221.6](ps)      200(ps)             
FECTS_clks_clk___L4_I4/A         [268.8 221.6](ps)      200(ps)             
FECTS_clks_clk___L4_I3/A         [265.8 221](ps)        200(ps)             
FECTS_clks_clk___L4_I2/A         [264.8 219.2](ps)      200(ps)             
FECTS_clks_clk___L4_I1/A         [267.6 221.7](ps)      200(ps)             
FECTS_clks_clk___L4_I0/A         [269.3 222](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK[251.4 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load16_d_reg/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load24_d_reg/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load40_d_reg/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load48_d_reg/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK[251.5 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK[251.8 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK[251.8 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK[251.6 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK[251.8 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK[251.6 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK[251.4 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK[251.3 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK[251.9 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK[251.7 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK[251.2 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK[246.3 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/load32_d_reg/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK[246.7 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK[246.6 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK[246.4 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK[246.2 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK[274.6 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK[275.4 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK[274.3 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK[275.1 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK[275.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK[275.1 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK[275.4 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK[275.3 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load64_d_reg/CLK[274.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK[275.3 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK[275.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK[275.4 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK[275 227.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK[275.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK[275.4 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK[274.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK[275.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK[274.3 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK[274.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK[275.8 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK[275.1 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK[275.5 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK[275.4 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK[275.4 227.4](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK[270.7 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK[271.8 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK[271.9 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK[268.2 227.2](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK[270.2 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK[269.6 227.4](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK[270.7 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK[267.4 227.3](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK[272 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK[272 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK[272 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK[270.9 226.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK[270.1 226.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK[271 226.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK[271 226.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK[272.7 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK[272.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK[270.5 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK[270.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK[270.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK[272.7 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK[270.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK[272.9 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK[270.9 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK[270.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK[272.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK[270.5 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK[268.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK[270.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK[272.7 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK[272 226.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK[272.4 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK[270.6 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK[272.7 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK[272.7 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK[272.8 226.9](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK[244.2 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load8_d_reg/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK[243.8 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK[244 211.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK[243.7 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK[244.4 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK[244.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK[244 211.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK[243.6 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK[238.3 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK[243.9 210.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK[243.8 210.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK[244.9 209](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK[238.4 205.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK[244.8 209.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK[238.8 207.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK[242.5 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK[244.9 209](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK[244.6 209.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK[244.4 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK[238.3 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK[244.1 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/load56_d_reg/CLK[238.4 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK[239.5 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK[238.4 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK[239.7 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK[240 211.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK[243.5 210.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK[243.7 210.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK[238.2 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK[238.2 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK[238.2 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK[243.3 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK[238.3 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK[243.6 210.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK[240.4 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK[238.5 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK[243.8 210](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK[243.8 210.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK[244.2 209.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK[238.6 205](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK[245 208.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK[241.6 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK[238.9 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK[238.8 210.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK[238.2 210](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK[238.2 209.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK[238.2 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK[241.6 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK[238.5 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK[238.4 205.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK[238.2 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK[238.2 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK[238.8 205.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK[277.3 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK[277 228.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK[278 228.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK[276.9 228.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK[277.1 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK[277.3 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK[277.1 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK[278.2 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK[277.6 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK[277.5 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK[277.6 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK[277.9 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK[278.5 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK[278.1 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK[278.5 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK[278 228.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK[277 228.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK[278.3 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK[277.1 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK[277.2 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK[277.6 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK[277.6 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK[276.9 228.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK[277.1 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK[277.8 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK[278.1 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK[277.6 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK[278.5 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK[277 228.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK[278.4 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK[277.7 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK[256.7 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK[256.9 212.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK[257.1 212](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK[257.1 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK[256.7 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK[256.1 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK[256.1 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK[256.9 214.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK[257.4 212.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK[255.9 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK[256.1 211.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK[256.8 212.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK[256.2 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK[256.4 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK[257.1 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK[255.9 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK[256 211.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK[256.7 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK[255.9 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK[257.1 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK[256.6 212.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK[256.8 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK[255.9 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK[256.7 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK[256.5 212.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK[256.1 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK[256.4 215.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK[256.5 212.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK[256.4 215.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK[256.1 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK[255.9 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK[256.1 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK[255.9 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK[256.1 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK[255.9 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK[255.9 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK[256.1 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK[256.5 212.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK[256.6 212.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK[256.5 212.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK[256.1 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK[256.9 212.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK[257.3 212.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK[256.1 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK[256.1 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK[257.2 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK[256.9 212.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK[256.1 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK[256.7 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK[256.7 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK[261.1 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK[260.8 220.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK[260.8 220.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK[260.8 219.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK[260.8 220.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK[261.1 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK[260.7 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK[260.5 218.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK[260.4 218.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK[260.5 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK[260.6 218.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK[260.6 219](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK[260.4 218.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK[260.8 219.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK[260.8 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK[260.4 218.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK[261.2 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK[261 218.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK[261.8 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK[261.6 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK[260.6 221.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK[260.6 221.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK[260.8 220.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK[260.4 218.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK[260.7 219.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK[260.8 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK[258.8 222.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK[260.8 219.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK[260.8 218.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK[260.7 220.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK[260.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK[261.3 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK[261.5 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK[260.8 218.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK[260.8 220.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK[261.7 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK[262 218.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK[261.9 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK[202.5 188.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK[202.6 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK[202.4 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK[202.7 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK[202.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load8_d_reg/CLK[202.2 188.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load16_d_reg/CLK[202.3 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load24_d_reg/CLK[202.6 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/load40_d_reg/CLK[202.4 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK[202.3 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK[202.2 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK[202.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK[202.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK[202.4 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK[202.7 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK[202.4 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK[202.5 188.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK[202.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK[202.3 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK[202.2 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK[202.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK[202.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK[202.2 188.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK[202.2 189](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK[202.4 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK[202.6 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK[202.2 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK[202.4 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK[202.3 188.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK[202.2 188.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK[202.6 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK[202.3 188.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK[234.4 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK[233 211.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK[233 212](ps)          200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK[234.5 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK[236.6 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK[236.6 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK[233.8 211.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK[233 211.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK[235.3 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK[233.3 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK[236.6 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK[233.2 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK[233 210.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK[236.6 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK[236.5 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK[233 211.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK[233 211.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK[233 211.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK[233 211.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK[234.8 210.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK[233 210.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK[233 211.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK[233 211.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK[233.3 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK[233.3 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK[233.4 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK[234.9 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK[233 211.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK[234.9 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK[235.9 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK[233 210.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK[233 211.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK[233.3 211.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK[236.3 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK[234.3 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK[236.4 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK[236.3 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK[233 210.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK[234.9 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK[236.2 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK[233 210.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK[235.9 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK[233.1 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK[236.1 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK[233.4 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK[259.3 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK[260.7 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK[259.4 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK[258.7 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK[260.6 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK[259.3 227.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK[259.7 227.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK[259.6 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK[259.4 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK[259.8 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK[259.5 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK[259.5 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK[259.3 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK[259.7 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK[259.7 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK[260.3 228.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK[259.3 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK[260.7 229.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK[259.6 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK[259.4 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK[259.3 227.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK[259.6 227](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK[259.4 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK[258 226.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK[258 226.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK[256.8 222.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK[260.4 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK[260.4 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK[258.7 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK[258.3 227](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK[258.6 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK[258 226.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK[257.8 226.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK[253.3 218](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK[259.8 228.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK[259.3 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK[260.6 230.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK[258.5 227.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK[259.2 227.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK[259.2 227.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK[259.2 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK[260.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK[258.6 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK[260.2 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK[260.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK[260.5 230.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK[258.9 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK[258.7 225.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK[260.6 229.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK[259.3 228](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK[259.3 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK[258.7 225.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK[258 226.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK[239.6 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK[239.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK[239.5 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK[239.5 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK[239.4 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK[239.5 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK[239.3 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK[248.8 215.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK[248.8 215.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK[246.9 214.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK[248.8 215.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK[248.1 215.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK[246.8 215.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK[246.9 214.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK[246.8 215.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK[246.8 215](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK[246.8 215.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK[249.2 215.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK[248.1 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK[247.4 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK[248 213.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK[247.5 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK[248 213.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK[248.5 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK[247.7 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK[248.1 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK[249.4 216](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK[248.8 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK[247.8 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK[248.9 216.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK[248.7 214.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK[248.1 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK[247 215.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK[247.9 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK[247.6 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK[242.3 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK[242.3 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK[242.3 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK[242.6 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK[242.3 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK[242.4 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK[242.4 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK[243.1 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK[243.1 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK[242.3 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK[242.3 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK[242.8 210.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK[243.2 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK[242.3 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK[242.3 214](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK[242.3 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK[242.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK[242.3 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK[242.3 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK[242.3 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK[242.5 212.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK[242.3 212.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK[242.3 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK[242.3 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK[243.1 207.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK[242.3 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK[242.3 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK[242.3 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK[242.3 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK[242.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK[243.1 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK[242.3 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK[242.5 210.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK[242.9 211.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK[242.3 214.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK[242.3 214.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK[242.3 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK[242.6 213.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK[242.6 213.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK[242.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK[242.3 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK[242.3 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK[242.3 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK[242.3 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK[242.3 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK[242.3 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK[242.3 210.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK[242.3 211](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK[242.5 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK[242.6 213.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK[242.3 210.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK[242.3 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK[242.3 211.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK[242.3 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK[243.1 209.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK[243.1 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK[247.1 208.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK[247.1 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK[247.1 206.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK[247.1 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK[247.1 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK[247.1 208.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK[247.1 208.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK[247.1 208.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK[247.1 206.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK[247.1 207.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK[247.1 207.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK[247.1 208.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK[247.1 206.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK[247.1 208.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK[247.1 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK[247.1 206.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK[247.1 206.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK[248.9 207.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK[247.1 207.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK[249.3 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK[247.1 206.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK[247.1 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK[247.1 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK[249.7 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK[249.9 208.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK[248.7 207.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK[247.1 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK[250 208.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK[249.7 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK[247.1 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK[247.1 206.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK[247.1 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK[247.1 208.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK[247.1 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK[248.9 207.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK[247.1 206.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK[247.1 206.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK[247.1 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK[247.1 206.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK[247.1 206.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK[247.1 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK[247.1 206.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK[247.1 206.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK[247.1 208.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK[249.3 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK[248.8 207.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK[247.4 207.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK[249.7 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK[247.1 206.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK[249.5 208](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK[250.2 208.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK[250.3 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK[250.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK[249.8 208](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK[250.4 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK[249.8 208](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK[249.9 208.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK[246.3 207.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK[253.2 211.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK[252.4 211.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK[248.5 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK[246.9 208.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK[254.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK[255.3 208.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK[244.7 206.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK[252.2 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK[247.9 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK[248.5 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK[248.5 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK[251.1 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK[248.2 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK[248.1 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK[255.3 208.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK[248.5 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK[248.5 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK[247.7 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK[246.3 207.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK[248 208.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK[248.5 209.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK[248.4 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK[248.2 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK[255.4 208.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK[248.4 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK[253.7 210.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK[253 211.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK[247.9 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK[248.5 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK[255.2 209](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK[248.4 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK[248.2 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK[248.2 208.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK[248.5 208.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK[252.2 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK[252.2 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK[252.2 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK[252.2 211.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK[253.4 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK[254.8 209.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK[252.2 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK[252.7 211.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK[254 210.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK[252.1 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK[251.7 211.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK[251.2 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK[251.3 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK[255.2 209.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK[255.2 209.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK[255.3 209](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK[255.3 208.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK[248.5 208.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK[255.2 209.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK[255.2 209.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK[255.2 209.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK[248.3 196.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK[248.4 197.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK[249.5 201.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK[250 205.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK[249.5 201.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK[245.6 197](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK[248.4 197.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK[248.3 196.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK[250 205.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK[248.3 196.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK[249.5 201.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK[245.8 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK[246.2 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK[250 205](ps)          200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK[248.6 213](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK[245.7 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK[249.8 210.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK[246.1 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK[247.3 214.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK[247 214.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK[246.6 214.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK[245.7 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK[244.9 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK[248.1 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK[246.1 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK[246.1 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK[246.1 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK[245.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK[246.2 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK[245.6 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK[245.7 214.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK[245.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK[247.2 214.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK[245.1 197.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK[246.6 214.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK[245.6 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK[249.1 198.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK[249.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK[248.1 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK[250 209.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK[248.1 197.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK[250.1 207.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK[249.6 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK[248 213.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK[248.1 213.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK[243.6 200.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK[243.6 200.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK[243.6 202.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK[243.6 202.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK[243.6 203.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK[243.6 202.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK[243.6 202.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK[243.6 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK[243.6 203.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK[243.6 200.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK[243.6 202.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK[243.6 201.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK[243.6 201.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK[243.6 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK[243.6 201.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK[243.6 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK[243.6 201](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK[243.6 200.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK[243.6 200.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK[243.6 201](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK[243.6 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK[243.6 201.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK[243.6 199.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK[243.6 202.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK[243.6 203](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK[243.6 203.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK[243.6 202](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK[243.6 202](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK[243.6 202.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK[243.6 202](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK[243.6 202](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK[243.6 202.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK[243.6 202.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK[243.6 203.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK[243.6 203.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK[243.6 201.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK[243.6 202](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK[243.6 202](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK[243.6 202](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK[243.6 201.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK[243.6 202.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK[243.6 201.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK[243.6 202](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK[243.6 202.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK[245.1 197](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK[245.5 199.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK[245.6 200](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK[245.1 198.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK[245.1 197.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK[245.1 196.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK[245.1 198.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK[245.1 198.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK[245.1 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK[245.1 198.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK[245.1 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK[245.1 198.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK[245.1 198.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK[245.1 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK[245.1 199.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK[245.1 197.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK[245.1 197.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK[245.4 199.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK[245.6 200](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK[245.1 198.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK[245.5 200](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK[245.1 197.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK[245.1 197.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK[245.1 199.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK[245.3 199.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK[245.3 199.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK[245.1 198.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK[245.1 199.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK[245.1 199.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK[245.1 199.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK[245.4 199.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK[245.1 198.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK[245.1 198.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK[245.1 196.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK[245.1 197.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK[245.1 197.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK[245.1 197.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK[245.1 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK[245.1 198.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK[245.1 198.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK[209.9 174.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK[209.9 174.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load48_d_reg/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/load64_d_reg/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK[209.9 174.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK[209.9 174.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK[231.8 195.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK[231.8 193.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK[231.8 192.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK[231.8 193.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK[231.8 186.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK[231.8 186.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK[231.8 186.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK[231.8 194.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK[231.8 194.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK[231.8 187.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK[231.8 190.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK[231.8 192.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK[231.8 195.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK[231.8 189.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK[231.8 190.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK[231.8 192.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK[231.8 190.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK[231.8 187.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK[231.8 192.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK[231.8 187.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK[231.8 187.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK[231.8 187.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK[231.8 187.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK[231.8 193.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK[231.8 192.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK[231.8 190.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK[231.8 193.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK[231.8 192](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK[231.8 192.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK[231.8 192.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK[231.8 187.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK[231.8 193](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK[231.8 193.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK[231.8 194.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK[231.8 191.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK[231.8 190.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK[231.8 193.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK[231.8 191.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK[231.8 191.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK[231.8 195.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK[231.8 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK[231.8 194.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK[231.8 195.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK[231.8 194.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK[231.8 193.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK[231.8 195.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK[231.8 194.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK[231.8 195.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK[231.8 195.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK[231.8 192.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK[231.8 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK[231.8 195.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK[231.5 201.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK[226.1 187](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK[231.6 201.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK[230.4 202.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK[222.3 186.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK[230.1 202.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK[222.5 185.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK[230.4 202.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK[224 186.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK[231.3 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK[231.3 201.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK[222.5 185.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK[229.2 189.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK[222.5 185.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK[222.5 185.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK[231.2 196.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK[231 195.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK[231.5 198.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK[231.7 199.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK[224.1 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK[224.1 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK[222.5 185.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK[230.4 202.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK[230.9 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK[229.7 202.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK[224.1 186.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK[219.1 185.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK[231.6 198.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK[227.5 187.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK[230.1 192.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK[216 183.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK[229.7 202.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK[229.8 202.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK[224 186.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK[231.7 200.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load8_d_reg/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK[256.5 211.6](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[9]/CLK[283 235.2](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK[283 235.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK[283 235.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK[283 236](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK[283 235.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK[283 235.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK[283 235.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK[283 234.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK[283 235.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK[283 236](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK[283 235.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK[283 235.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK[283 235.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK[283 235.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK[283 235.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK[283 234.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load56_d_reg/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK[283 235](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK[283 235.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK[283 235.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK[283 235.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK[283 235.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK[283 235.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK[283 235.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK[283 235.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK[283 236.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK[283 235.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK[283 234.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK[283 235.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK[283 234.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK[283 235.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK[283 234.7](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[22]/CLK[239.7 202.3](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[21]/CLK[239.7 203.6](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[31]/CLK[239.7 203.3](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[23]/CLK[239.7 203.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[22]/CLK[239.7 203.2](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[21]/CLK[239.7 203.3](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[11]/CLK[239.7 203.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[9]/CLK[239.7 203.6](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[1]/CLK[239.7 203.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[21]/CLK[239.7 203.3](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[18]/CLK[239.7 203.2](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[15]/CLK[239.7 203.1](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[22]/CLK[239.7 203.4](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[24]/CLK[239.7 203.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK[239.7 203.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK[239.7 202.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK[239.7 203.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK[239.7 202.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK[239.7 203](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK[239.7 203.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK[239.7 202.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK[239.7 203.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK[239.7 202.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK[239.7 202.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK[239.7 203.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK[239.7 202.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK[239.7 201.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK[239.7 202.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK[239.7 203.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK[239.7 203.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK[239.7 203.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK[239.7 202.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK[296.2 245.8](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK[296.2 245.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK[296.2 246.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK[296.2 246.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK[296.2 246.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK[296.5 245.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK[296.2 246.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK[296.6 244.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK[296.2 246.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK[296.2 246.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK[296.5 245.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK[296.2 246.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK[296.2 246.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK[296.2 246.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK[296.2 246](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK[296.2 245.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK[296.2 244.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK[296.2 246.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK[296.2 246.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK[296.2 246.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK[296.2 245.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK[296.2 246.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK[296.2 246.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK[296.2 246.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK[296.2 245.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK[296.2 246.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK[296.2 246.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK[296.2 246.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK[296.2 246.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK[296.2 245.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK[296.2 246.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK[296.2 246.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK[296.2 246.4](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[0]/CLK[296.2 246.3](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[1]/CLK[296.2 246.4](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[2]/CLK[296.2 246](ps)        200(ps)             
tx_core/tx_rs/cnt128_d_reg[3]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[4]/CLK[296.2 246.7](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[5]/CLK[296.3 246.5](ps)      200(ps)             
tx_core/tx_rs/cnt128_d_reg[6]/CLK[296.3 245.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK[279.7 238.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK[279.7 238.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK[279.7 234.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK[279.7 235.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK[279.7 238.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK[279.7 238.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK[279.7 235.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK[279.7 235.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK[279.7 234](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK[279.7 239.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK[279.7 235.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK[279.7 239.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK[279.7 235.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK[279.7 234.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK[279.7 234.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK[279.7 237.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK[279.7 239.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK[279.7 235.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK[279.7 240](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK[279.7 235.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK[279.7 235.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK[279.7 234](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK[279.7 237.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK[279.7 239](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK[280.4 241](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK[279.9 240.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK[281.3 241.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK[281.5 241.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK[279.7 233.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK[279.7 234](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK[279.7 234](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK[279.7 234.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK[279.7 234.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK[279.7 234.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK[279.7 234.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK[281.9 241.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK[281.7 241.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK[279.7 234.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK[279.7 240](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK[281.6 241.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK[279.7 234.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK[279.7 234.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK[279.7 240.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK[281.4 241.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK[279.7 239](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK[279.7 239.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK[279.7 240.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK[279.7 240.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[31]/CLK[322.2 269.4](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[1]/CLK[324.3 275.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[4]/CLK[321.9 269.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[6]/CLK[322.4 269.2](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[10]/CLK[322.9 272](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[11]/CLK[324 276.6](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[15]/CLK[322.9 271.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[16]/CLK[302.7 261.4](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[18]/CLK[322.5 269.4](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[22]/CLK[322.9 271.8](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[23]/CLK[321.2 269.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[25]/CLK[323.8 277.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[1]/CLK[324.3 274.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[4]/CLK[322.9 271.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[6]/CLK[322.4 269.3](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[9]/CLK[321.2 269.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[10]/CLK[322.9 272.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[15]/CLK[322.8 270.6](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[16]/CLK[307.6 265.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[22]/CLK[322.9 271.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[23]/CLK[322.5 269.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[25]/CLK[322.9 271.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[1]/CLK[324.2 275.9](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[4]/CLK[322.7 270](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[6]/CLK[322.3 269.3](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[9]/CLK[321.2 269.7](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[10]/CLK[322.9 271.9](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[16]/CLK[324.3 275.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[18]/CLK[322.6 269.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[19]/CLK[322.9 271.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[21]/CLK[322.9 271.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[23]/CLK[322.5 269.5](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[25]/CLK[323.8 277.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK[313.7 269.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK[323.1 270.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK[323.9 272.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK[322.3 269.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK[321.7 269.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK[324.2 273.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK[324.3 274.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK[323.6 270.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK[322.9 272](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK[324.1 272.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK[321.8 269.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK[323.9 276.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK[318.4 270.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK[321.8 269.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK[323.8 277.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK[322.9 271.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK[323.9 276.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK[321.8 269.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK[322.4 270](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK[323.9 272.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK[323.9 272.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK[321.2 270.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK[323.6 270.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK[324.3 273.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK[323.8 277.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK[323.9 276.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK[323.8 277](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK[323.9 272.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK[324 276.6](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK[324.2 276](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK[324.3 274.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK[322.5 269.3](ps)      200(ps)             
tx_core/tx_rs/div2_d_reg/CLK     [323.8 277](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[18]/CLK[255.1 215.1](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[4]/CLK[255.1 215.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[22]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[7]/CLK[255.1 214.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[19]/CLK[255.1 214.6](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[18]/CLK[255.1 215](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[19]/CLK[255.1 214.6](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[13]/CLK[255.1 214.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK[255.1 214.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK[255.1 214.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK[255.1 214.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK[255.1 214.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK[255.1 214.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK[255.1 215.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK[255.1 215.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK[255.1 214.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK[255.1 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK[255.1 215.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK[255.1 214.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK[255.1 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK[263.5 230.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK[263.5 216.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK[263.2 226.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK[263.3 225.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK[263.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK[263.6 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK[263.2 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK[262.7 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK[263.5 229.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK[263.6 220.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK[262.8 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK[262.7 230.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK[262.8 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK[262.7 230.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK[263.4 227.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK[262.7 230.3](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[31]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[23]/CLK[250.1 210](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[18]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[11]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[9]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[4]/CLK[250.1 210.8](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[1]/CLK[250.1 210.6](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[31]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[23]/CLK[250.1 209.2](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[14]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[11]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[9]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[4]/CLK[250.1 211.2](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK[250.1 211](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK[250.1 210.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK[250.1 210.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK[250.1 210.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK[250.1 210.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK[250.1 211.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK[250.1 210.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK[250.1 211.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK[250.1 209.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK[250.1 210](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK[250.1 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK[250.1 210](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK[250.1 211.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK[250.1 210.6](ps)      200(ps)             
tx_core/tx_rs/gclk_en_d_reg/CLK  [250.1 211.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK[250.1 211.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK[250.1 211.3](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[15]/CLK[261.4 221.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[14]/CLK[261.4 218.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[13]/CLK[261.4 223](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[14]/CLK[261.4 218.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[13]/CLK[261.4 223](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[15]/CLK[261.4 222.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[13]/CLK[261.4 222.5](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[1]/CLK[261.4 222.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK[261.4 223](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK[261.4 220.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK[261.4 223](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK[261.4 218.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK[261.4 222.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK[261.4 222.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK[261.4 222.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK[261.4 218.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK[261.4 222.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK[261.4 223](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK[261.4 223.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK[261.4 219](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK[261.4 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK[261.4 216.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK[261.4 216.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK[261.4 216.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK[261.4 216.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK[261.4 216.8](ps)      200(ps)             
tx_core/tx_rs/cur_state_clk_reg[1]/CLK[261.4 215.7](ps)      200(ps)             
tx_core/tx_rs/cur_state_clk_reg[0]/CLK[261.4 215.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK[261.4 216.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK[261.4 215.6](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK[261.4 216.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK[261.4 215.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK[261.4 215.9](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK[261.4 223](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK[261.4 221.2](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK[261.4 220](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK[261.4 223](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK[261.4 215.7](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK[261.4 223](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK[261.4 223.1](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK[339.5 290.4](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK[339.4 290.4](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK[336.3 287.5](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK[336.4 287.5](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK[339.4 290.4](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK[338.4 290.1](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK[338.3 290.1](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK[338.5 290.2](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK[344.1 292.1](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK[342.2 291.9](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK[339.5 290.5](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK[343.9 291.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK[336.6 286.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK[343.5 292](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK[339.6 290.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK[344.8 291.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK[345.3 291.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK[343.6 292](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK[338.9 290.3](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK[344.8 291.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK[339.8 290.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK[343.7 291.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK[344.9 291.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK[345.2 291.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK[339.2 290.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK[344 291.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK[336.3 287.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK[344 291.9](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK[345.1 291.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK[345.2 291.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK[343.7 291.9](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK[343.3 292](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK[341.7 291.8](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK[343.7 292.1](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK[342.9 291.9](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK[343.7 291.9](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK[343.8 291.9](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK[337 289.6](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK[336.5 287](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK[336.4 287.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK[336.7 286.1](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK[336.3 287.5](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK[336.4 287.4](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK[343.1 292](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK[336.5 286.9](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK[338 290](ps)          200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK[336.5 287.1](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK[341.8 291.8](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK[338.7 290.7](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK[339.2 290.4](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK[342.4 291.9](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK[342.6 291.9](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK[337.1 289.9](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK[338.1 290](ps)        200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK[345.2 291.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK[336.6 286.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK[336.4 287.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK[339.8 290.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK[337 289.6](ps)        200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK[338.8 290.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK[336.9 289.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK[339.3 290.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK[336.3 287.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK[339.1 290.3](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK[339.4 290.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK[339.4 290.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK[339.5 290.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK[343.6 292](ps)        200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK[344.8 292](ps)        200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK[343.5 291.9](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK[339.8 290.5](ps)      200(ps)             
tx_core/axi_master/arburst_d_reg/CLK[289.1 226.4](ps)      200(ps)             
tx_core/axi_master/arvalid_d_reg/CLK[289.1 226.4](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK[295 231](ps)          200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK[294 230.5](ps)        200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK[293.7 230.4](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK[295.1 231](ps)        200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK[293.9 230.5](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK[290.6 228.5](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK[289.6 228.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK[289.7 229.3](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK[290 228.6](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK[290 228.6](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK[289.1 228.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK[289.6 229.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK[289.6 229.4](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK[289.2 228.8](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK[289.2 228.8](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK[289.1 228.3](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK[289.1 228.3](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK[289.1 228.4](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK[290.1 228.5](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK[294.7 230.9](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK[294 230.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK[289.7 229.5](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK[289.1 226.4](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK[289.1 226.3](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK[289.1 227.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK[289.1 227.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK[289.1 226.9](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK[289.7 229.4](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK[289.1 226.5](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK[294.3 230.7](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK[294.5 230.8](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK[295 231](ps)          200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK[289.6 229.4](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK[289.5 226.3](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK[289.7 229.5](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK[289.1 227](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK[289.1 226.3](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK[289.1 228.3](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK[289.1 227](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK[289.4 229.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK[289.1 226.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK[289.1 226.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK[289.1 226.3](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK[289.9 228.6](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[0]/CLK[289.1 228.3](ps)      200(ps)             
tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK[289.3 228.4](ps)      200(ps)             
tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK[289.7 226.7](ps)      200(ps)             
tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK[289.2 228.9](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK[289.1 226.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK[289.1 227](ps)        200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK[289.1 226.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK[289.1 226.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK[289.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK[291.7 229.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK[289.1 226.9](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK[289.6 229.1](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK[289.7 229.4](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK[294 230.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK[294.9 231](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK[294.2 230.7](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK[289.1 223.2](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK[289.1 228.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK[289.1 226.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK[294.2 230.7](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[8]/CLK[249 207.3](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[17]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[8]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[7]/CLK[249 207.1](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[3]/CLK[249.1 207.3](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[2]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[29]/CLK[249 207.3](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[17]/CLK[249.1 207.3](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[8]/CLK[249 207.1](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[28]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[28]/CLK[248.3 206.9](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[29]/CLK[248.5 207](ps)        200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK[247.1 206](ps)        200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK[247.9 206.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK[247.9 206.6](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK[247.9 206.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK[249 207.3](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK[249.1 207.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK[249 207.2](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK[249 207.2](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK[249 207.2](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK[249 207.2](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK[249.1 207.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK[249.1 207.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK[249 207.2](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK[249 207.1](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK[248.6 207](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK[249 207.1](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK[248.6 207](ps)        200(ps)             
tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK[249.1 207.3](ps)      200(ps)             
tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK[249 207.2](ps)        200(ps)             
tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK[249 207.3](ps)        200(ps)             
tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK[247.9 206.6](ps)      200(ps)             
tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK[247.9 206.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[29]/CLK[274.8 230.8](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[30]/CLK[274.4 230.9](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[29]/CLK[274.4 230.9](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[28]/CLK[274.5 230.9](ps)      200(ps)             
tx_core/axi_master/cur_chstate_1_reg[1]/CLK[272.7 219.1](ps)      200(ps)             
tx_core/axi_master/cur_chstate_1_reg[0]/CLK[272.5 219](ps)        200(ps)             
tx_core/axi_master/arid_d_reg[1]/CLK[272.4 218.9](ps)      200(ps)             
tx_core/axi_master/arid_d_reg[0]/CLK[272.5 219](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK[273 219.1](ps)        200(ps)             
tx_core/axi_master/cur_chstate_0_reg[1]/CLK[273 219.3](ps)        200(ps)             
tx_core/axi_master/cur_chstate_0_reg[0]/CLK[274.2 220.7](ps)      200(ps)             
tx_core/axi_master/ch_gnt_d_reg[1]/CLK[272.4 219](ps)        200(ps)             
tx_core/axi_master/ch_gnt_2d_reg[1]/CLK[272.4 219](ps)        200(ps)             
tx_core/axi_master/cur_state_reg[0]/CLK[274.2 222.5](ps)      200(ps)             
tx_core/axi_master/cur_state_reg[1]/CLK[270.8 216.8](ps)      200(ps)             
tx_core/axi_master/ch_gnt_2d_reg[2]/CLK[272.4 218.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[2]/CLK[275.4 229.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[26]/CLK[275 230.8](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[28]/CLK[275.2 230.4](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[30]/CLK[274.2 220.7](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[2]/CLK[275 230.8](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[30]/CLK[274.9 230.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[2]/CLK[274.9 230.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[30]/CLK[273.8 220.1](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK[275.4 228.6](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK[275.4 229.6](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK[275.2 227.1](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK[275.4 228](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK[274.5 230.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK[274.5 230.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK[272.5 219](ps)        200(ps)             
tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK[274.9 225.4](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK[267.1 212.8](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK[267.2 212.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK[272.6 219.1](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK[272.6 218.6](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK[275 230.7](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK[274.6 230.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK[267.1 212.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK[267.1 212.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK[258.4 206.1](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK[267.1 212.8](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK[267.1 212.8](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK[267.1 212.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK[267.2 212.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK[267.2 212.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK[267.1 212.9](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK[274.9 225.3](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK[267 212.8](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK[266.8 212.6](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK[267 212.8](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK[266.9 212.7](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK[268.3 214.3](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK[261.9 208.8](ps)      200(ps)             
tx_core/axi_master/ch_gnt_d_reg[2]/CLK[240.8 190.6](ps)      200(ps)             
tx_core/axi_master/ch_gnt_d_reg[0]/CLK[240.8 190.9](ps)      200(ps)             
tx_core/axi_master/ch_gnt_2d_reg[0]/CLK[240.8 190.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK[248.1 196.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK[240.8 192.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK[240.8 191.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK[240.8 192.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK[240.8 192.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK[245.7 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK[240.8 192.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK[240.8 192.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK[240.8 189.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK[240.8 192.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK[240.8 192.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK[243.5 196.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK[240.8 191.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK[240.8 192.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK[240.8 191.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK[248.6 196.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK[240.8 192.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK[245.7 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK[244.9 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK[248.4 196.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK[240.8 192.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK[245.6 196.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK[248.8 196.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK[240.8 195.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK[245.7 196.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK[240.8 191.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK[240.8 191.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK[240.8 193](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK[240.8 192.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK[240.8 192.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK[240.8 192.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK[246.9 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK[240.8 192.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK[245.8 196.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK[247.2 196.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK[247 196.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK[247.8 196.5](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK[240.8 195.5](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK[240.8 191.6](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK[240.8 190.1](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK[240.8 190.2](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK[249 196.1](ps)        200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK[248.9 196.1](ps)      200(ps)             
tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK[248.9 196.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK[262.1 217](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK[262.2 217.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK[267.7 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK[254.3 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK[267 223.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK[267.7 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK[254.1 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK[262.2 217.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK[254.5 208.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK[254.3 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK[254.1 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK[254 208.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK[254 208.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK[254.3 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK[267.6 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK[254.1 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK[267.7 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK[254.6 208](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK[254.3 208.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK[254.2 208.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK[267 223.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK[267.6 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK[267.3 223.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK[262.2 217.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK[266.7 223.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK[266.3 222.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK[266.3 223](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK[267.5 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK[262 216.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK[263.3 218.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK[265.1 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK[261.7 216.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK[267.6 223.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK[266 222.8](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK[276.2 228](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK[275.3 228](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK[276.1 228.1](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK[275.4 228.1](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK[276.2 228](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK[276.1 228.1](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK[273.4 227](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK[270.1 221.9](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK[273.9 227.3](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK[273.3 227](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK[264.5 215.8](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK[273.4 227](ps)        200(ps)             
tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK[276.2 228.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK[275.8 228.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK[276 228.2](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK[276 228.2](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK[276.2 228.2](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK[267.3 218.5](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK[268.1 219.3](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK[276.4 228.2](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK[255.1 211.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK[275 227.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK[267.3 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK[276 228.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK[275.7 228.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK[275.6 228](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK[275.9 228.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK[274.9 227.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK[273.6 227.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK[267.3 218.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK[276 228.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK[274.6 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK[275.5 228](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK[275.3 228](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK[274.5 227.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK[274 227.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK[267.3 218.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK[274.1 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK[272.5 225.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK[276.4 228.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK[276.4 228.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK[276.2 228.2](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK[274.5 227.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK[274.6 227.7](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK[276.4 228.2](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK[289.1 250.2](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK[289.1 250.3](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK[289 250.6](ps)        200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK[288.6 251.3](ps)      200(ps)             
tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK[288.4 251.5](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK[288.7 248.2](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK[290 246.6](ps)        200(ps)             
tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK[288.7 248.2](ps)      200(ps)             
tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK[288.9 247.9](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK[288.6 251.3](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK[288.6 251.3](ps)      200(ps)             
tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK[288.4 251.5](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK[289.5 247.2](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK[289 250.8](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK[288.8 251.1](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK[288.6 251.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK[288.5 251.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK[289.2 247.6](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK[288.7 248.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK[290.3 246.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK[288.4 251.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK[288.4 251.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK[289 247.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK[290.1 247.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK[290.3 246.1](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK[289.3 248.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK[291 242.1](ps)        200(ps)             
tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK[290.2 246.3](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK[288.7 248.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK[288.7 248.2](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK[289.9 246.8](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK[290.2 246.3](ps)      200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK[290.4 246](ps)        200(ps)             
tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK[290.2 246.3](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK[289.3 247.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK[288.4 251.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK[288.5 251.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK[288.8 251.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK[288.6 251.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK[288.5 251.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK[288.6 251.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK[289 250.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK[288.7 251.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK[288.7 251.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK[288.4 251.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK[289.2 249.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK[288.9 250.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK[288.7 251.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK[289.1 250.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK[288.4 251.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK[288.6 251.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK[288.5 251.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK[288.9 251](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[26]/CLK[251.4 211.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[25]/CLK[251.6 216.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[12]/CLK[250.3 218.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[6]/CLK[246.2 221.7](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[26]/CLK[251.3 211.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[12]/CLK[251.8 215.6](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[6]/CLK[248.1 220.8](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[26]/CLK[245 222.1](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[6]/CLK[245.6 222](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK[245 222.1](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK[252.5 213.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK[245.6 222](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK[250.3 218.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK[252.2 214.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK[252.6 213.9](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK[245.4 222](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK[251.3 211.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK[251.8 215.6](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK[245 222.1](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK[251.9 215.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK[249.3 220](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK[251 217.9](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK[251.8 215.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK[252.4 213](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK[248.4 208.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK[251.4 211.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK[251.8 212.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK[245.9 221.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK[245.9 221.8](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK[247.4 221.2](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK[246.2 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK[266.4 224.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK[278 233](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK[264.7 225.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK[277.9 233](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK[277 233.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/load16_d_reg/CLK[264.3 225.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load24_d_reg/CLK[266.4 226](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK[277.3 233.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK[266.3 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK[268 227.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK[266.1 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK[277.3 233.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK[277 233.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK[264.6 225.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK[264.9 225.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK[266.1 225.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK[278 233](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK[266.2 225.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK[266.1 227.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK[277.3 233.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK[278 233](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK[271.1 229.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK[277.4 233.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK[277.7 233.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK[277.8 233](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK[277.5 233.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK[273.6 231.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK[266.2 225.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK[266.4 226.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK[269.4 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK[274.6 232.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK[268.2 227.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK[268 227.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK[264.9 225.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK[268.1 226.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK[270.3 228.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK[268 227.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK[267.5 225.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK[268.1 226.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK[268 226.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK[246.4 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK[246.3 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK[246.4 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK[246.3 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK[246.2 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load40_d_reg/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load48_d_reg/CLK[246.3 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load64_d_reg/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK[246.2 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK[246.1 200.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK[242.7 199](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK[242.9 199.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK[249.4 207.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK[249.3 207.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK[249.3 207.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK[242.6 198.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK[249.5 207.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK[243.2 200.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK[247.4 207.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK[248 207.4](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK[241.4 199](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK[242.6 198.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK[249.4 207.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK[249.2 207.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK[249.5 207.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK[243.2 200.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK[249.1 207.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK[248.4 207.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK[244.7 202.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK[244.3 201.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK[244.6 202.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK[244.6 202.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK[246.3 205.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK[244.6 202.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK[246.1 204.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK[243.2 200.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK[242.3 198.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK[246.3 205.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK[243 199.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK[241.8 198.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK[244.7 202.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK[242 198.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK[243.2 200.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK[248.8 207.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK[248.4 207.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK[245.5 203.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK[243.2 200.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK[244.7 202.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK[244.6 202.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK[248.4 207.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK[246.5 205.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK[243.2 200.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK[246.7 206.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK[246.6 206.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK[244.5 201.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK[244.3 201.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK[244.7 202.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK[243.2 200.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK[244.6 202.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK[249.1 207.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK[247.3 207](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK[207.9 186.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK[208.1 186.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK[208 186.8](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK[208.5 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK[207.9 186.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK[207.9 186.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK[207.9 186.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK[208.5 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK[207.9 186.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK[208.2 187](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK[207.9 186.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK[208.4 186.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK[208.5 186.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK[207.9 186.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK[207.9 186.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK[208.2 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK[207.9 186.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK[207.9 186.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK[208.4 187.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK[208.4 187](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK[208.3 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK[208.6 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK[208.5 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK[208.4 186.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK[207.9 186.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK[279.1 232.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK[277.2 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK[281.6 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK[277.2 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK[282.1 229.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK[281.6 231.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK[281.6 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK[282.1 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK[282.1 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK[282.1 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK[282.1 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK[281.9 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK[281.6 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK[282.1 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK[281.6 231.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK[282.1 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK[279.9 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK[281.6 231.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK[281.3 231.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK[281.5 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK[281.5 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK[281.6 231.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK[281.5 231.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK[281.5 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK[266.3 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK[277.1 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK[265.6 220.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK[281.9 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK[266 221.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK[266.5 222](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK[273 229.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK[266.8 222.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK[273.3 230](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK[266.9 222.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK[266.6 222.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK[267 222.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK[267 222.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK[273.3 230](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK[267 222.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK[273.3 230](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK[277.2 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK[266.9 222.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK[273.9 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK[267.7 223.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK[281.8 230.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK[266.4 221.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK[273.3 230](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK[266.5 221.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK[266.9 222.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK[266.9 222.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK[281.4 231.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK[278.1 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK[280.8 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK[273 229.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK[266.3 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK[268.7 224.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK[281.6 231](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK[271.4 227.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK[272.9 229.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK[266.7 222.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK[282 230.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK[264.5 215](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK[275.7 231.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK[274.7 230](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK[272.2 226.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK[278.3 229.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK[269.1 221.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK[272.1 226.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK[272.1 226.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK[268.8 220.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK[269 221](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK[278.2 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK[269.8 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK[269.1 221.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK[272.2 226.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK[278.4 229.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK[278.3 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK[278.3 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK[278.3 228.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK[278.3 228.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK[278.3 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK[278.3 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK[278.2 228.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK[269 221.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK[269 221.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK[268.8 220.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK[269 222](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK[272.2 226.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK[269.1 221.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK[272.2 226.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK[273.8 229.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK[277.2 231.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK[272.2 226.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK[278 231](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK[273.3 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK[272 225.4](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK[278.3 229.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK[278.2 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK[269 222](ps)          200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK[278.3 229.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK[276.8 231.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK[278.3 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK[275.5 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK[278.3 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK[272.9 227.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK[278.4 229](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK[278.2 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK[269.1 221.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK[269.1 221.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK[278.2 228.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK[269.1 221.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK[272.2 226.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK[275.8 230.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK[276 230.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK[268.8 220.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK[268.9 220.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK[272.2 226.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK[275.8 230.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK[268.8 220.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK[269.1 221.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK[269.1 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK[278.2 228.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK[278.2 228.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK[278.3 228.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK[278.4 229.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK[276.7 232.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK[275.9 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK[277.2 232.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK[285.8 242.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK[285.5 242.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK[279.3 233.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK[285.4 242.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK[275.4 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK[278.1 233](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK[292.9 248.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK[287.8 244.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK[285.5 242.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK[292.9 248.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK[284.6 241.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK[292.5 248.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK[284.7 241.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK[276.5 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK[279.7 236.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK[292.9 248.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK[285.4 242.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK[285.2 242.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK[286.6 243.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK[292.1 247.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK[292.7 248.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK[292.6 248.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK[292.8 248.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK[292.8 248.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK[292.3 247.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK[292.7 248.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK[292.9 248.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/load32_d_reg/CLK[277.2 232.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK[280.4 237.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK[276.2 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK[276.1 232.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK[279.1 237.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK[284.4 241.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK[282.6 239.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK[284.6 241.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK[275.4 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK[285.4 242.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK[285.1 242.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK[276.7 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK[276.5 232.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK[285.5 242.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK[275.4 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK[275.4 232.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK[278.7 232.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK[284.9 241.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK[279.6 236.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK[287 243.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK[275.5 232.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK[292.8 248.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK[275.4 232.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK[285.4 242.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK[275.4 232.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK[275.4 232.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK[258.4 213.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK[261.6 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK[263.6 215.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK[263.1 219](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK[263.7 216.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK[263.6 215.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK[258.4 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK[263.6 215.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK[263.6 215.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK[261 216.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK[261.7 218.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK[261.9 219.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK[261.7 218.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK[263.7 217](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK[261.7 218.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK[259.2 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK[258.1 212.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK[261.6 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK[262.8 219.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK[263.4 218.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK[263.7 217.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK[262.8 219.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK[263.2 218.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK[263.6 217.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK[263.6 217.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK[263.1 219](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK[263.7 216.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK[263.6 218](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK[259.2 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK[263.6 216.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK[261.8 218.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK[261.5 218.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK[259.2 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK[258.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK[261.6 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK[259.7 214.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK[262.2 219.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK[263.6 215.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK[261.7 218.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK[258.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK[261 216.9](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK[263.6 216.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK[263.6 218.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK[258.4 213.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK[258.4 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK[258.4 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK[258.3 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK[258.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK[258.4 213.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK[262.7 219.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK[258.4 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK[258.4 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK[258.4 213.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK[261.7 218.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK[259.2 214.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK[258.3 213.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK[261.6 218.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK[261.6 218.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK[270 222.5](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK[270 222.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK[269.4 221.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK[270.5 223.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK[265.9 220.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK[270.3 223.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK[268.8 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK[270.9 224.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK[270.1 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK[263.4 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK[263.7 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK[263.7 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK[269.8 222.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK[269.7 221.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK[264.2 221.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK[270.3 223.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK[269.1 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK[270.9 224.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK[263.5 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK[263.9 220.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK[263.6 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK[270.7 224.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK[269 220.2](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK[270.8 224.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK[268.5 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK[270.9 224.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK[263.4 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK[269.5 221.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK[264.2 221.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK[270 222.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK[269.7 221.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK[269.4 221.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK[270.9 224.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK[270.1 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK[263.9 220.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK[263.8 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK[263.4 220](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK[270.9 224.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK[263.4 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK[268.5 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK[267.6 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK[268.6 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK[269.1 220.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK[268.6 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK[269.4 221.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK[268.5 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK[268.9 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK[268.6 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK[269.3 221.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK[269.2 220.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK[269.6 221.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK[269.7 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK[269.1 220.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK[269.3 220.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK[269.2 220.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK[269.1 220.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK[269 220.1](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK[269.6 221.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK[269.7 221.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK[269 220.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK[269.7 221.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK[263.2 213.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK[263.2 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK[263.2 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK[263.2 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK[263.2 217.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK[263.2 216.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK[263.2 216.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK[263.2 217](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK[263.2 218.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK[263.2 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK[263.2 218.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK[263.2 215.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK[263.2 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK[263.2 218.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK[263.2 216.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK[263.2 218.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK[263.2 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK[263.2 214.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK[263.2 218.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK[263.2 218.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK[263.2 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK[263.2 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK[263.2 215.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK[263.2 217.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK[263.2 218.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK[263.2 217.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK[263.2 214.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK[263.2 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK[263.2 212.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK[263.2 216.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK[263.2 213.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK[263.2 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK[263.3 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK[263.6 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK[263.2 215.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK[263.2 215.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK[263.2 213.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK[263.2 215.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK[263.2 215.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK[263.6 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK[263.2 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK[263.2 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK[263.2 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK[263.7 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK[263.2 216.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK[263.2 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK[263.2 215.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK[263.2 215.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK[263.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK[263.2 217.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK[263.2 217.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK[263.7 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK[263.2 216.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[30]/CLK[264.6 218.6](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[2]/CLK[264.2 217.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[2]/CLK[264.6 218.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK[264 217.7](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK[264.5 217.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK[264.5 217.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK[264.4 217.7](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK[264.6 218.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK[264.6 217.8](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK[264.5 217.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK[264.6 218.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK[263.8 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK[264 217.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK[264.6 218.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK[263.7 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK[264.1 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK[264 217.7](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK[263.8 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK[264.6 218.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK[264.6 218.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK[263.7 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK[264.4 217.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK[263.7 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK[264.6 218](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK[264.6 218](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK[264.5 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK[264.6 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK[264.6 218.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK[264.3 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK[263.7 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK[264.1 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK[264 217.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK[263.2 220](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK[264.1 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK[260.5 219.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK[264 217.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK[264 217.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK[264.3 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK[264.3 219.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK[264.1 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK[262.9 220.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK[264.5 218.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK[264.2 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK[264.6 217.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK[264.4 217.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK[264.6 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK[264.6 218](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK[264.6 218.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK[264.5 217.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK[259.5 205.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK[259.5 205.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK[259.5 205.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK[259.5 205.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK[259.5 205.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK[259.6 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK[267 219.8](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK[259.5 205.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK[261.8 215.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK[259.5 205.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK[263.3 217.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK[259.5 205.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK[267 219.8](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK[259.5 205.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK[269.4 220.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK[266.8 219.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK[267 219.8](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK[272 219.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK[259.5 210.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK[259.6 212.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK[259.5 210.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK[269.6 220.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK[271.4 219.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK[271.1 220.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK[259.5 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK[271.6 219.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK[269.6 220.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK[271.8 219.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK[270.7 220.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK[259.5 205.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK[259.5 211.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK[268.2 220.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK[267 219.8](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK[272 219.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK[269.6 220.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK[259.5 211.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK[271.9 219.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK[267.1 219.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK[272 219.1](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK[259.5 211.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK[271.9 219.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK[259.5 211.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK[265.2 219](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK[259.5 211.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK[259.5 210](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK[271.4 219.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK[259.5 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK[269.7 220.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK[270.9 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK[259.5 211.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK[269.9 220.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK[259.5 210.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK[269.6 220.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK[259.5 205.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK[259.5 211.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK[267.2 220.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK[259.5 211.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK[279.4 232.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK[274.7 232.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK[279.3 233.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK[278.2 233.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK[270.8 220.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK[269.9 227.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK[279.2 233.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK[269.9 219](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK[278.8 233.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK[270.1 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK[278.8 233.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK[278 233.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK[279.5 232.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK[273.4 231.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK[270.6 224.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK[273.3 231.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK[270.2 223.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK[269.9 225.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK[278 233.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK[277.9 233.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK[278.5 233.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK[269.9 225.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK[277.4 233.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK[269.9 225.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK[270.1 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK[271.1 229.2](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK[270 227.6](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK[270.2 223.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK[279.1 233.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK[279.5 232.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK[269.9 225.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK[269.9 225.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK[269.9 225.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK[279.3 233.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK[269.9 224.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK[277.9 233.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK[277.9 233.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK[269.9 225.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK[269.9 225.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK[269.9 225.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK[270.2 227.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK[270.2 227.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK[278 233.3](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK[270.1 227.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK[270.1 223.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK[278.9 233.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK[279.5 232.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK[279.5 232.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK[269.9 225.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK[269.9 225.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK[269.9 225.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK[269.9 224.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK[277.6 233.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK[277.8 233.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK[269.9 225.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK[269.9 225.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK[279.5 232.8](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[0]/CLK[272.5 230.4](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[1]/CLK[276.1 233.1](ps)      200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[2]/CLK[277 233.5](ps)        200(ps)             
tx_core/dma_reg_tx/r_ptr_reg[3]/CLK[277.4 233.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[16]/CLK[270.3 216.3](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK[270.3 222](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK[270.3 216.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK[270.3 213.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK[270.3 216.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK[270.3 216.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK[270.3 213.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK[270.3 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK[270.3 222.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK[270.3 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK[270.3 213.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK[270.3 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK[270.3 221.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK[270.3 213.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK[270.3 216.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK[270.3 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK[270.3 213.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK[270.3 222](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK[270.3 219](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK[270.3 222.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK[270.3 219.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK[270.3 213.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK[270.3 222.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK[270.4 221](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK[270.4 221.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK[270.3 221.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK[270.3 222.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK[270.3 222.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK[270.3 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK[270.3 213.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK[270.3 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK[270.3 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK[270.3 215.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK[270.3 221.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK[270.3 214.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK[270.3 213.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK[270.3 222.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK[270.3 213.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK[270.4 213.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK[270.3 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK[270.4 221.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK[270.3 218.1](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[4]/CLK[270.3 221.9](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[3]/CLK[270.3 221.9](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[1]/CLK[270.3 216.2](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[0]/CLK[270.3 216.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK[270.3 216.7](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK[270.3 217.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK[270.3 217](ps)        200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK[270.3 217.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK[270.3 217.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK[270.3 216.4](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK[270.3 216.5](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK[270.3 214.9](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK[270.3 215.3](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK[270.3 217.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK[270.3 217.1](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK[270.3 216.9](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK[270.3 216.5](ps)      200(ps)             
tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK[270.3 216.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[28]/CLK[216.2 190.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[7]/CLK[216.2 190.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[16]/CLK[215 190.5](ps)        200(ps)             
tx_core/axi_master/link_datain_2_d_reg[30]/CLK[213.6 190.7](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[28]/CLK[213.6 190.5](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[16]/CLK[216.2 190.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[12]/CLK[215 190.5](ps)        200(ps)             
tx_core/axi_master/cur_chstate_2_reg[1]/CLK[213.8 190.6](ps)      200(ps)             
tx_core/axi_master/cur_chstate_2_reg[0]/CLK[213.9 190.6](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK[213.9 190.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK[213.6 191](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK[216.3 190.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK[216.2 190.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK[216.4 190.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK[213.6 190.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK[216.4 190.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK[216.2 190.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK[213.6 190.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK[215 190.8](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK[213.7 190.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK[215.1 190.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK[215.9 190.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK[213.6 190.6](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK[213.6 190.8](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK[214.8 190.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK[214.8 190.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK[215 190.6](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK[214.9 190.6](ps)      200(ps)             
tx_core/dma_reg_tx/depth_left_reg[2]/CLK[216.4 190.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK[274.1 222.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK[274.1 222.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK[274.1 222.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK[274.1 220.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK[274.1 218.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK[274.1 223.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK[274.1 223.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK[274.1 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK[274.1 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK[274.1 223.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK[274.1 222.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK[274.1 223.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK[274.1 221.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK[274.1 218.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK[274.1 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK[274.1 218.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK[274.1 223.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK[274.1 220.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK[274.1 220.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK[274.1 218.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK[274.1 222.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK[274.1 223.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK[274.1 217.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK[274.1 223](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK[274.1 218.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK[274.1 223.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK[274.1 218](ps)        200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK[274.1 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK[274.1 220.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK[274.1 220.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK[274.1 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK[274.1 222.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK[274.1 220.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK[274.1 223.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK[274.1 218.1](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK[274.1 220.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK[274.1 217.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK[274.1 223.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK[274.1 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK[274.1 219.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK[274.1 222.6](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK[274.1 220.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK[274.1 220.9](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK[274.1 223.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK[274.1 218.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK[274.1 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK[274.1 218.4](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK[274.1 218.5](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK[274.1 223.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK[274.1 220.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK[274.1 220.8](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK[274.1 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK[274.1 220.3](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK[274.1 222.7](ps)      200(ps)             
tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK[274.1 222.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK[274.1 222.8](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[27]/CLK[283.6 236.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[31]/CLK[284.9 239.8](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[31]/CLK[286.8 240.5](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[0]/CLK[285.5 242.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[3]/CLK[285.8 240.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[5]/CLK[284.9 239.8](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[12]/CLK[285.7 241.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[13]/CLK[283.4 238](ps)        200(ps)             
tx_core/axi_master/haddr1_d_reg[14]/CLK[283.6 236.7](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[20]/CLK[283.6 237.4](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[21]/CLK[283.4 237.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[24]/CLK[283.4 237.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[27]/CLK[286.2 241.4](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[0]/CLK[285.2 242.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[3]/CLK[282.7 236.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[7]/CLK[285.7 241.9](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[11]/CLK[284.6 242.9](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[12]/CLK[285.1 242.6](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[13]/CLK[285.7 241.9](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[14]/CLK[283.7 238.2](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[17]/CLK[284.9 239.8](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[20]/CLK[285.2 242.5](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[21]/CLK[284.8 242.9](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[24]/CLK[287.3 240.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[27]/CLK[285.7 242](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[0]/CLK[286.8 240.3](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[3]/CLK[283.7 238.1](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[5]/CLK[284.9 239.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[7]/CLK[285.8 241.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[11]/CLK[284.5 243](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[12]/CLK[284.5 243](ps)        200(ps)             
tx_core/axi_master/haddr2_d_reg[14]/CLK[284.1 238.3](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[20]/CLK[284.9 242.7](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[27]/CLK[286.7 240.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK[287.5 239](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK[284.9 239.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK[286.7 240.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK[287.3 239.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK[281.7 234.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK[284.7 242.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK[286 241.6](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK[287.2 240](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK[287 240.2](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK[287.5 238.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK[287.4 239.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK[283.5 237.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK[287.2 240](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK[283.6 236.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK[283.4 235.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK[283.4 235.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK[283.6 236.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK[283.5 235.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK[283.4 235.3](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[19]/CLK[215.9 196.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[10]/CLK[216.4 197](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[27]/CLK[217 197.5](ps)        200(ps)             
tx_core/axi_master/link_datain_1_d_reg[25]/CLK[216.2 196.8](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[15]/CLK[215.7 196.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[10]/CLK[216.3 196.9](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[0]/CLK[215.9 196.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[27]/CLK[217.1 197.6](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[10]/CLK[217 197.5](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK[215.9 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK[216.6 197.1](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK[215.9 196.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK[215.8 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK[216.9 197.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK[215.9 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK[215.9 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK[216.9 197.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK[215.9 196.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK[216.9 197.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK[216.8 197.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK[215.9 196.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK[217.1 197.6](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK[215.7 196.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK[216.9 197.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK[216.9 197.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK[215.9 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK[216.8 197.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK[215.8 196.4](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK[280 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK[278.9 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK[278.9 226.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK[278.9 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK[279.8 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK[280.1 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK[280.9 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK[277.8 227.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK[280 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK[280.8 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK[279.3 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK[280.9 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK[280.9 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK[280.3 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK[279.7 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK[280.1 226.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK[280.1 226.8](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK[281 226.8](ps)        200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK[280 226.8](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK[280.9 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK[280.7 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK[281 226.8](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[0]/CLK[280.6 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[4]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[6]/CLK[281 226.8](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[9]/CLK[279.8 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[10]/CLK[280 226.8](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[11]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[12]/CLK[280.9 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[13]/CLK[280.9 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[14]/CLK[278.9 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[15]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[23]/CLK[281.2 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[24]/CLK[279.8 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[25]/CLK[279.9 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[28]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[29]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[30]/CLK[281.1 226.8](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[8]/CLK[304.2 243.9](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[17]/CLK[303.2 240.7](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[8]/CLK[304.3 243.8](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[17]/CLK[304.2 243.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK[302.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK[302.9 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK[303.7 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK[304.3 243.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK[304.3 243.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK[302.9 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK[304.3 243.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK[303 240.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK[303.7 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK[303.2 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK[303.9 242.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK[303.9 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK[303.9 242.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK[303.5 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK[304.2 243.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK[303.3 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK[303.1 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK[303.2 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK[304 242.3](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK[303 240.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK[303.2 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK[303.1 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK[303.7 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK[303.1 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK[303.7 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK[302.9 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK[304.4 243.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK[303.2 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK[303 240.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK[303.8 240.7](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK[303.9 242.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK[304 240.8](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK[304 242.1](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK[303.9 242.7](ps)      200(ps)             
tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK[304 241.9](ps)        200(ps)             
tx_core/axi_slave/awready_d_reg/CLK[304 241.2](ps)        200(ps)             
tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK[304.4 242.8](ps)      200(ps)             
tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK[304.4 243.2](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[10]/CLK[300.5 240.7](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[11]/CLK[300.5 240.7](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[12]/CLK[300.5 240.7](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[13]/CLK[304.3 243.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[14]/CLK[304.3 243.9](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[17]/CLK[304.4 243.7](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[18]/CLK[304.4 243.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[21]/CLK[304.2 244.1](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[22]/CLK[304.2 244.2](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[23]/CLK[304.4 243](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[24]/CLK[304.4 243.2](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[27]/CLK[304.4 242.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[28]/CLK[304.2 240.8](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[29]/CLK[301.3 240.7](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[30]/CLK[302.9 240.7](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[31]/CLK[303 240.7](ps)        200(ps)             
tx_core/axi_slave/wready_d_reg/CLK[304.3 241.5](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK[303.9 242.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK[304 241.6](ps)        200(ps)             
tx_core/tx_rs/bvalid_reg[5]/CLK  [304.2 244.1](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK[304.2 244.1](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[31]/CLK[303.9 242.7](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[16]/CLK[303.9 242.7](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[19]/CLK[303.9 242.7](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[27]/CLK[304.2 244.2](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK[274.9 225.5](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK[275.8 225.5](ps)      200(ps)             
tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK[276.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK[275.5 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK[275.5 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK[275.7 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK[275.6 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK[275.5 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK[276 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK[276.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK[276.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK[275.8 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK[275.9 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK[274.9 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK[275.9 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK[275.9 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK[274.9 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK[276.1 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK[275.7 225.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK[275.4 225.5](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK[276.2 225.5](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK[276.2 225.5](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK[275.7 225.5](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK[275 225.5](ps)        200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK[276.2 225.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK[276.2 225.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK[274.9 225.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK[275.3 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK[275.3 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK[275.8 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK[275.5 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK[275.2 225.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[22]/CLK[275 225.5](ps)        200(ps)             
tx_core/tx_rs/crc_tx_d_reg[26]/CLK[275.1 225.5](ps)      200(ps)             
tx_core/axi_master/dch_cur_state_reg[0]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK[284.7 225.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK[284.3 225.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK[284.7 225.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK[285.1 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK[285.6 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK[285.6 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK[285.4 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK[282.4 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK[285.1 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK[285.1 225.6](ps)      200(ps)             
tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK[285.4 225.6](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[1]/CLK[283.3 225.6](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[2]/CLK[285.4 225.6](ps)      200(ps)             
tx_core/tx_rs/cnt2_d_reg/CLK     [283.3 225.6](ps)      200(ps)             
tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK[283.3 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[0]/CLK[283.3 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[1]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[2]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[6]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[9]/CLK[280.9 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[11]/CLK[281.4 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[12]/CLK[281.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[13]/CLK[281.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[14]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[15]/CLK[281.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[17]/CLK[281.8 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[19]/CLK[280.9 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[20]/CLK[281.9 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[21]/CLK[281 225.6](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[22]/CLK[283 225.6](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[23]/CLK[281.3 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[24]/CLK[283.3 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[25]/CLK[282.3 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[27]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[28]/CLK[282.8 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[29]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[30]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[31]/CLK[283.2 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK[281.2 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK[284.3 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK[284.3 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK[283 225.6](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK[281.4 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK[281.2 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK[281.4 225.6](ps)      200(ps)             
tx_core/tx_rs/cur_state_reg[3]/CLK[285.4 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK[281.9 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK[281.9 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK[284.5 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK[281.3 225.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK[285.5 225.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK[281.7 222.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK[281.4 222.5](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[6]/CLK  [281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[0]/CLK  [278 222.5](ps)        200(ps)             
tx_core/tx_rs/bvalid_reg[3]/CLK  [280.9 222.5](ps)      200(ps)             
tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[3]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK[281.4 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK[278.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK[279.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK[278.7 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK[281.4 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK[278.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK[278.5 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK[278.7 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK[281 222.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK[281 222.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK[278.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK[278 222.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK[280.9 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK[281 222.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK[278 222.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK[278.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK[280.7 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK[281 222.5](ps)        200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK[278.4 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK[278.5 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK[278.7 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK[278.5 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK[280.7 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK[278.1 222.5](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[1]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[2]/CLK[281.1 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[3]/CLK[280.8 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[5]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[7]/CLK[281.4 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[8]/CLK[280.9 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[17]/CLK[281.5 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[18]/CLK[278.7 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[20]/CLK[281.6 222.5](ps)      200(ps)             
tx_core/tx_rs/crc_tx_d_reg[21]/CLK[278.8 222.5](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[24]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[24]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[5]/CLK[253.9 212.3](ps)      200(ps)             
tx_core/axi_master/haddr1_d_reg[29]/CLK[253.9 212.2](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[5]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[8]/CLK[254 212.8](ps)        200(ps)             
tx_core/axi_master/haddr0_d_reg[26]/CLK[254.2 212.1](ps)      200(ps)             
tx_core/axi_master/haddr0_d_reg[29]/CLK[253.9 209.3](ps)      200(ps)             
tx_core/axi_master/haddr2_d_reg[26]/CLK[253.9 212.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK[254.1 213.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK[254.7 210.8](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK[254.2 213.9](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK[254.2 214.2](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK[254.2 213.6](ps)      200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK[254 212.7](ps)        200(ps)             
tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK[254.3 211.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK[253.9 212.7](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK[253.9 212.5](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK[253.9 212.6](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK[254.3 208.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK[253.9 209.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK[253.9 208.8](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK[254.1 208.5](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK[254.2 214.4](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK[253.9 214.6](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK[254.5 207.7](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK[254.9 209.2](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[4]/CLK[254.1 208.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[5]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[6]/CLK[254.2 208.4](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[7]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[8]/CLK[254 208.7](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[9]/CLK[254 214.6](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[15]/CLK[253.9 214.4](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[16]/CLK[253.9 214.4](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[19]/CLK[253.9 214.5](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[20]/CLK[253.9 214.4](ps)      200(ps)             
tx_core/axi_slave/burst_addr_d_reg[25]/CLK[254 214.6](ps)        200(ps)             
tx_core/axi_slave/burst_addr_d_reg[26]/CLK[253.9 214.6](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[1]/CLK  [253.9 214.3](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[2]/CLK  [253.9 214.3](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[4]/CLK  [253.9 214.6](ps)      200(ps)             
tx_core/tx_rs/bvalid_reg[7]/CLK  [254.4 205.4](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[4]/CLK[253.9 214.4](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[5]/CLK[253.9 214.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[7]/CLK[253.9 214.3](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[8]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[16]/CLK[253.9 209.2](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK[253.9 214.4](ps)      200(ps)             
tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK[253.9 214.6](ps)      200(ps)             
tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK[254.4 205.3](ps)      200(ps)             
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK[254.1 208.5](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[24]/CLK[210.4 191.9](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[20]/CLK[210.6 192.2](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[5]/CLK[210.7 192.4](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[25]/CLK[210.3 192.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[19]/CLK[210.2 192.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[7]/CLK[209.9 191.8](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK[209.6 190.9](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK[210.5 192.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK[210.4 192.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK[210.2 192.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK[209.9 192](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK[209.9 191.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK[210.1 192.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK[209.9 191.9](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK[210.5 192.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK[210.6 192.4](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK[210.6 192.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK[210.5 192.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK[210 191.9](ps)        200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK[210.5 192.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK[210.3 192.2](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK[210.6 192.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK[210.5 192.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK[209.8 191.9](ps)      200(ps)             
tx_core/tx_rs/crc_left_d_reg[10]/CLK[210.2 192](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[18]/CLK[210.2 192](ps)        200(ps)             
tx_core/tx_rs/crc_left_d_reg[26]/CLK[210.1 192](ps)        200(ps)             
tx_core/axi_master/link_datain_0_d_reg[20]/CLK[216.3 196.4](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[17]/CLK[212.6 195.9](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[5]/CLK[216.3 196.3](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[3]/CLK[216.2 196.3](ps)      200(ps)             
tx_core/axi_master/link_datain_0_d_reg[0]/CLK[216.2 196.4](ps)      200(ps)             
tx_core/axi_master/link_datain_1_d_reg[19]/CLK[216.1 196.6](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[20]/CLK[216.3 196.1](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[3]/CLK[216.1 196.6](ps)      200(ps)             
tx_core/axi_master/link_datain_2_d_reg[0]/CLK[216.2 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK[214.6 196.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK[216.3 196.1](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK[214.6 196.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK[214.6 196.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK[214.6 196.3](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK[214.2 196.5](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK[216.3 196.1](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK[213.4 196.1](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK[214.3 196.4](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK[216.3 196.1](ps)      200(ps)             
tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK[216.2 196.2](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK[214.2 196.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK[216.3 196.1](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK[215.3 196.8](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK[216.2 196.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK[216.2 196.4](ps)      200(ps)             
tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK[214.6 196.3](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK[213.3 196.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK[215.9 196.8](ps)      200(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clks.clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 3566
     Rise Delay	   : [489.5(ps)  666.1(ps)]
     Rise Skew	   : 176.6(ps)
     Fall Delay	   : [474.1(ps)  650.6(ps)]
     Fall Skew	   : 176.5(ps)


  Main Tree from clks.clk w/o tracing through gates: 
     nrSink : 3566
     nrGate : 0
     Rise Delay [489.5(ps)  666.1(ps)] Skew [176.6(ps)]
     Fall Delay [474.1(ps)  650.6(ps)] Skew=[176.5(ps)]


**** Detail Clock Tree Report ****

clks.clk (0 0) load=0.0195208(pf) 

FECTS_clks_clk___L1_I0/A (0.0009 0.0009) slew=(0.12 0.12)
FECTS_clks_clk___L1_I0/Y (0.0832 0.0499) load=0.157757(pf) 

FECTS_clks_clk___L2_I4/A (0.1308 0.0969) slew=(0.1818 0.1618)
FECTS_clks_clk___L2_I4/Y (0.1954 0.1918) load=0.167883(pf) 

FECTS_clks_clk___L2_I3/A (0.1308 0.0969) slew=(0.1818 0.1618)
FECTS_clks_clk___L2_I3/Y (0.2001 0.1961) load=0.187007(pf) 

FECTS_clks_clk___L2_I2/A (0.1303 0.0965) slew=(0.1816 0.1617)
FECTS_clks_clk___L2_I2/Y (0.176 0.173) load=0.0708355(pf) 

FECTS_clks_clk___L2_I1/A (0.1306 0.0968) slew=(0.1817 0.1618)
FECTS_clks_clk___L2_I1/Y (0.2312 0.2247) load=0.245068(pf) 

FECTS_clks_clk___L2_I0/A (0.1296 0.0959) slew=(0.1814 0.1616)
FECTS_clks_clk___L2_I0/Y (0.195 0.1911) load=0.167526(pf) 

FECTS_clks_clk___L3_I7/A (0.2591 0.2538) slew=(0.2064 0.1848)
FECTS_clks_clk___L3_I7/Y (0.427 0.3785) load=0.329639(pf) 

FECTS_clks_clk___L3_I6/A (0.2658 0.2608) slew=(0.2233 0.1952)
FECTS_clks_clk___L3_I6/Y (0.4314 0.3837) load=0.314158(pf) 

FECTS_clks_clk___L3_I5/A (0.2415 0.2362) slew=(0.2158 0.1924)
FECTS_clks_clk___L3_I5/Y (0.3903 0.3466) load=0.258049(pf) 

FECTS_clks_clk___L3_I4/A (0.1874 0.1844) slew=(0.0937 0.0872)
FECTS_clks_clk___L3_I4/Y (0.3012 0.258) load=0.350551(pf) 

FECTS_clks_clk___L3_I3/A (0.2673 0.2596) slew=(0.226 0.1843)
FECTS_clks_clk___L3_I3/Y (0.4031 0.3669) load=0.211006(pf) 

FECTS_clks_clk___L3_I2/A (0.2805 0.272) slew=(0.2273 0.1925)
FECTS_clks_clk___L3_I2/Y (0.435 0.3937) load=0.293727(pf) 

FECTS_clks_clk___L3_I1/A (0.2364 0.2297) slew=(0.2063 0.1744)
FECTS_clks_clk___L3_I1/Y (0.3852 0.3445) load=0.29326(pf) 

FECTS_clks_clk___L3_I0/A (0.2589 0.2536) slew=(0.2108 0.1912)
FECTS_clks_clk___L3_I0/Y (0.4249 0.3762) load=0.318997(pf) 

FECTS_clks_clk___L4_I69/A (0.4529 0.4056) slew=(0.2723 0.221)
FECTS_clks_clk___L4_I69/Y (0.5855 0.5819) load=0.297438(pf) 

FECTS_clks_clk___L4_I68/A (0.4464 0.3988) slew=(0.2696 0.2191)
FECTS_clks_clk___L4_I68/Y (0.582 0.5786) load=0.30345(pf) 

FECTS_clks_clk___L4_I67/A (0.4496 0.4023) slew=(0.2719 0.2224)
FECTS_clks_clk___L4_I67/Y (0.5837 0.5784) load=0.316479(pf) 

FECTS_clks_clk___L4_I66/A (0.4613 0.4139) slew=(0.278 0.2249)
FECTS_clks_clk___L4_I66/Y (0.5964 0.5917) load=0.312536(pf) 

FECTS_clks_clk___L4_I65/A (0.4629 0.4155) slew=(0.2786 0.2248)
FECTS_clks_clk___L4_I65/Y (0.5952 0.5918) load=0.288058(pf) 

FECTS_clks_clk___L4_I64/A (0.4566 0.4092) slew=(0.274 0.2215)
FECTS_clks_clk___L4_I64/Y (0.5789 0.5757) load=0.275295(pf) 

FECTS_clks_clk___L4_I63/A (0.4481 0.4006) slew=(0.2701 0.2201)
FECTS_clks_clk___L4_I63/Y (0.582 0.5769) load=0.320554(pf) 

FECTS_clks_clk___L4_I62/A (0.4539 0.4066) slew=(0.2727 0.221)
FECTS_clks_clk___L4_I62/Y (0.5861 0.5819) load=0.301315(pf) 

FECTS_clks_clk___L4_I61/A (0.448 0.3998) slew=(0.2626 0.2137)
FECTS_clks_clk___L4_I61/Y (0.56 0.5579) load=0.278455(pf) 

FECTS_clks_clk___L4_I60/A (0.4521 0.4048) slew=(0.2663 0.221)
FECTS_clks_clk___L4_I60/Y (0.5653 0.563) load=0.227049(pf) 

FECTS_clks_clk___L4_I59/A (0.4611 0.4149) slew=(0.268 0.2202)
FECTS_clks_clk___L4_I59/Y (0.5733 0.5702) load=0.228166(pf) 

FECTS_clks_clk___L4_I58/A (0.4634 0.4173) slew=(0.2692 0.2198)
FECTS_clks_clk___L4_I58/Y (0.5945 0.5904) load=0.28131(pf) 

FECTS_clks_clk___L4_I57/A (0.4683 0.4225) slew=(0.273 0.2221)
FECTS_clks_clk___L4_I57/Y (0.5919 0.5871) load=0.269464(pf) 

FECTS_clks_clk___L4_I56/A (0.4502 0.4026) slew=(0.2625 0.2134)
FECTS_clks_clk___L4_I56/Y (0.5547 0.5527) load=0.267682(pf) 

FECTS_clks_clk___L4_I55/A (0.4438 0.3954) slew=(0.2636 0.2137)
FECTS_clks_clk___L4_I55/Y (0.5808 0.5795) load=0.305407(pf) 

FECTS_clks_clk___L4_I54/A (0.447 0.3987) slew=(0.2628 0.2136)
FECTS_clks_clk___L4_I54/Y (0.5636 0.5618) load=0.279179(pf) 

FECTS_clks_clk___L4_I53/A (0.4766 0.4305) slew=(0.2769 0.2224)
FECTS_clks_clk___L4_I53/Y (0.6028 0.5983) load=0.280368(pf) 

FECTS_clks_clk___L4_I52/A (0.3989 0.3547) slew=(0.219 0.1787)
FECTS_clks_clk___L4_I52/Y (0.5191 0.5154) load=0.30319(pf) 

FECTS_clks_clk___L4_I51/A (0.3933 0.3494) slew=(0.2203 0.1777)
FECTS_clks_clk___L4_I51/Y (0.5205 0.5164) load=0.312934(pf) 

FECTS_clks_clk___L4_I50/A (0.4212 0.3781) slew=(0.2327 0.1959)
FECTS_clks_clk___L4_I50/Y (0.5397 0.5331) load=0.283895(pf) 

FECTS_clks_clk___L4_I49/A (0.4021 0.3579) slew=(0.2266 0.1881)
FECTS_clks_clk___L4_I49/Y (0.5363 0.5308) load=0.311845(pf) 

FECTS_clks_clk___L4_I48/A (0.4047 0.3607) slew=(0.2203 0.1818)
FECTS_clks_clk___L4_I48/Y (0.5373 0.5321) load=0.315742(pf) 

FECTS_clks_clk___L4_I47/A (0.4245 0.3816) slew=(0.232 0.195)
FECTS_clks_clk___L4_I47/Y (0.5374 0.5333) load=0.24207(pf) 

FECTS_clks_clk___L4_I46/A (0.4258 0.383) slew=(0.2321 0.1946)
FECTS_clks_clk___L4_I46/Y (0.5526 0.5464) load=0.283589(pf) 

FECTS_clks_clk___L4_I45/A (0.4221 0.3791) slew=(0.2325 0.1956)
FECTS_clks_clk___L4_I45/Y (0.5236 0.5196) load=0.239743(pf) 

FECTS_clks_clk___L4_I44/A (0.3792 0.3394) slew=(0.3268 0.2759)
FECTS_clks_clk___L4_I44/Y (0.5263 0.5087) load=0.271282(pf) 

FECTS_clks_clk___L4_I43/A (0.3624 0.3226) slew=(0.3203 0.2661)
FECTS_clks_clk___L4_I43/Y (0.5241 0.508) load=0.324082(pf) 

FECTS_clks_clk___L4_I42/A (0.3468 0.3064) slew=(0.3146 0.2634)
FECTS_clks_clk___L4_I42/Y (0.4881 0.4733) load=0.261683(pf) 

FECTS_clks_clk___L4_I41/A (0.3662 0.3262) slew=(0.3239 0.2718)
FECTS_clks_clk___L4_I41/Y (0.5298 0.5123) load=0.333278(pf) 

FECTS_clks_clk___L4_I40/A (0.3763 0.3364) slew=(0.3265 0.275)
FECTS_clks_clk___L4_I40/Y (0.541 0.5239) load=0.325494(pf) 

FECTS_clks_clk___L4_I39/A (0.3544 0.315) slew=(0.3183 0.2627)
FECTS_clks_clk___L4_I39/Y (0.5065 0.4883) load=0.344087(pf) 

FECTS_clks_clk___L4_I38/A (0.3468 0.3064) slew=(0.3148 0.2637)
FECTS_clks_clk___L4_I38/Y (0.4849 0.4693) load=0.266725(pf) 

FECTS_clks_clk___L4_I37/A (0.3665 0.3256) slew=(0.3213 0.2669)
FECTS_clks_clk___L4_I37/Y (0.5031 0.4874) load=0.272589(pf) 

FECTS_clks_clk___L4_I36/A (0.3466 0.3062) slew=(0.3154 0.2645)
FECTS_clks_clk___L4_I36/Y (0.4826 0.4669) load=0.258901(pf) 

FECTS_clks_clk___L4_I35/A (0.3527 0.3132) slew=(0.3187 0.2642)
FECTS_clks_clk___L4_I35/Y (0.5047 0.489) load=0.293622(pf) 

FECTS_clks_clk___L4_I34/A (0.419 0.3824) slew=(0.1798 0.1658)
FECTS_clks_clk___L4_I34/Y (0.5409 0.5236) load=0.373883(pf) 

FECTS_clks_clk___L4_I33/A (0.4174 0.3809) slew=(0.1798 0.1661)
FECTS_clks_clk___L4_I33/Y (0.5631 0.5434) load=0.369007(pf) 

FECTS_clks_clk___L4_I32/A (0.4068 0.3705) slew=(0.1798 0.1649)
FECTS_clks_clk___L4_I32/Y (0.5188 0.5089) load=0.285076(pf) 

FECTS_clks_clk___L4_I31/A (0.4052 0.369) slew=(0.1798 0.1649)
FECTS_clks_clk___L4_I31/Y (0.5246 0.512) load=0.312957(pf) 

FECTS_clks_clk___L4_I30/A (0.4093 0.373) slew=(0.1798 0.1659)
FECTS_clks_clk___L4_I30/Y (0.5425 0.5284) load=0.31669(pf) 

FECTS_clks_clk___L4_I29/A (0.4103 0.374) slew=(0.1798 0.1658)
FECTS_clks_clk___L4_I29/Y (0.5237 0.5126) load=0.296702(pf) 

FECTS_clks_clk___L4_I28/A (0.4156 0.3791) slew=(0.1798 0.1663)
FECTS_clks_clk___L4_I28/Y (0.5357 0.5224) load=0.315559(pf) 

FECTS_clks_clk___L4_I27/A (0.4173 0.3808) slew=(0.1798 0.1661)
FECTS_clks_clk___L4_I27/Y (0.5222 0.5122) load=0.30539(pf) 

FECTS_clks_clk___L4_I26/A (0.4078 0.3715) slew=(0.1798 0.1649)
FECTS_clks_clk___L4_I26/Y (0.5034 0.4979) load=0.261127(pf) 

FECTS_clks_clk___L4_I25/A (0.4656 0.4253) slew=(0.2543 0.2192)
FECTS_clks_clk___L4_I25/Y (0.588 0.5749) load=0.287522(pf) 

FECTS_clks_clk___L4_I24/A (0.4781 0.4384) slew=(0.252 0.2175)
FECTS_clks_clk___L4_I24/Y (0.6143 0.601) load=0.291506(pf) 

FECTS_clks_clk___L4_I23/A (0.4492 0.408) slew=(0.2559 0.2112)
FECTS_clks_clk___L4_I23/Y (0.5835 0.5738) load=0.292996(pf) 

FECTS_clks_clk___L4_I22/A (0.4556 0.4145) slew=(0.2564 0.2169)
FECTS_clks_clk___L4_I22/Y (0.5691 0.5604) load=0.228363(pf) 

FECTS_clks_clk___L4_I21/A (0.4539 0.413) slew=(0.2513 0.2074)
FECTS_clks_clk___L4_I21/Y (0.5887 0.5776) load=0.317879(pf) 

FECTS_clks_clk___L4_I20/A (0.4494 0.4083) slew=(0.2526 0.2058)
FECTS_clks_clk___L4_I20/Y (0.5904 0.58) load=0.329249(pf) 

FECTS_clks_clk___L4_I19/A (0.4789 0.4392) slew=(0.2517 0.2171)
FECTS_clks_clk___L4_I19/Y (0.6115 0.5966) load=0.316374(pf) 

FECTS_clks_clk___L4_I18/A (0.4493 0.4083) slew=(0.2525 0.2055)
FECTS_clks_clk___L4_I18/Y (0.5858 0.5763) load=0.312362(pf) 

FECTS_clks_clk___L4_I17/A (0.4225 0.3787) slew=(0.2528 0.2126)
FECTS_clks_clk___L4_I17/Y (0.5523 0.5433) load=0.308608(pf) 

FECTS_clks_clk___L4_I16/A (0.4204 0.3769) slew=(0.2526 0.2124)
FECTS_clks_clk___L4_I16/Y (0.5573 0.5482) load=0.315288(pf) 

FECTS_clks_clk___L4_I15/A (0.4179 0.3746) slew=(0.2541 0.2139)
FECTS_clks_clk___L4_I15/Y (0.5396 0.5309) load=0.290438(pf) 

FECTS_clks_clk___L4_I14/A (0.3952 0.3539) slew=(0.2413 0.208)
FECTS_clks_clk___L4_I14/Y (0.5324 0.5203) load=0.314943(pf) 

FECTS_clks_clk___L4_I13/A (0.4036 0.3619) slew=(0.2467 0.2105)
FECTS_clks_clk___L4_I13/Y (0.5381 0.5261) load=0.319269(pf) 

FECTS_clks_clk___L4_I12/A (0.4252 0.3811) slew=(0.2555 0.2148)
FECTS_clks_clk___L4_I12/Y (0.5744 0.5651) load=0.339125(pf) 

FECTS_clks_clk___L4_I11/A (0.4266 0.3823) slew=(0.2559 0.2148)
FECTS_clks_clk___L4_I11/Y (0.5456 0.5398) load=0.249052(pf) 

FECTS_clks_clk___L4_I10/A (0.4237 0.3798) slew=(0.2533 0.2127)
FECTS_clks_clk___L4_I10/Y (0.5737 0.5641) load=0.344152(pf) 

FECTS_clks_clk___L4_I9/A (0.4527 0.4053) slew=(0.2683 0.2215)
FECTS_clks_clk___L4_I9/Y (0.5833 0.5772) load=0.321665(pf) 

FECTS_clks_clk___L4_I8/A (0.4543 0.407) slew=(0.2693 0.222)
FECTS_clks_clk___L4_I8/Y (0.5665 0.5637) load=0.238327(pf) 

FECTS_clks_clk___L4_I7/A (0.4501 0.4027) slew=(0.2667 0.2212)
FECTS_clks_clk___L4_I7/Y (0.5852 0.5791) load=0.322946(pf) 

FECTS_clks_clk___L4_I6/A (0.4498 0.4023) slew=(0.2666 0.2212)
FECTS_clks_clk___L4_I6/Y (0.603 0.5949) load=0.369897(pf) 

FECTS_clks_clk___L4_I5/A (0.453 0.4057) slew=(0.2685 0.2216)
FECTS_clks_clk___L4_I5/Y (0.5948 0.5887) load=0.331164(pf) 

FECTS_clks_clk___L4_I4/A (0.4536 0.4063) slew=(0.2688 0.2216)
FECTS_clks_clk___L4_I4/Y (0.6037 0.5976) load=0.347169(pf) 

FECTS_clks_clk___L4_I3/A (0.4487 0.4012) slew=(0.2658 0.221)
FECTS_clks_clk___L4_I3/Y (0.5976 0.5914) load=0.34403(pf) 

FECTS_clks_clk___L4_I2/A (0.4426 0.3944) slew=(0.2648 0.2192)
FECTS_clks_clk___L4_I2/Y (0.5744 0.5706) load=0.301457(pf) 

FECTS_clks_clk___L4_I1/A (0.4511 0.4037) slew=(0.2676 0.2217)
FECTS_clks_clk___L4_I1/Y (0.5646 0.5622) load=0.236165(pf) 

FECTS_clks_clk___L4_I0/A (0.4541 0.4069) slew=(0.2693 0.222)
FECTS_clks_clk___L4_I0/Y (0.572 0.5691) load=0.246797(pf) 

tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK (0.5988 0.5955) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK (0.6043 0.6014) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK (0.605 0.6021) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK (0.6034 0.6004) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK (0.5996 0.5963) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK (0.5988 0.5955) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK (0.595 0.5915) RiseTrig slew=(0.2514 0.2137)

tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK (0.6032 0.6001) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK (0.6048 0.6019) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK (0.6031 0.6001) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK (0.602 0.5989) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK (0.5989 0.5956) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK (0.597 0.5936) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK (0.5963 0.5928) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK (0.5995 0.5963) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/load16_d_reg/CLK (0.6032 0.6002) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/load24_d_reg/CLK (0.5976 0.5942) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/load40_d_reg/CLK (0.6049 0.602) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/load48_d_reg/CLK (0.5962 0.5927) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK (0.5949 0.5914) RiseTrig slew=(0.2515 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK (0.6033 0.6003) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK (0.5996 0.5963) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK (0.5996 0.5963) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK (0.5965 0.5931) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK (0.6003 0.5971) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK (0.6013 0.5982) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK (0.5919 0.5883) RiseTrig slew=(0.2518 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK (0.59 0.5863) RiseTrig slew=(0.2518 0.2137)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK (0.6039 0.6009) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK (0.5989 0.5956) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK (0.5996 0.5963) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK (0.5942 0.5907) RiseTrig slew=(0.2516 0.2137)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK (0.5923 0.5887) RiseTrig slew=(0.2518 0.2137)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK (0.5944 0.5909) RiseTrig slew=(0.2516 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK (0.5951 0.5916) RiseTrig slew=(0.2514 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK (0.5959 0.5924) RiseTrig slew=(0.2513 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK (0.5915 0.5879) RiseTrig slew=(0.2519 0.2137)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK (0.5963 0.5928) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK (0.5931 0.5895) RiseTrig slew=(0.2517 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK (0.6027 0.5996) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK (0.6044 0.6015) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK (0.6034 0.6004) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK (0.6034 0.6004) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK (0.5968 0.5934) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK (0.5964 0.593) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK (0.6026 0.5995) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK (0.5967 0.5933) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK (0.5962 0.5928) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK (0.5991 0.5958) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK (0.6012 0.598) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK (0.602 0.5989) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK (0.5992 0.596) RiseTrig slew=(0.2512 0.2137)

tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK (0.598 0.595) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK (0.5927 0.5893) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK (0.5966 0.5935) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK (0.597 0.5939) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK (0.595 0.5918) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK (0.5996 0.5967) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK (0.5947 0.5915) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK (0.5931 0.5898) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK (0.6 0.5972) RiseTrig slew=(0.2463 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK (0.5973 0.5943) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK (0.5996 0.5966) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK (0.5862 0.5826) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK (0.5974 0.5944) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK (0.5852 0.5816) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK (0.5983 0.5952) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK (0.5862 0.5825) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK (0.5993 0.5964) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK (0.5862 0.5826) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK (0.593 0.5896) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK (0.5899 0.5864) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK (0.5973 0.5942) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/load32_d_reg/CLK (0.5884 0.5848) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK (0.598 0.5949) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK (0.5972 0.5941) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK (0.5923 0.589) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK (0.6008 0.598) RiseTrig slew=(0.2467 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK (0.6008 0.5979) RiseTrig slew=(0.2466 0.211)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK (0.5932 0.5899) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK (0.5989 0.596) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK (0.5969 0.5938) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK (0.5834 0.5799) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK (0.5981 0.5951) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK (0.5951 0.5919) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK (0.5932 0.5899) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK (0.5899 0.5864) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK (0.5878 0.5842) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK (0.5922 0.5888) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK (0.5961 0.5929) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK (0.5935 0.5902) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK (0.596 0.5929) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK (0.5909 0.5874) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK (0.5861 0.5825) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK (0.5912 0.5878) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK (0.5935 0.5902) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK (0.5957 0.5926) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK (0.6002 0.5974) RiseTrig slew=(0.2464 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK (0.5995 0.5966) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK (0.5927 0.5894) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK (0.586 0.5824) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK (0.591 0.5876) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK (0.5915 0.5881) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK (0.5977 0.5947) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK (0.5862 0.5825) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK (0.5996 0.5967) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK (0.591 0.5876) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK (0.5885 0.5849) RiseTrig slew=(0.2462 0.211)

tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK (0.5952 0.5903) RiseTrig slew=(0.2746 0.2274)

tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK (0.6082 0.6042) RiseTrig slew=(0.2754 0.2274)

tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK (0.5967 0.5919) RiseTrig slew=(0.2743 0.2274)

tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK (0.6009 0.5963) RiseTrig slew=(0.2751 0.2274)

tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK (0.6081 0.604) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK (0.6078 0.6037) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK (0.6073 0.6031) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK (0.6077 0.6036) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK (0.601 0.5964) RiseTrig slew=(0.2755 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK (0.6012 0.5966) RiseTrig slew=(0.2751 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK (0.6043 0.6) RiseTrig slew=(0.2754 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK (0.6025 0.598) RiseTrig slew=(0.2753 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK (0.6062 0.6019) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK (0.6056 0.6013) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK (0.6062 0.602) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK (0.6046 0.6002) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK (0.6076 0.6035) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/load64_d_reg/CLK (0.5941 0.5892) RiseTrig slew=(0.2745 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK (0.6066 0.6024) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK (0.6068 0.6026) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK (0.6067 0.6025) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK (0.6025 0.598) RiseTrig slew=(0.2753 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK (0.6076 0.6034) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK (0.6074 0.6033) RiseTrig slew=(0.2755 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK (0.6042 0.5999) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK (0.6078 0.6037) RiseTrig slew=(0.2754 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK (0.6001 0.5954) RiseTrig slew=(0.275 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK (0.6052 0.6009) RiseTrig slew=(0.2755 0.2274)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK (0.6078 0.6037) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK (0.6084 0.6043) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK (0.6084 0.6043) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK (0.6033 0.5989) RiseTrig slew=(0.2754 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK (0.594 0.5891) RiseTrig slew=(0.2745 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK (0.6059 0.6016) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK (0.6076 0.6035) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK (0.6064 0.6022) RiseTrig slew=(0.2755 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK (0.594 0.5891) RiseTrig slew=(0.2743 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK (0.6079 0.6038) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK (0.607 0.6028) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK (0.6064 0.6022) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK (0.6076 0.6034) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK (0.6066 0.6024) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK (0.5978 0.593) RiseTrig slew=(0.2748 0.2274)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK (0.6069 0.6027) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK (0.6063 0.6021) RiseTrig slew=(0.2758 0.2274)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK (0.6012 0.5966) RiseTrig slew=(0.2751 0.2274)

tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK (0.6074 0.6033) RiseTrig slew=(0.2755 0.2274)

tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK (0.6075 0.6034) RiseTrig slew=(0.2754 0.2274)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK (0.6085 0.6044) RiseTrig slew=(0.2754 0.2274)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK (0.6125 0.6085) RiseTrig slew=(0.2707 0.2269)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK (0.602 0.5975) RiseTrig slew=(0.2681 0.2269)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK (0.6138 0.6098) RiseTrig slew=(0.2718 0.2269)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK (0.6146 0.6107) RiseTrig slew=(0.2719 0.2269)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK (0.6011 0.5966) RiseTrig slew=(0.2682 0.2272)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK (0.6098 0.6056) RiseTrig slew=(0.2702 0.2269)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK (0.6046 0.6002) RiseTrig slew=(0.2696 0.2274)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK (0.6104 0.6062) RiseTrig slew=(0.2707 0.2269)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK (0.5989 0.5943) RiseTrig slew=(0.2674 0.2273)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK (0.6208 0.6173) RiseTrig slew=(0.2728 0.2269)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK (0.6207 0.6172) RiseTrig slew=(0.2728 0.2269)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK (0.6154 0.6115) RiseTrig slew=(0.272 0.2269)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK (0.6151 0.6112) RiseTrig slew=(0.272 0.2269)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK (0.6156 0.6117) RiseTrig slew=(0.272 0.2269)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK (0.6145 0.6106) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK (0.6143 0.6104) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK (0.6144 0.6105) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK (0.6141 0.6102) RiseTrig slew=(0.2709 0.2269)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK (0.6148 0.6109) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK (0.609 0.6048) RiseTrig slew=(0.2701 0.2269)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK (0.6147 0.6108) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK (0.6145 0.6106) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK (0.6144 0.6105) RiseTrig slew=(0.271 0.2269)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK (0.6147 0.6108) RiseTrig slew=(0.271 0.2269)

tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK (0.6235 0.6205) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK (0.6025 0.5979) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK (0.6247 0.6219) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK (0.6262 0.6236) RiseTrig slew=(0.2727 0.2269)

tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK (0.6026 0.5981) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK (0.6229 0.6198) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK (0.6184 0.6147) RiseTrig slew=(0.2726 0.2269)

tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK (0.6114 0.6073) RiseTrig slew=(0.2705 0.2269)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK (0.6205 0.617) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK (0.6118 0.6077) RiseTrig slew=(0.2706 0.2269)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK (0.6121 0.608) RiseTrig slew=(0.2706 0.2269)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK (0.6234 0.6203) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK (0.6024 0.5979) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK (0.6258 0.6232) RiseTrig slew=(0.2727 0.2269)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK (0.602 0.5975) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK (0.6024 0.5979) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK (0.6121 0.608) RiseTrig slew=(0.2706 0.2269)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK (0.6027 0.5982) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK (0.6218 0.6183) RiseTrig slew=(0.2729 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK (0.6135 0.6095) RiseTrig slew=(0.2709 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK (0.6119 0.6079) RiseTrig slew=(0.2706 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK (0.6184 0.6147) RiseTrig slew=(0.2726 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK (0.611 0.6069) RiseTrig slew=(0.2705 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK (0.6235 0.6205) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK (0.6235 0.6204) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK (0.6024 0.5978) RiseTrig slew=(0.2681 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK (0.6199 0.6164) RiseTrig slew=(0.2728 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK (0.6118 0.6077) RiseTrig slew=(0.2706 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK (0.6256 0.623) RiseTrig slew=(0.2727 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK (0.6152 0.6113) RiseTrig slew=(0.272 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK (0.6167 0.6129) RiseTrig slew=(0.2724 0.2269)

tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK (0.6119 0.6078) RiseTrig slew=(0.2706 0.2269)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK (0.6258 0.6232) RiseTrig slew=(0.2727 0.2269)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK (0.6262 0.6237) RiseTrig slew=(0.2727 0.2269)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK (0.6238 0.6209) RiseTrig slew=(0.2728 0.2269)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK (0.6058 0.6024) RiseTrig slew=(0.2436 0.2117)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK (0.6064 0.6031) RiseTrig slew=(0.2436 0.2117)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK (0.6045 0.601) RiseTrig slew=(0.2437 0.2117)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK (0.6053 0.6019) RiseTrig slew=(0.2436 0.2117)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK (0.6065 0.6031) RiseTrig slew=(0.2436 0.2117)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK (0.6061 0.6027) RiseTrig slew=(0.2436 0.2117)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK (0.6062 0.6029) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK (0.611 0.6079) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK (0.608 0.6048) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK (0.6006 0.597) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK (0.6003 0.5966) RiseTrig slew=(0.2442 0.2117)

tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK (0.6006 0.597) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK (0.6045 0.6011) RiseTrig slew=(0.2437 0.2117)

tx_core/tx_crc/crcpkt2/load8_d_reg/CLK (0.6119 0.6088) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK (0.6069 0.6035) RiseTrig slew=(0.2438 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK (0.6104 0.6073) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK (0.611 0.6079) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK (0.6105 0.6073) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK (0.61 0.6069) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK (0.6119 0.6089) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK (0.601 0.5974) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK (0.6053 0.6019) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK (0.6043 0.6008) RiseTrig slew=(0.2437 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK (0.6081 0.6048) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK (0.6059 0.6026) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK (0.6067 0.6034) RiseTrig slew=(0.2437 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK (0.6059 0.6025) RiseTrig slew=(0.244 0.2117)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK (0.6007 0.5971) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK (0.6016 0.598) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK (0.6079 0.6047) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK (0.6006 0.597) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK (0.607 0.6036) RiseTrig slew=(0.2437 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK (0.609 0.6058) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK (0.6113 0.6083) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK (0.6076 0.6043) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK (0.6071 0.6037) RiseTrig slew=(0.2437 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK (0.6045 0.6011) RiseTrig slew=(0.2437 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK (0.6027 0.5992) RiseTrig slew=(0.2444 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK (0.6082 0.6049) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK (0.6011 0.5975) RiseTrig slew=(0.2441 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK (0.603 0.5995) RiseTrig slew=(0.244 0.2117)

tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK (0.6119 0.6088) RiseTrig slew=(0.2436 0.2117)

tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK (0.594 0.5904) RiseTrig slew=(0.2383 0.2104)

tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK (0.6069 0.6031) RiseTrig slew=(0.2439 0.2101)

tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK (0.6066 0.6029) RiseTrig slew=(0.2438 0.2101)

tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK (0.6095 0.6057) RiseTrig slew=(0.2449 0.209)

tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK (0.5853 0.5818) RiseTrig slew=(0.2384 0.2052)

tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK (0.6093 0.6055) RiseTrig slew=(0.2448 0.2091)

tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK (0.587 0.5835) RiseTrig slew=(0.2388 0.2073)

tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK (0.6036 0.5999) RiseTrig slew=(0.2425 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK (0.6097 0.6059) RiseTrig slew=(0.2449 0.209)

tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK (0.6088 0.605) RiseTrig slew=(0.2446 0.2094)

tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK (0.6082 0.6045) RiseTrig slew=(0.2444 0.2096)

tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK (0.59 0.5864) RiseTrig slew=(0.2383 0.2083)

tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK (0.6073 0.6036) RiseTrig slew=(0.2441 0.2099)

tx_core/tx_crc/crcpkt2/load56_d_reg/CLK (0.5852 0.5818) RiseTrig slew=(0.2384 0.2051)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK (0.5966 0.5929) RiseTrig slew=(0.2395 0.2111)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK (0.5852 0.5818) RiseTrig slew=(0.2384 0.2051)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK (0.597 0.5933) RiseTrig slew=(0.2397 0.2112)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK (0.598 0.5943) RiseTrig slew=(0.24 0.2113)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK (0.606 0.6023) RiseTrig slew=(0.2435 0.2103)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK (0.6064 0.6027) RiseTrig slew=(0.2437 0.2102)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK (0.5911 0.5875) RiseTrig slew=(0.2382 0.2084)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK (0.5913 0.5877) RiseTrig slew=(0.2382 0.2084)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK (0.5913 0.5876) RiseTrig slew=(0.2382 0.2084)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK (0.6055 0.6018) RiseTrig slew=(0.2433 0.2105)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK (0.5941 0.5904) RiseTrig slew=(0.2383 0.2104)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK (0.606 0.6023) RiseTrig slew=(0.2436 0.2103)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK (0.5993 0.5956) RiseTrig slew=(0.2404 0.2114)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK (0.5894 0.5858) RiseTrig slew=(0.2385 0.2082)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK (0.6068 0.6031) RiseTrig slew=(0.2438 0.21)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK (0.6067 0.603) RiseTrig slew=(0.2438 0.2101)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK (0.6075 0.6038) RiseTrig slew=(0.2442 0.2098)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK (0.5842 0.5808) RiseTrig slew=(0.2386 0.205)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK (0.6098 0.606) RiseTrig slew=(0.245 0.2089)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK (0.602 0.5982) RiseTrig slew=(0.2416 0.2113)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK (0.585 0.5815) RiseTrig slew=(0.2389 0.206)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK (0.595 0.5913) RiseTrig slew=(0.2388 0.2107)

tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK (0.5929 0.5892) RiseTrig slew=(0.2382 0.21)

tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK (0.5929 0.5892) RiseTrig slew=(0.2382 0.2099)

tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK (0.5912 0.5876) RiseTrig slew=(0.2382 0.2084)

tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK (0.6019 0.5982) RiseTrig slew=(0.2416 0.2113)

tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK (0.5849 0.5815) RiseTrig slew=(0.2385 0.2051)

tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK (0.5853 0.5818) RiseTrig slew=(0.2384 0.2052)

tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK (0.5906 0.587) RiseTrig slew=(0.2382 0.2084)

tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK (0.5906 0.587) RiseTrig slew=(0.2382 0.2084)

tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK (0.5846 0.5812) RiseTrig slew=(0.2388 0.2057)

tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK (0.5972 0.5927) RiseTrig slew=(0.2773 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK (0.5954 0.5908) RiseTrig slew=(0.277 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK (0.6052 0.6012) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK (0.6071 0.6035) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK (0.607 0.6033) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK (0.6054 0.6014) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK (0.6063 0.6024) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK (0.599 0.5945) RiseTrig slew=(0.278 0.2283)

tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK (0.5902 0.5853) RiseTrig slew=(0.2769 0.2284)

tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK (0.6136 0.6111) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK (0.6135 0.6109) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK (0.5946 0.5899) RiseTrig slew=(0.2771 0.2283)

tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK (0.5958 0.5912) RiseTrig slew=(0.2773 0.2283)

tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK (0.6057 0.6018) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK (0.5924 0.5876) RiseTrig slew=(0.2771 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK (0.6005 0.5961) RiseTrig slew=(0.2782 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK (0.6053 0.6013) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK (0.6085 0.6051) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK (0.6055 0.6016) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK (0.6073 0.6038) RiseTrig slew=(0.2776 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK (0.5984 0.5939) RiseTrig slew=(0.2775 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK (0.6072 0.6036) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK (0.6071 0.6034) RiseTrig slew=(0.2776 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK (0.603 0.5988) RiseTrig slew=(0.2779 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK (0.6064 0.6025) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK (0.6035 0.5994) RiseTrig slew=(0.2785 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK (0.6111 0.6082) RiseTrig slew=(0.2781 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK (0.6083 0.605) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK (0.6051 0.6011) RiseTrig slew=(0.2785 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK (0.6134 0.6108) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK (0.6122 0.6095) RiseTrig slew=(0.278 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK (0.6139 0.6114) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK (0.6129 0.6103) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK (0.5948 0.5901) RiseTrig slew=(0.277 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK (0.6096 0.6065) RiseTrig slew=(0.2783 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK (0.5949 0.5903) RiseTrig slew=(0.2771 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK (0.5919 0.5871) RiseTrig slew=(0.2772 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK (0.5972 0.5926) RiseTrig slew=(0.2776 0.2283)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK (0.6078 0.6044) RiseTrig slew=(0.2776 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK (0.6064 0.6025) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK (0.59 0.5851) RiseTrig slew=(0.2769 0.2286)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK (0.5944 0.5897) RiseTrig slew=(0.2771 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK (0.6004 0.5961) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK (0.6017 0.5974) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK (0.6042 0.6002) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK (0.6054 0.6014) RiseTrig slew=(0.2778 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK (0.5997 0.5953) RiseTrig slew=(0.2781 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK (0.6078 0.6044) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK (0.6041 0.6) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK (0.6077 0.6043) RiseTrig slew=(0.2776 0.2283)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK (0.6057 0.6017) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK (0.6066 0.6028) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK (0.6055 0.6015) RiseTrig slew=(0.2785 0.2283)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK (0.6041 0.6) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK (0.5948 0.5902) RiseTrig slew=(0.277 0.2283)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK (0.6041 0.6) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK (0.6057 0.6018) RiseTrig slew=(0.2784 0.2283)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK (0.6137 0.6111) RiseTrig slew=(0.2777 0.2283)

tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK (0.6109 0.607) RiseTrig slew=(0.2567 0.215)

tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK (0.602 0.5981) RiseTrig slew=(0.2569 0.2121)

tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK (0.6029 0.599) RiseTrig slew=(0.2571 0.212)

tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK (0.607 0.603) RiseTrig slew=(0.2571 0.214)

tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK (0.6109 0.607) RiseTrig slew=(0.2567 0.215)

tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK (0.603 0.5992) RiseTrig slew=(0.2561 0.2108)

tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK (0.6021 0.5982) RiseTrig slew=(0.2561 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK (0.6096 0.6057) RiseTrig slew=(0.2569 0.2148)

tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK (0.5953 0.5915) RiseTrig slew=(0.2574 0.2128)

tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK (0.5964 0.5926) RiseTrig slew=(0.2559 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK (0.6002 0.5963) RiseTrig slew=(0.2561 0.2118)

tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK (0.6001 0.5962) RiseTrig slew=(0.2568 0.2125)

tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK (0.5943 0.5904) RiseTrig slew=(0.2562 0.2114)

tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK (0.5931 0.5891) RiseTrig slew=(0.2564 0.2116)

tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK (0.607 0.603) RiseTrig slew=(0.2571 0.214)

tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK (0.5958 0.592) RiseTrig slew=(0.2559 0.2111)

tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK (0.5951 0.5913) RiseTrig slew=(0.256 0.2113)

tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK (0.611 0.607) RiseTrig slew=(0.2567 0.215)

tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK (0.5961 0.5924) RiseTrig slew=(0.2559 0.211)

tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK (0.6078 0.6039) RiseTrig slew=(0.2571 0.2143)

tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK (0.5987 0.5948) RiseTrig slew=(0.2566 0.2122)

tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK (0.6106 0.6067) RiseTrig slew=(0.2568 0.215)

tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK (0.5965 0.5927) RiseTrig slew=(0.2559 0.211)

tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK (0.611 0.607) RiseTrig slew=(0.2567 0.215)

tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK (0.5989 0.5951) RiseTrig slew=(0.2565 0.2121)

tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK (0.6011 0.5973) RiseTrig slew=(0.2561 0.2114)

tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK (0.6127 0.6087) RiseTrig slew=(0.2564 0.2153)

tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK (0.5989 0.5951) RiseTrig slew=(0.2565 0.2121)

tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK (0.6131 0.6091) RiseTrig slew=(0.2564 0.2153)

tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK (0.6034 0.5995) RiseTrig slew=(0.2561 0.2108)

tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK (0.5966 0.5928) RiseTrig slew=(0.2559 0.2109)

tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK (0.6004 0.5965) RiseTrig slew=(0.2561 0.2117)

tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK (0.597 0.5932) RiseTrig slew=(0.2559 0.2108)

tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK (0.6016 0.5977) RiseTrig slew=(0.2561 0.2113)

tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK (0.5969 0.5931) RiseTrig slew=(0.2559 0.2108)

tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK (0.5955 0.5917) RiseTrig slew=(0.2559 0.2112)

tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK (0.6016 0.5978) RiseTrig slew=(0.2561 0.2112)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK (0.5989 0.595) RiseTrig slew=(0.2565 0.2121)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK (0.5986 0.5947) RiseTrig slew=(0.2566 0.2122)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK (0.599 0.5951) RiseTrig slew=(0.2565 0.2121)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK (0.6035 0.5996) RiseTrig slew=(0.2561 0.2108)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK (0.6016 0.5977) RiseTrig slew=(0.2569 0.2123)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK (0.5971 0.5932) RiseTrig slew=(0.2573 0.2128)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK (0.6032 0.5994) RiseTrig slew=(0.2561 0.2108)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK (0.6034 0.5996) RiseTrig slew=(0.2561 0.2108)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK (0.6055 0.6016) RiseTrig slew=(0.2572 0.2134)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK (0.6019 0.598) RiseTrig slew=(0.2569 0.2122)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK (0.6027 0.5988) RiseTrig slew=(0.2561 0.2108)

tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK (0.6112 0.6073) RiseTrig slew=(0.2567 0.2151)

tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK (0.6108 0.6069) RiseTrig slew=(0.2567 0.215)

tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK (0.5947 0.5929) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK (0.5895 0.587) RiseTrig slew=(0.2611 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK (0.5954 0.5937) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK (0.5829 0.58) RiseTrig slew=(0.2608 0.2205)

tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK (0.5945 0.5926) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK (0.5836 0.5807) RiseTrig slew=(0.2608 0.2203)

tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK (0.5944 0.5924) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK (0.5858 0.583) RiseTrig slew=(0.2608 0.2196)

tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK (0.5836 0.5807) RiseTrig slew=(0.2608 0.2204)

tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK (0.592 0.5897) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK (0.5901 0.5877) RiseTrig slew=(0.2611 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK (0.5947 0.5928) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK (0.5951 0.5933) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK (0.595 0.5932) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK (0.5949 0.5931) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK (0.588 0.5854) RiseTrig slew=(0.2607 0.2187)

tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK (0.5868 0.5841) RiseTrig slew=(0.2605 0.2189)

tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK (0.5877 0.585) RiseTrig slew=(0.2604 0.2184)

tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK (0.5871 0.5844) RiseTrig slew=(0.2605 0.2187)

tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK (0.5871 0.5844) RiseTrig slew=(0.2606 0.2189)

tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK (0.5866 0.5839) RiseTrig slew=(0.2606 0.219)

tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK (0.5876 0.585) RiseTrig slew=(0.2604 0.2184)

tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK (0.5849 0.5821) RiseTrig slew=(0.2608 0.2198)

tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK (0.5889 0.5864) RiseTrig slew=(0.2608 0.2182)

tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK (0.5877 0.5851) RiseTrig slew=(0.2604 0.2183)

tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK (0.5905 0.5881) RiseTrig slew=(0.2612 0.2182)

tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK (0.5895 0.587) RiseTrig slew=(0.261 0.2182)

tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK (0.592 0.5897) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK (0.5935 0.5913) RiseTrig slew=(0.2618 0.2182)

tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK (0.5922 0.5899) RiseTrig slew=(0.2616 0.2182)

tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK (0.5813 0.5783) RiseTrig slew=(0.2606 0.2211)

tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK (0.5811 0.5781) RiseTrig slew=(0.2606 0.2211)

tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK (0.5831 0.5802) RiseTrig slew=(0.2608 0.2205)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK (0.5876 0.585) RiseTrig slew=(0.2604 0.2184)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK (0.5918 0.5895) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK (0.592 0.5897) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK (0.5858 0.5831) RiseTrig slew=(0.2607 0.2194)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK (0.5845 0.5816) RiseTrig slew=(0.2608 0.22)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK (0.5746 0.5715) RiseTrig slew=(0.2588 0.2221)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK (0.5864 0.5837) RiseTrig slew=(0.2608 0.2193)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK (0.5885 0.5859) RiseTrig slew=(0.2608 0.2184)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK (0.5955 0.5938) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK (0.5827 0.5798) RiseTrig slew=(0.2607 0.2206)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK (0.5893 0.5868) RiseTrig slew=(0.2609 0.2182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK (0.5919 0.5896) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK (0.5905 0.5881) RiseTrig slew=(0.2613 0.2182)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK (0.5915 0.5892) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK (0.5924 0.5901) RiseTrig slew=(0.2615 0.2182)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK (0.5884 0.5859) RiseTrig slew=(0.2608 0.2185)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK (0.5831 0.5802) RiseTrig slew=(0.2608 0.2205)

tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK (0.5936 0.5914) RiseTrig slew=(0.2617 0.2182)

tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK (0.5955 0.5939) RiseTrig slew=(0.262 0.2182)

tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK (0.5953 0.5936) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK (0.5948 0.593) RiseTrig slew=(0.2619 0.2182)

tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK (0.5681 0.5657) RiseTrig slew=(0.1802 0.184)

tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK (0.5688 0.5664) RiseTrig slew=(0.1802 0.1841)

tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK (0.5712 0.5688) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK (0.5713 0.5689) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK (0.5681 0.5658) RiseTrig slew=(0.1802 0.184)

tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK (0.5719 0.5695) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK (0.5716 0.5693) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/load32_d_reg/CLK (0.5717 0.5694) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/load56_d_reg/CLK (0.5707 0.5683) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK (0.5716 0.5692) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK (0.5707 0.5684) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK (0.5718 0.5694) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK (0.5711 0.5688) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK (0.5712 0.5688) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK (0.5717 0.5694) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK (0.5684 0.5661) RiseTrig slew=(0.1802 0.1838)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK (0.5688 0.5664) RiseTrig slew=(0.1802 0.1838)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK (0.5671 0.5648) RiseTrig slew=(0.1802 0.1837)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK (0.572 0.5696) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK (0.5681 0.5657) RiseTrig slew=(0.1802 0.184)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK (0.5678 0.5655) RiseTrig slew=(0.1802 0.1838)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK (0.5722 0.5698) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK (0.5723 0.5699) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK (0.5708 0.5685) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK (0.5684 0.5661) RiseTrig slew=(0.1802 0.1838)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK (0.5695 0.5672) RiseTrig slew=(0.1802 0.1842)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK (0.5723 0.57) RiseTrig slew=(0.1802 0.1843)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK (0.5694 0.567) RiseTrig slew=(0.1802 0.1842)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK (0.5668 0.5645) RiseTrig slew=(0.1802 0.1836)

tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK (0.5771 0.5739) RiseTrig slew=(0.2025 0.1883)

tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK (0.5785 0.5752) RiseTrig slew=(0.2026 0.1886)

tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK (0.5788 0.5755) RiseTrig slew=(0.2024 0.1884)

tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK (0.5797 0.5765) RiseTrig slew=(0.2027 0.1889)

tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK (0.5852 0.5818) RiseTrig slew=(0.2022 0.1889)

tx_core/tx_crc/crcpkt0/load8_d_reg/CLK (0.5807 0.5774) RiseTrig slew=(0.2022 0.1885)

tx_core/tx_crc/crcpkt0/load16_d_reg/CLK (0.5794 0.5761) RiseTrig slew=(0.2023 0.1884)

tx_core/tx_crc/crcpkt0/load24_d_reg/CLK (0.581 0.5777) RiseTrig slew=(0.2026 0.189)

tx_core/tx_crc/crcpkt0/load40_d_reg/CLK (0.5823 0.5789) RiseTrig slew=(0.2024 0.189)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK (0.583 0.5796) RiseTrig slew=(0.2023 0.189)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK (0.586 0.5825) RiseTrig slew=(0.2022 0.1888)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK (0.585 0.5816) RiseTrig slew=(0.2022 0.1889)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK (0.5844 0.581) RiseTrig slew=(0.2022 0.1889)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK (0.5824 0.5791) RiseTrig slew=(0.2024 0.189)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK (0.5791 0.5758) RiseTrig slew=(0.2027 0.1888)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK (0.5823 0.579) RiseTrig slew=(0.2024 0.189)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK (0.5768 0.5736) RiseTrig slew=(0.2025 0.1882)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK (0.5853 0.5819) RiseTrig slew=(0.2022 0.1889)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK (0.5825 0.5791) RiseTrig slew=(0.2023 0.189)

tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK (0.5861 0.5826) RiseTrig slew=(0.2022 0.1888)

tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK (0.5844 0.581) RiseTrig slew=(0.2022 0.1889)

tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK (0.5853 0.5818) RiseTrig slew=(0.2022 0.1889)

tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK (0.586 0.5826) RiseTrig slew=(0.2022 0.1888)

tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK (0.584 0.5806) RiseTrig slew=(0.2022 0.189)

tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK (0.579 0.5757) RiseTrig slew=(0.2024 0.1884)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK (0.5786 0.5754) RiseTrig slew=(0.2026 0.1886)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK (0.5808 0.5775) RiseTrig slew=(0.2022 0.1884)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK (0.5788 0.5755) RiseTrig slew=(0.2024 0.1884)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK (0.5801 0.5768) RiseTrig slew=(0.2023 0.1885)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK (0.5807 0.5774) RiseTrig slew=(0.2022 0.1885)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK (0.579 0.5757) RiseTrig slew=(0.2026 0.1886)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK (0.5794 0.5761) RiseTrig slew=(0.2023 0.1884)

tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK (0.6065 0.602) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK (0.6047 0.6002) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK (0.6073 0.6029) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK (0.6038 0.5992) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK (0.6095 0.6052) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK (0.6009 0.5963) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK (0.6056 0.6011) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK (0.6043 0.5997) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK (0.5994 0.5949) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK (0.5999 0.5955) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK (0.6007 0.5961) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK (0.6036 0.5991) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK (0.6045 0.6) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK (0.6028 0.5981) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK (0.6009 0.5964) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK (0.6032 0.5986) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK (0.6019 0.5973) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK (0.607 0.6026) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK (0.6014 0.5968) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK (0.6028 0.5982) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK (0.601 0.5965) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK (0.6071 0.6027) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK (0.6011 0.5965) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK (0.6045 0.5999) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK (0.6005 0.596) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK (0.6089 0.6046) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK (0.6067 0.6023) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK (0.6069 0.6025) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK (0.6038 0.5993) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK (0.6078 0.6034) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK (0.6039 0.5993) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK (0.6043 0.5997) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK (0.5992 0.5948) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK (0.5998 0.5953) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK (0.6038 0.5992) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK (0.5987 0.5943) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK (0.6093 0.605) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK (0.6011 0.5966) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK (0.6036 0.599) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK (0.6043 0.5997) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK (0.6035 0.599) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK (0.6015 0.5969) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK (0.6042 0.5996) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK (0.6063 0.6019) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK (0.6039 0.5993) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK (0.6028 0.5982) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK (0.6038 0.5993) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK (0.6034 0.5989) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK (0.6034 0.5989) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK (0.601 0.5965) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK (0.5992 0.5947) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK (0.5999 0.5954) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK (0.6084 0.604) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK (0.6097 0.6054) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK (0.6087 0.6043) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK (0.6041 0.5996) RiseTrig slew=(0.2344 0.2017)

tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK (0.6014 0.596) RiseTrig slew=(0.233 0.2113)

tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK (0.6011 0.5958) RiseTrig slew=(0.233 0.212)

tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK (0.6059 0.6003) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK (0.6104 0.6049) RiseTrig slew=(0.2345 0.211)

tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK (0.6171 0.6121) RiseTrig slew=(0.2366 0.2105)

tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK (0.6173 0.6123) RiseTrig slew=(0.2366 0.2105)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK (0.6079 0.6024) RiseTrig slew=(0.2338 0.2115)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK (0.6063 0.6007) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK (0.5983 0.5931) RiseTrig slew=(0.233 0.2112)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK (0.614 0.6088) RiseTrig slew=(0.2353 0.2105)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK (0.6077 0.6022) RiseTrig slew=(0.2333 0.2112)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK (0.6171 0.6121) RiseTrig slew=(0.2366 0.2105)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK (0.6072 0.6016) RiseTrig slew=(0.2332 0.2113)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK (0.6049 0.5993) RiseTrig slew=(0.233 0.2106)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK (0.6172 0.6122) RiseTrig slew=(0.2366 0.2105)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK (0.6171 0.6121) RiseTrig slew=(0.2365 0.2105)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK (0.606 0.6004) RiseTrig slew=(0.233 0.2117)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK (0.6054 0.5997) RiseTrig slew=(0.233 0.2118)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK (0.5996 0.5943) RiseTrig slew=(0.233 0.2115)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK (0.6036 0.5981) RiseTrig slew=(0.233 0.2119)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK (0.6118 0.6065) RiseTrig slew=(0.2348 0.2106)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK (0.6055 0.5999) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK (0.6037 0.5982) RiseTrig slew=(0.233 0.2109)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK (0.6035 0.598) RiseTrig slew=(0.233 0.2119)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK (0.6024 0.597) RiseTrig slew=(0.233 0.2111)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK (0.6076 0.602) RiseTrig slew=(0.2333 0.2112)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK (0.5981 0.5929) RiseTrig slew=(0.2333 0.2117)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK (0.6078 0.6023) RiseTrig slew=(0.2334 0.2111)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK (0.6131 0.6079) RiseTrig slew=(0.2349 0.2105)

tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK (0.6051 0.5995) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK (0.5984 0.5933) RiseTrig slew=(0.233 0.2111)

tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK (0.6128 0.6075) RiseTrig slew=(0.2349 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK (0.6154 0.6103) RiseTrig slew=(0.2359 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK (0.6063 0.6007) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK (0.6037 0.5982) RiseTrig slew=(0.233 0.2109)

tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK (0.6063 0.6007) RiseTrig slew=(0.233 0.2116)

tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK (0.6068 0.6012) RiseTrig slew=(0.2333 0.2117)

tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK (0.6163 0.6113) RiseTrig slew=(0.2363 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK (0.6097 0.6042) RiseTrig slew=(0.2343 0.2112)

tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK (0.6168 0.6118) RiseTrig slew=(0.2364 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK (0.6164 0.6113) RiseTrig slew=(0.2363 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK (0.6063 0.6007) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK (0.6064 0.6007) RiseTrig slew=(0.233 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK (0.6131 0.6078) RiseTrig slew=(0.2349 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK (0.6163 0.6112) RiseTrig slew=(0.2362 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK (0.6043 0.5988) RiseTrig slew=(0.233 0.2107)

tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK (0.6154 0.6103) RiseTrig slew=(0.2359 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK (0.5976 0.5924) RiseTrig slew=(0.2331 0.2113)

tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK (0.6159 0.6108) RiseTrig slew=(0.2361 0.2105)

tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK (0.6079 0.6023) RiseTrig slew=(0.2334 0.2111)

tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK (0.5816 0.5801) RiseTrig slew=(0.2593 0.2277)

tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK (0.5841 0.5825) RiseTrig slew=(0.2607 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK (0.5811 0.5797) RiseTrig slew=(0.2594 0.2277)

tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK (0.6059 0.6023) RiseTrig slew=(0.2587 0.2272)

tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK (0.5841 0.5826) RiseTrig slew=(0.2606 0.2297)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK (0.5817 0.5802) RiseTrig slew=(0.2593 0.2276)

tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK (0.5772 0.5758) RiseTrig slew=(0.2597 0.2271)

tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK (0.5802 0.5788) RiseTrig slew=(0.2596 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK (0.5812 0.5797) RiseTrig slew=(0.2594 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK (0.5793 0.5779) RiseTrig slew=(0.2598 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK (0.5808 0.5793) RiseTrig slew=(0.2595 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK (0.5807 0.5792) RiseTrig slew=(0.2595 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK (0.5818 0.5803) RiseTrig slew=(0.2593 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK (0.5799 0.5785) RiseTrig slew=(0.2597 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK (0.58 0.5786) RiseTrig slew=(0.2597 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK (0.5804 0.579) RiseTrig slew=(0.2603 0.2285)

tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK (0.5817 0.5803) RiseTrig slew=(0.2593 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK (0.5846 0.583) RiseTrig slew=(0.2607 0.2299)

tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK (0.5805 0.579) RiseTrig slew=(0.2596 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK (0.581 0.5795) RiseTrig slew=(0.2594 0.2277)

tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK (0.5817 0.5802) RiseTrig slew=(0.2593 0.2276)

tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK (0.577 0.5756) RiseTrig slew=(0.2596 0.227)

tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK (0.5812 0.5797) RiseTrig slew=(0.2594 0.2277)

tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK (0.6098 0.6059) RiseTrig slew=(0.258 0.2267)

tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK (0.6098 0.6059) RiseTrig slew=(0.258 0.2267)

tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK (0.5697 0.568) RiseTrig slew=(0.2568 0.2226)

tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK (0.5949 0.5921) RiseTrig slew=(0.2604 0.2305)

tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK (0.5937 0.5911) RiseTrig slew=(0.2604 0.2306)

tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK (0.6059 0.6022) RiseTrig slew=(0.2587 0.2272)

tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK (0.6071 0.6034) RiseTrig slew=(0.2583 0.227)

tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK (0.6062 0.6025) RiseTrig slew=(0.2586 0.2272)

tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK (0.6083 0.6045) RiseTrig slew=(0.258 0.2269)

tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK (0.6087 0.6049) RiseTrig slew=(0.2578 0.2268)

tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK (0.565 0.5631) RiseTrig slew=(0.2533 0.218)

tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK (0.6017 0.5984) RiseTrig slew=(0.2598 0.2289)

tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK (0.5817 0.5802) RiseTrig slew=(0.2593 0.2277)

tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK (0.5859 0.5843) RiseTrig slew=(0.2606 0.2302)

tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK (0.6067 0.603) RiseTrig slew=(0.2585 0.2271)

tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK (0.582 0.5805) RiseTrig slew=(0.2592 0.2276)

tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK (0.6041 0.6005) RiseTrig slew=(0.2592 0.2279)

tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK (0.5819 0.5804) RiseTrig slew=(0.2592 0.2277)

tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK (0.5911 0.5887) RiseTrig slew=(0.2603 0.2307)

tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK (0.6062 0.6025) RiseTrig slew=(0.2586 0.2272)

tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK (0.5893 0.5872) RiseTrig slew=(0.2602 0.2306)

tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK (0.5924 0.5899) RiseTrig slew=(0.2604 0.2307)

tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK (0.5873 0.5856) RiseTrig slew=(0.2605 0.2304)

tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK (0.6052 0.6016) RiseTrig slew=(0.2589 0.2274)

tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK (0.5737 0.5722) RiseTrig slew=(0.2587 0.2254)

tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK (0.5823 0.5808) RiseTrig slew=(0.2606 0.2292)

tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK (0.6039 0.6004) RiseTrig slew=(0.2593 0.228)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK (0.5817 0.5802) RiseTrig slew=(0.2593 0.2277)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK (0.5737 0.5721) RiseTrig slew=(0.2587 0.2254)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK (0.6096 0.6058) RiseTrig slew=(0.258 0.2266)

tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK (0.5887 0.5873) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK (0.5872 0.5858) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK (0.588 0.5866) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK (0.5875 0.586) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK (0.588 0.5866) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK (0.5875 0.586) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK (0.5942 0.5931) RiseTrig slew=(0.2396 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK (0.5873 0.5858) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK (0.5876 0.5861) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK (0.5856 0.5841) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK (0.5944 0.5933) RiseTrig slew=(0.2397 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK (0.5866 0.5851) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK (0.5877 0.5862) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK (0.5895 0.5881) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK (0.588 0.5866) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK (0.5876 0.5862) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK (0.5862 0.5847) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK (0.5885 0.5871) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK (0.5862 0.5846) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK (0.5869 0.5854) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK (0.5934 0.5923) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK (0.59 0.5886) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK (0.5896 0.5882) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK (0.5887 0.5873) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK (0.5923 0.5911) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK (0.5923 0.5911) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK (0.5924 0.5912) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK (0.5893 0.588) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK (0.5888 0.5874) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK (0.5886 0.5872) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK (0.5921 0.5909) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK (0.5872 0.5857) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK (0.5939 0.5928) RiseTrig slew=(0.2395 0.2022)

tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK (0.5865 0.585) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK (0.591 0.5897) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK (0.5937 0.5925) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK (0.5894 0.5881) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK (0.5884 0.587) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK (0.594 0.5929) RiseTrig slew=(0.2395 0.2022)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK (0.5884 0.587) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK (0.5868 0.5853) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK (0.5868 0.5853) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK (0.5885 0.5871) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK (0.5863 0.5848) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK (0.5857 0.5842) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK (0.5894 0.588) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK (0.5872 0.5857) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK (0.5891 0.5877) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK (0.5883 0.5868) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK (0.5928 0.5917) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK (0.5874 0.5859) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK (0.5863 0.5848) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK (0.5867 0.5852) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK (0.5896 0.5882) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK (0.5891 0.5877) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK (0.5938 0.5927) RiseTrig slew=(0.2394 0.2022)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK (0.5939 0.5928) RiseTrig slew=(0.2395 0.2022)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK (0.5886 0.5872) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK (0.5874 0.5859) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK (0.5856 0.5841) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK (0.5858 0.5842) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK (0.5895 0.5882) RiseTrig slew=(0.2393 0.2022)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK (0.587 0.5855) RiseTrig slew=(0.2393 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK (0.596 0.5944) RiseTrig slew=(0.2476 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK (0.5955 0.5938) RiseTrig slew=(0.2476 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK (0.5959 0.5943) RiseTrig slew=(0.2476 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK (0.5907 0.5885) RiseTrig slew=(0.2474 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK (0.5756 0.5731) RiseTrig slew=(0.2488 0.2159)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK (0.5755 0.573) RiseTrig slew=(0.2488 0.2159)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK (0.5695 0.5673) RiseTrig slew=(0.2469 0.2149)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK (0.5881 0.5858) RiseTrig slew=(0.2478 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK (0.5955 0.5938) RiseTrig slew=(0.2476 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK (0.5909 0.5888) RiseTrig slew=(0.2474 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK (0.5755 0.573) RiseTrig slew=(0.2488 0.2159)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK (0.5908 0.5886) RiseTrig slew=(0.2474 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK (0.5719 0.5696) RiseTrig slew=(0.2481 0.2159)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK (0.5686 0.5665) RiseTrig slew=(0.2468 0.2152)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK (0.5695 0.5674) RiseTrig slew=(0.2469 0.2148)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK (0.5955 0.5937) RiseTrig slew=(0.2476 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK (0.5689 0.5668) RiseTrig slew=(0.2468 0.2151)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK (0.5692 0.5671) RiseTrig slew=(0.2468 0.215)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK (0.5905 0.5883) RiseTrig slew=(0.2474 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK (0.5685 0.5664) RiseTrig slew=(0.2468 0.2152)

tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK (0.5883 0.586) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK (0.5885 0.5862) RiseTrig slew=(0.2476 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK (0.594 0.592) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK (0.5894 0.5871) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK (0.5884 0.5861) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK (0.5826 0.5798) RiseTrig slew=(0.2492 0.2154)

tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK (0.5915 0.5894) RiseTrig slew=(0.2478 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK (0.59 0.5877) RiseTrig slew=(0.2474 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK (0.5905 0.5883) RiseTrig slew=(0.2478 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK (0.5882 0.5859) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK (0.5872 0.5848) RiseTrig slew=(0.2481 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK (0.595 0.5931) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK (0.5895 0.5872) RiseTrig slew=(0.2474 0.2138)

tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK (0.5906 0.5885) RiseTrig slew=(0.2474 0.2138)

tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK (0.5958 0.5941) RiseTrig slew=(0.2476 0.2138)

tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK (0.5884 0.586) RiseTrig slew=(0.248 0.2138)

tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK (0.5889 0.5866) RiseTrig slew=(0.2475 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK (0.5925 0.5905) RiseTrig slew=(0.2478 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK (0.5879 0.5856) RiseTrig slew=(0.2478 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK (0.5874 0.585) RiseTrig slew=(0.248 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK (0.5861 0.5836) RiseTrig slew=(0.2485 0.2143)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK (0.5929 0.5908) RiseTrig slew=(0.2478 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK (0.5882 0.5858) RiseTrig slew=(0.2477 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK (0.5879 0.5855) RiseTrig slew=(0.2481 0.214)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK (0.5795 0.5768) RiseTrig slew=(0.2494 0.216)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK (0.5854 0.5828) RiseTrig slew=(0.2488 0.2147)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK (0.5918 0.5898) RiseTrig slew=(0.2478 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK (0.5751 0.5726) RiseTrig slew=(0.2489 0.2161)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK (0.5852 0.5826) RiseTrig slew=(0.2487 0.2146)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK (0.5871 0.5846) RiseTrig slew=(0.2481 0.2138)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK (0.5688 0.5667) RiseTrig slew=(0.247 0.2153)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK (0.5877 0.5853) RiseTrig slew=(0.2479 0.2138)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK (0.5961 0.5945) RiseTrig slew=(0.2476 0.2138)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK (0.5963 0.5948) RiseTrig slew=(0.2476 0.2138)

tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK (0.6171 0.6123) RiseTrig slew=(0.2423 0.2111)

tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK (0.6165 0.6116) RiseTrig slew=(0.2423 0.211)

tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK (0.6189 0.6141) RiseTrig slew=(0.2423 0.2135)

tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK (0.6137 0.6089) RiseTrig slew=(0.2426 0.2105)

tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK (0.6162 0.6113) RiseTrig slew=(0.2423 0.211)

tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK (0.6306 0.6257) RiseTrig slew=(0.2424 0.2133)

tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK (0.6305 0.6256) RiseTrig slew=(0.2424 0.2133)

tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK (0.6078 0.6031) RiseTrig slew=(0.2431 0.2071)

tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK (0.6075 0.6028) RiseTrig slew=(0.2431 0.207)

tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK (0.6274 0.6225) RiseTrig slew=(0.2423 0.214)

tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK (0.6276 0.6227) RiseTrig slew=(0.2423 0.214)

tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK (0.6132 0.6084) RiseTrig slew=(0.2428 0.2104)

tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK (0.6093 0.6046) RiseTrig slew=(0.2432 0.2083)

tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK (0.6223 0.6174) RiseTrig slew=(0.2423 0.2142)

tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK (0.6274 0.6225) RiseTrig slew=(0.2423 0.214)

tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK (0.626 0.6211) RiseTrig slew=(0.2423 0.2142)

tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK (0.6285 0.6235) RiseTrig slew=(0.2423 0.2139)

tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK (0.6292 0.6243) RiseTrig slew=(0.2423 0.2137)

tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK (0.6301 0.6252) RiseTrig slew=(0.2423 0.2134)

tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK (0.6298 0.6249) RiseTrig slew=(0.2423 0.2135)

tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK (0.6163 0.6115) RiseTrig slew=(0.2425 0.2125)

tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK (0.6172 0.6123) RiseTrig slew=(0.2423 0.2129)

tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK (0.616 0.6112) RiseTrig slew=(0.2423 0.211)

tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK (0.6157 0.6108) RiseTrig slew=(0.2423 0.2109)

tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK (0.6077 0.603) RiseTrig slew=(0.2431 0.2071)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK (0.6165 0.6117) RiseTrig slew=(0.2423 0.211)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK (0.617 0.6122) RiseTrig slew=(0.2423 0.2111)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK (0.626 0.6211) RiseTrig slew=(0.2423 0.2142)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK (0.6156 0.6108) RiseTrig slew=(0.2423 0.2109)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK (0.6202 0.6153) RiseTrig slew=(0.2423 0.2139)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK (0.6096 0.6049) RiseTrig slew=(0.2431 0.2084)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK (0.6298 0.6249) RiseTrig slew=(0.2423 0.2135)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK (0.614 0.6092) RiseTrig slew=(0.2425 0.2106)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK (0.6141 0.6093) RiseTrig slew=(0.2429 0.2113)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK (0.6269 0.622) RiseTrig slew=(0.2423 0.2141)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK (0.6273 0.6224) RiseTrig slew=(0.2423 0.2141)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK (0.6157 0.6109) RiseTrig slew=(0.2423 0.2109)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK (0.6309 0.626) RiseTrig slew=(0.2426 0.2132)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK (0.631 0.626) RiseTrig slew=(0.2426 0.2132)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK (0.6153 0.6104) RiseTrig slew=(0.2423 0.2108)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK (0.619 0.6141) RiseTrig slew=(0.2423 0.2135)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK (0.6235 0.6186) RiseTrig slew=(0.2423 0.2143)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK (0.6252 0.6203) RiseTrig slew=(0.2423 0.2143)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK (0.6155 0.6107) RiseTrig slew=(0.2423 0.2109)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK (0.6156 0.6107) RiseTrig slew=(0.2423 0.2109)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK (0.6251 0.6202) RiseTrig slew=(0.2423 0.2143)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK (0.6153 0.6105) RiseTrig slew=(0.2423 0.2108)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK (0.6162 0.6114) RiseTrig slew=(0.2423 0.211)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK (0.6307 0.6258) RiseTrig slew=(0.2425 0.2133)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK (0.631 0.6261) RiseTrig slew=(0.2426 0.2132)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK (0.6157 0.6109) RiseTrig slew=(0.2423 0.2109)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK (0.6252 0.6203) RiseTrig slew=(0.2423 0.2143)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK (0.6173 0.6125) RiseTrig slew=(0.2423 0.2111)

tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK (0.6175 0.6126) RiseTrig slew=(0.2423 0.2112)

tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK (0.6114 0.6065) RiseTrig slew=(0.2431 0.2096)

tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK (0.6099 0.6051) RiseTrig slew=(0.2431 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK (0.5402 0.5354) RiseTrig slew=(0.2471 0.2088)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK (0.534 0.5295) RiseTrig slew=(0.2471 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK (0.5362 0.5318) RiseTrig slew=(0.2471 0.2066)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK (0.5343 0.5297) RiseTrig slew=(0.2471 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK (0.5421 0.537) RiseTrig slew=(0.2471 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK (0.5429 0.5377) RiseTrig slew=(0.2471 0.2083)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK (0.5406 0.5358) RiseTrig slew=(0.2471 0.2086)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK (0.5423 0.5372) RiseTrig slew=(0.2471 0.2086)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK (0.5359 0.5314) RiseTrig slew=(0.2471 0.2066)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK (0.5475 0.5417) RiseTrig slew=(0.2471 0.2079)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK (0.5474 0.5416) RiseTrig slew=(0.2471 0.2079)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK (0.543 0.5378) RiseTrig slew=(0.2471 0.2082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK (0.5369 0.5326) RiseTrig slew=(0.2471 0.2065)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK (0.5364 0.5319) RiseTrig slew=(0.2471 0.2088)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK (0.5332 0.5287) RiseTrig slew=(0.2471 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK (0.5359 0.5314) RiseTrig slew=(0.2471 0.2066)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK (0.5342 0.5297) RiseTrig slew=(0.2471 0.2068)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK (0.553 0.5464) RiseTrig slew=(0.2489 0.2079)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK (0.5294 0.5252) RiseTrig slew=(0.2471 0.2074)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK (0.5536 0.5469) RiseTrig slew=(0.2493 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK (0.5341 0.5296) RiseTrig slew=(0.2471 0.2068)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK (0.5333 0.5289) RiseTrig slew=(0.2471 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK (0.5417 0.5367) RiseTrig slew=(0.2471 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK (0.5544 0.5476) RiseTrig slew=(0.2497 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK (0.5546 0.5478) RiseTrig slew=(0.2499 0.2081)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK (0.5526 0.5461) RiseTrig slew=(0.2487 0.2078)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK (0.5353 0.5307) RiseTrig slew=(0.2471 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK (0.5547 0.5479) RiseTrig slew=(0.25 0.2081)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK (0.5543 0.5475) RiseTrig slew=(0.2497 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK (0.5353 0.5308) RiseTrig slew=(0.2471 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK (0.5369 0.5326) RiseTrig slew=(0.2471 0.2065)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK (0.5422 0.5371) RiseTrig slew=(0.2471 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK (0.543 0.5378) RiseTrig slew=(0.2471 0.2082)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK (0.5312 0.5268) RiseTrig slew=(0.2471 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK (0.553 0.5465) RiseTrig slew=(0.2489 0.2079)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK (0.5365 0.5321) RiseTrig slew=(0.2471 0.2065)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK (0.5369 0.5325) RiseTrig slew=(0.2471 0.2065)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK (0.5318 0.5274) RiseTrig slew=(0.2471 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK (0.5359 0.5314) RiseTrig slew=(0.2471 0.2066)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK (0.5289 0.5247) RiseTrig slew=(0.2471 0.2068)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK (0.5349 0.5304) RiseTrig slew=(0.2471 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK (0.5343 0.5299) RiseTrig slew=(0.2471 0.2068)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK (0.5317 0.5273) RiseTrig slew=(0.2471 0.2069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK (0.5407 0.5358) RiseTrig slew=(0.2471 0.2086)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK (0.5537 0.547) RiseTrig slew=(0.2493 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK (0.5528 0.5462) RiseTrig slew=(0.2488 0.2078)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK (0.5506 0.5443) RiseTrig slew=(0.2474 0.2074)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK (0.5543 0.5476) RiseTrig slew=(0.2497 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK (0.5351 0.5306) RiseTrig slew=(0.2471 0.2067)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK (0.5539 0.5472) RiseTrig slew=(0.2495 0.208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK (0.5551 0.5483) RiseTrig slew=(0.2502 0.2081)

tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK (0.5553 0.5484) RiseTrig slew=(0.2503 0.2082)

tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK (0.5555 0.5485) RiseTrig slew=(0.2504 0.2082)

tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK (0.5544 0.5476) RiseTrig slew=(0.2498 0.208)

tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK (0.5555 0.5486) RiseTrig slew=(0.2504 0.2082)

tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK (0.5544 0.5476) RiseTrig slew=(0.2498 0.208)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK (0.5546 0.5478) RiseTrig slew=(0.2499 0.2081)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK (0.5263 0.5222) RiseTrig slew=(0.2463 0.2079)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK (0.5438 0.5407) RiseTrig slew=(0.2532 0.2113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK (0.538 0.5346) RiseTrig slew=(0.2524 0.2116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK (0.5333 0.5297) RiseTrig slew=(0.2485 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK (0.5276 0.5236) RiseTrig slew=(0.2469 0.2081)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK (0.548 0.545) RiseTrig slew=(0.2545 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK (0.5513 0.5484) RiseTrig slew=(0.2553 0.2089)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK (0.5233 0.5192) RiseTrig slew=(0.2447 0.2065)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK (0.5394 0.5361) RiseTrig slew=(0.2522 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK (0.5304 0.5265) RiseTrig slew=(0.2479 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK (0.5333 0.5297) RiseTrig slew=(0.2485 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK (0.5338 0.5302) RiseTrig slew=(0.2485 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK (0.5337 0.53) RiseTrig slew=(0.2511 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK (0.5316 0.5277) RiseTrig slew=(0.2482 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK (0.5311 0.5272) RiseTrig slew=(0.2481 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK (0.5515 0.5486) RiseTrig slew=(0.2553 0.2088)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK (0.5333 0.5296) RiseTrig slew=(0.2485 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK (0.5337 0.5301) RiseTrig slew=(0.2485 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK (0.5297 0.5257) RiseTrig slew=(0.2477 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK (0.5262 0.5222) RiseTrig slew=(0.2463 0.2079)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK (0.531 0.5271) RiseTrig slew=(0.248 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK (0.5286 0.5246) RiseTrig slew=(0.2485 0.2096)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK (0.5329 0.5292) RiseTrig slew=(0.2484 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK (0.5318 0.528) RiseTrig slew=(0.2482 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK (0.5516 0.5487) RiseTrig slew=(0.2554 0.2087)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK (0.5327 0.529) RiseTrig slew=(0.2484 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK (0.5458 0.5427) RiseTrig slew=(0.2537 0.2109)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK (0.5413 0.538) RiseTrig slew=(0.253 0.2116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK (0.5304 0.5265) RiseTrig slew=(0.2479 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK (0.5336 0.53) RiseTrig slew=(0.2485 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK (0.5511 0.5481) RiseTrig slew=(0.2552 0.209)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK (0.533 0.5293) RiseTrig slew=(0.2484 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK (0.5316 0.5277) RiseTrig slew=(0.2482 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK (0.5317 0.5278) RiseTrig slew=(0.2482 0.2085)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK (0.5338 0.5302) RiseTrig slew=(0.2485 0.2084)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK (0.5392 0.5359) RiseTrig slew=(0.2522 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK (0.5394 0.5361) RiseTrig slew=(0.2522 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK (0.5389 0.5355) RiseTrig slew=(0.2522 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK (0.5381 0.5347) RiseTrig slew=(0.2522 0.2113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK (0.5448 0.5417) RiseTrig slew=(0.2534 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK (0.5492 0.5462) RiseTrig slew=(0.2548 0.2098)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK (0.5394 0.536) RiseTrig slew=(0.2522 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK (0.5394 0.5361) RiseTrig slew=(0.2527 0.2116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK (0.5467 0.5436) RiseTrig slew=(0.254 0.2107)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK (0.5369 0.5335) RiseTrig slew=(0.2521 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK (0.5353 0.5317) RiseTrig slew=(0.2517 0.2114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK (0.5342 0.5306) RiseTrig slew=(0.2512 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK (0.5343 0.5307) RiseTrig slew=(0.2513 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK (0.5506 0.5477) RiseTrig slew=(0.2552 0.2092)

tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK (0.5508 0.5479) RiseTrig slew=(0.2552 0.2091)

tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK (0.5512 0.5482) RiseTrig slew=(0.2553 0.209)

tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK (0.5513 0.5484) RiseTrig slew=(0.2553 0.2089)

tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK (0.5335 0.5299) RiseTrig slew=(0.2485 0.2084)

tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK (0.5508 0.5479) RiseTrig slew=(0.2552 0.2091)

tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK (0.5508 0.5479) RiseTrig slew=(0.2552 0.2091)

tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK (0.5507 0.5477) RiseTrig slew=(0.2552 0.2092)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK (0.5504 0.5439) RiseTrig slew=(0.2483 0.1968)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK (0.5497 0.5432) RiseTrig slew=(0.2484 0.1972)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK (0.5526 0.5462) RiseTrig slew=(0.2495 0.2013)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK (0.5553 0.5489) RiseTrig slew=(0.25 0.2051)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK (0.5527 0.5462) RiseTrig slew=(0.2495 0.2013)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK (0.5438 0.5372) RiseTrig slew=(0.2456 0.197)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK (0.5493 0.5428) RiseTrig slew=(0.2484 0.1975)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK (0.5506 0.5441) RiseTrig slew=(0.2483 0.1967)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK (0.5446 0.538) RiseTrig slew=(0.2456 0.1967)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK (0.5554 0.549) RiseTrig slew=(0.25 0.2051)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK (0.5506 0.5441) RiseTrig slew=(0.2483 0.1967)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK (0.5457 0.5392) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK (0.5525 0.546) RiseTrig slew=(0.2495 0.2013)

tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK (0.577 0.5719) RiseTrig slew=(0.2458 0.2143)

tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK (0.5776 0.5725) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK (0.5758 0.5706) RiseTrig slew=(0.2462 0.2145)

tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK (0.5551 0.5487) RiseTrig slew=(0.25 0.205)

tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK (0.5655 0.5595) RiseTrig slew=(0.2486 0.213)

tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK (0.5772 0.5722) RiseTrig slew=(0.2457 0.2143)

tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK (0.5608 0.5545) RiseTrig slew=(0.2498 0.2105)

tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK (0.5759 0.5708) RiseTrig slew=(0.2461 0.2145)

tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK (0.5701 0.5645) RiseTrig slew=(0.2473 0.2144)

tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK (0.5721 0.5666) RiseTrig slew=(0.247 0.2146)

tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK (0.5739 0.5686) RiseTrig slew=(0.2466 0.2147)

tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK (0.5773 0.5722) RiseTrig slew=(0.2457 0.2143)

tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK (0.5776 0.5726) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK (0.5775 0.5725) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK (0.5777 0.5726) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK (0.5423 0.5357) RiseTrig slew=(0.2449 0.1971)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK (0.5446 0.538) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK (0.545 0.5384) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK (0.567 0.5611) RiseTrig slew=(0.2481 0.2134)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK (0.576 0.5708) RiseTrig slew=(0.2461 0.2145)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK (0.5759 0.5707) RiseTrig slew=(0.2461 0.2145)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK (0.576 0.5708) RiseTrig slew=(0.2461 0.2145)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK (0.5456 0.539) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK (0.5778 0.5728) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK (0.5775 0.5724) RiseTrig slew=(0.2457 0.2142)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK (0.5756 0.5704) RiseTrig slew=(0.2462 0.2145)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK (0.5455 0.5389) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK (0.5778 0.5727) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK (0.5775 0.5725) RiseTrig slew=(0.2456 0.2142)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK (0.5773 0.5722) RiseTrig slew=(0.2457 0.2143)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK (0.5775 0.5724) RiseTrig slew=(0.2457 0.2142)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK (0.5708 0.5652) RiseTrig slew=(0.2472 0.2145)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK (0.5426 0.536) RiseTrig slew=(0.2451 0.1972)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK (0.5743 0.569) RiseTrig slew=(0.2466 0.2146)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK (0.5457 0.5391) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK (0.5453 0.5388) RiseTrig slew=(0.2456 0.1967)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK (0.5506 0.5441) RiseTrig slew=(0.2491 0.1988)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK (0.5529 0.5465) RiseTrig slew=(0.2497 0.2022)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK (0.5669 0.561) RiseTrig slew=(0.2481 0.2134)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK (0.5594 0.5531) RiseTrig slew=(0.25 0.2094)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK (0.5481 0.5415) RiseTrig slew=(0.2481 0.1978)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK (0.5574 0.551) RiseTrig slew=(0.2501 0.2076)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK (0.562 0.5558) RiseTrig slew=(0.2496 0.2114)

tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK (0.5671 0.5612) RiseTrig slew=(0.248 0.2135)

tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK (0.567 0.5611) RiseTrig slew=(0.2481 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK (0.5426 0.5368) RiseTrig slew=(0.2436 0.2001)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK (0.5446 0.5387) RiseTrig slew=(0.2436 0.2009)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK (0.5489 0.5435) RiseTrig slew=(0.2436 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK (0.5497 0.5444) RiseTrig slew=(0.2436 0.2024)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK (0.5492 0.5439) RiseTrig slew=(0.2436 0.2023)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK (0.5526 0.548) RiseTrig slew=(0.2436 0.2032)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK (0.5491 0.5437) RiseTrig slew=(0.2436 0.2026)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK (0.5505 0.5454) RiseTrig slew=(0.2436 0.2029)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK (0.5514 0.5465) RiseTrig slew=(0.2436 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK (0.5521 0.5474) RiseTrig slew=(0.2436 0.2031)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK (0.5437 0.5378) RiseTrig slew=(0.2436 0.2007)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK (0.5482 0.5427) RiseTrig slew=(0.2436 0.2023)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK (0.5496 0.5444) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK (0.5491 0.5438) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK (0.5454 0.5394) RiseTrig slew=(0.2436 0.2011)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK (0.5451 0.5392) RiseTrig slew=(0.2436 0.2012)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK (0.5488 0.5434) RiseTrig slew=(0.2436 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK (0.5512 0.5463) RiseTrig slew=(0.2436 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK (0.5463 0.5405) RiseTrig slew=(0.2436 0.2017)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK (0.5465 0.5408) RiseTrig slew=(0.2436 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK (0.5442 0.5383) RiseTrig slew=(0.2436 0.201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK (0.5497 0.5445) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK (0.5447 0.5388) RiseTrig slew=(0.2436 0.2009)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK (0.5486 0.5432) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK (0.5426 0.5367) RiseTrig slew=(0.2436 0.2001)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK (0.5443 0.5384) RiseTrig slew=(0.2436 0.201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK (0.5487 0.5433) RiseTrig slew=(0.2436 0.2022)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK (0.548 0.5425) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK (0.5459 0.54) RiseTrig slew=(0.2436 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK (0.5465 0.5407) RiseTrig slew=(0.2436 0.2016)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK (0.5414 0.5356) RiseTrig slew=(0.2436 0.1996)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK (0.5501 0.5449) RiseTrig slew=(0.2436 0.2028)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK (0.5512 0.5462) RiseTrig slew=(0.2436 0.203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK (0.5524 0.5477) RiseTrig slew=(0.2436 0.2032)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK (0.5488 0.5435) RiseTrig slew=(0.2436 0.202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK (0.5488 0.5434) RiseTrig slew=(0.2436 0.202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK (0.5495 0.5442) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK (0.5482 0.5427) RiseTrig slew=(0.2436 0.2023)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK (0.5482 0.5427) RiseTrig slew=(0.2436 0.202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK (0.5482 0.5427) RiseTrig slew=(0.2436 0.202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK (0.5495 0.5441) RiseTrig slew=(0.2436 0.2023)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK (0.5481 0.5426) RiseTrig slew=(0.2436 0.2021)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK (0.5496 0.5444) RiseTrig slew=(0.2436 0.2024)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK (0.5528 0.5482) RiseTrig slew=(0.2436 0.2032)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK (0.5476 0.542) RiseTrig slew=(0.2436 0.2022)

tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK (0.5527 0.5481) RiseTrig slew=(0.2436 0.2032)

tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK (0.5475 0.5419) RiseTrig slew=(0.2436 0.2017)

tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK (0.5491 0.5438) RiseTrig slew=(0.2436 0.202)

tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK (0.5491 0.5438) RiseTrig slew=(0.2436 0.202)

tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK (0.549 0.5436) RiseTrig slew=(0.2436 0.202)

tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK (0.5485 0.5431) RiseTrig slew=(0.2436 0.2019)

tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK (0.5491 0.5437) RiseTrig slew=(0.2436 0.2021)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK (0.5471 0.5414) RiseTrig slew=(0.2436 0.2016)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK (0.5492 0.5439) RiseTrig slew=(0.2436 0.202)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK (0.5493 0.544) RiseTrig slew=(0.2436 0.2022)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK (0.5492 0.5439) RiseTrig slew=(0.2436 0.2022)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK (0.5493 0.5439) RiseTrig slew=(0.2436 0.2022)

tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK (0.5492 0.5439) RiseTrig slew=(0.2436 0.2022)

tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK (0.5445 0.5394) RiseTrig slew=(0.2451 0.197)

tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK (0.5642 0.5595) RiseTrig slew=(0.2455 0.1999)

tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK (0.5647 0.56) RiseTrig slew=(0.2456 0.2)

tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK (0.5446 0.5394) RiseTrig slew=(0.2451 0.1984)

tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK (0.5417 0.5366) RiseTrig slew=(0.2451 0.1973)

tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK (0.546 0.5411) RiseTrig slew=(0.2451 0.1968)

tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK (0.5439 0.5388) RiseTrig slew=(0.2451 0.1981)

tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK (0.5502 0.5459) RiseTrig slew=(0.2451 0.1985)

tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK (0.548 0.5435) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK (0.5524 0.548) RiseTrig slew=(0.2451 0.1982)

tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK (0.5482 0.5437) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK (0.5433 0.5381) RiseTrig slew=(0.2451 0.1981)

tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK (0.5452 0.5402) RiseTrig slew=(0.2451 0.197)

tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK (0.5474 0.5429) RiseTrig slew=(0.2451 0.1986)

tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK (0.5443 0.5392) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK (0.5466 0.5419) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK (0.5441 0.539) RiseTrig slew=(0.2451 0.1981)

tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK (0.5481 0.5436) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK (0.5444 0.5393) RiseTrig slew=(0.2451 0.197)

tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK (0.5616 0.557) RiseTrig slew=(0.2451 0.1994)

tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK (0.5442 0.5391) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK (0.5437 0.5386) RiseTrig slew=(0.2451 0.1972)

tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK (0.5442 0.5391) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK (0.5465 0.5417) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK (0.5438 0.5387) RiseTrig slew=(0.2451 0.1972)

tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK (0.5483 0.5439) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK (0.564 0.5593) RiseTrig slew=(0.2454 0.1999)

tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK (0.5647 0.56) RiseTrig slew=(0.2456 0.2)

tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK (0.5531 0.5487) RiseTrig slew=(0.2451 0.1981)

tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK (0.5443 0.5392) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK (0.5644 0.5597) RiseTrig slew=(0.2455 0.2)

tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK (0.5561 0.5516) RiseTrig slew=(0.2451 0.1975)

tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK (0.543 0.5379) RiseTrig slew=(0.2451 0.1972)

tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK (0.5625 0.5579) RiseTrig slew=(0.2451 0.1996)

tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK (0.5637 0.559) RiseTrig slew=(0.2453 0.1999)

tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK (0.5637 0.559) RiseTrig slew=(0.2453 0.1999)

tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK (0.558 0.5535) RiseTrig slew=(0.2451 0.1981)

tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK (0.5616 0.557) RiseTrig slew=(0.2451 0.1994)

tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK (0.5606 0.556) RiseTrig slew=(0.2451 0.1991)

tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK (0.5611 0.5565) RiseTrig slew=(0.2451 0.1992)

tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK (0.564 0.5593) RiseTrig slew=(0.2454 0.1999)

tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK (0.559 0.5544) RiseTrig slew=(0.2451 0.1985)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK (0.5522 0.5479) RiseTrig slew=(0.2451 0.1983)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK (0.5442 0.5391) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK (0.5441 0.539) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK (0.544 0.5389) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK (0.544 0.5389) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK (0.5459 0.5411) RiseTrig slew=(0.2451 0.1968)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK (0.5437 0.5386) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK (0.5443 0.5392) RiseTrig slew=(0.2451 0.1971)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK (0.5421 0.5369) RiseTrig slew=(0.2451 0.1973)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK (0.5552 0.5508) RiseTrig slew=(0.2451 0.1977)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK (0.5465 0.5417) RiseTrig slew=(0.2451 0.1967)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK (0.5461 0.5413) RiseTrig slew=(0.2451 0.1986)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK (0.5473 0.5427) RiseTrig slew=(0.2451 0.1986)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK (0.543 0.5388) RiseTrig slew=(0.2099 0.1743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK (0.543 0.5388) RiseTrig slew=(0.2099 0.1743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK (0.5431 0.5388) RiseTrig slew=(0.2099 0.1743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK (0.5422 0.538) RiseTrig slew=(0.2099 0.1743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK (0.5412 0.537) RiseTrig slew=(0.2099 0.1743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK (0.5428 0.5385) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK (0.552 0.5474) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK (0.5515 0.547) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK (0.5416 0.5374) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK (0.5431 0.5389) RiseTrig slew=(0.2099 0.1746)

tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK (0.5525 0.5479) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK (0.554 0.5493) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK (0.5396 0.5355) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK (0.5499 0.5454) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK (0.5404 0.5362) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK (0.5397 0.5356) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK (0.5432 0.5389) RiseTrig slew=(0.2099 0.1745)

tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK (0.5481 0.5437) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK (0.5413 0.5371) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK (0.5504 0.5458) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK (0.5497 0.5452) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK (0.5397 0.5356) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/load48_d_reg/CLK (0.5412 0.537) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/load64_d_reg/CLK (0.5537 0.549) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK (0.5511 0.5465) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK (0.5416 0.5374) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK (0.5452 0.5408) RiseTrig slew=(0.2099 0.1744)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK (0.5539 0.5493) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK (0.5419 0.5376) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK (0.5397 0.5356) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK (0.5417 0.5375) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK (0.5511 0.5465) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK (0.5509 0.5464) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK (0.5523 0.5477) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK (0.5521 0.5475) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK (0.551 0.5465) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK (0.5519 0.5473) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK (0.554 0.5493) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK (0.549 0.5445) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK (0.5531 0.5485) RiseTrig slew=(0.2099 0.1743)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK (0.5529 0.5483) RiseTrig slew=(0.2099 0.1743)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK (0.5691 0.5622) RiseTrig slew=(0.2318 0.1951)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK (0.5657 0.5589) RiseTrig slew=(0.2318 0.1933)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK (0.5667 0.5599) RiseTrig slew=(0.2318 0.1925)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK (0.5673 0.5605) RiseTrig slew=(0.2318 0.1939)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK (0.5568 0.5504) RiseTrig slew=(0.2318 0.1866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK (0.557 0.5506) RiseTrig slew=(0.2318 0.1866)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK (0.5577 0.5513) RiseTrig slew=(0.2318 0.1869)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK (0.5684 0.5615) RiseTrig slew=(0.2318 0.1948)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK (0.5683 0.5614) RiseTrig slew=(0.2318 0.1948)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK (0.5584 0.552) RiseTrig slew=(0.2318 0.1879)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK (0.5633 0.5566) RiseTrig slew=(0.2318 0.1909)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK (0.5663 0.5595) RiseTrig slew=(0.2318 0.1923)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK (0.5696 0.5626) RiseTrig slew=(0.2318 0.1952)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK (0.5603 0.5538) RiseTrig slew=(0.2318 0.1892)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK (0.5623 0.5557) RiseTrig slew=(0.2318 0.1903)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK (0.5666 0.5598) RiseTrig slew=(0.2318 0.1925)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK (0.5618 0.5552) RiseTrig slew=(0.2318 0.1901)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK (0.5583 0.5518) RiseTrig slew=(0.2318 0.1871)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK (0.566 0.5592) RiseTrig slew=(0.2318 0.1922)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK (0.5583 0.5519) RiseTrig slew=(0.2318 0.1871)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK (0.5583 0.5519) RiseTrig slew=(0.2318 0.1871)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK (0.5583 0.5518) RiseTrig slew=(0.2318 0.1871)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK (0.5584 0.5519) RiseTrig slew=(0.2318 0.1871)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK (0.5673 0.5605) RiseTrig slew=(0.2318 0.1939)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK (0.5647 0.558) RiseTrig slew=(0.2318 0.1929)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK (0.5604 0.5538) RiseTrig slew=(0.2318 0.1901)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK (0.5668 0.56) RiseTrig slew=(0.2318 0.1937)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK (0.5655 0.5587) RiseTrig slew=(0.2318 0.192)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK (0.5632 0.5565) RiseTrig slew=(0.2318 0.1921)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK (0.5642 0.5575) RiseTrig slew=(0.2318 0.1926)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK (0.5584 0.552) RiseTrig slew=(0.2318 0.1872)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK (0.565 0.5583) RiseTrig slew=(0.2318 0.193)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK (0.5664 0.5595) RiseTrig slew=(0.2318 0.1936)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK (0.5684 0.5615) RiseTrig slew=(0.2318 0.1948)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK (0.565 0.5583) RiseTrig slew=(0.2318 0.1918)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK (0.5623 0.5557) RiseTrig slew=(0.2318 0.1903)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK (0.5661 0.5593) RiseTrig slew=(0.2318 0.1934)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK (0.5644 0.5577) RiseTrig slew=(0.2318 0.1915)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK (0.5617 0.5551) RiseTrig slew=(0.2318 0.1911)

tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK (0.5709 0.5639) RiseTrig slew=(0.2318 0.1956)

tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK (0.5724 0.5652) RiseTrig slew=(0.2318 0.1959)

tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK (0.5669 0.56) RiseTrig slew=(0.2318 0.1941)

tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK (0.5713 0.5643) RiseTrig slew=(0.2318 0.1957)

tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK (0.5669 0.5601) RiseTrig slew=(0.2318 0.1941)

tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK (0.5653 0.5585) RiseTrig slew=(0.2318 0.1933)

tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK (0.5702 0.5632) RiseTrig slew=(0.2318 0.1955)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK (0.5672 0.5604) RiseTrig slew=(0.2318 0.1943)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK (0.5699 0.5629) RiseTrig slew=(0.2318 0.1953)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK (0.571 0.564) RiseTrig slew=(0.2318 0.1956)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK (0.5642 0.5575) RiseTrig slew=(0.2318 0.1927)

tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK (0.572 0.5648) RiseTrig slew=(0.2318 0.1959)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK (0.5723 0.5651) RiseTrig slew=(0.2318 0.1959)

tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK (0.5576 0.5536) RiseTrig slew=(0.2315 0.2015)

tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK (0.5654 0.5624) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK (0.5385 0.5337) RiseTrig slew=(0.2261 0.187)

tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK (0.5565 0.5523) RiseTrig slew=(0.2316 0.2011)

tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK (0.5622 0.5589) RiseTrig slew=(0.2304 0.2023)

tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK (0.5339 0.5293) RiseTrig slew=(0.2223 0.1861)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK (0.563 0.5598) RiseTrig slew=(0.2301 0.2024)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK (0.5347 0.5301) RiseTrig slew=(0.2225 0.1857)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK (0.5622 0.5589) RiseTrig slew=(0.2304 0.2023)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK (0.5651 0.5622) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK (0.5653 0.5624) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK (0.5359 0.5312) RiseTrig slew=(0.224 0.1865)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK (0.5497 0.5451) RiseTrig slew=(0.2313 0.1969)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK (0.5653 0.5624) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK (0.5651 0.5622) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK (0.5588 0.555) RiseTrig slew=(0.2313 0.2019)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK (0.5347 0.5301) RiseTrig slew=(0.2225 0.1857)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK (0.5653 0.5624) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK (0.5436 0.5388) RiseTrig slew=(0.2292 0.1898)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK (0.5345 0.5299) RiseTrig slew=(0.2225 0.1858)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK (0.5348 0.5302) RiseTrig slew=(0.2225 0.1857)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK (0.5492 0.5446) RiseTrig slew=(0.2312 0.1965)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK (0.5482 0.5436) RiseTrig slew=(0.231 0.1955)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK (0.5513 0.5467) RiseTrig slew=(0.2315 0.1982)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK (0.5536 0.549) RiseTrig slew=(0.2317 0.1997)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK (0.5362 0.5315) RiseTrig slew=(0.2241 0.1863)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK (0.5362 0.5315) RiseTrig slew=(0.2241 0.1863)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK (0.5348 0.5302) RiseTrig slew=(0.2225 0.1857)

tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK (0.5621 0.5588) RiseTrig slew=(0.2304 0.2023)

tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK (0.5606 0.5571) RiseTrig slew=(0.2309 0.2022)

tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK (0.5651 0.5622) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK (0.5654 0.5625) RiseTrig slew=(0.2297 0.2022)

tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK (0.5363 0.5316) RiseTrig slew=(0.2241 0.1862)

tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK (0.5303 0.526) RiseTrig slew=(0.2191 0.1856)

tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK (0.552 0.5475) RiseTrig slew=(0.2316 0.1987)

tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK (0.5406 0.5358) RiseTrig slew=(0.2275 0.1872)

tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK (0.5457 0.5409) RiseTrig slew=(0.2301 0.1926)

tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK (0.5258 0.5217) RiseTrig slew=(0.216 0.1839)

tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK (0.5644 0.5614) RiseTrig slew=(0.2297 0.2023)

tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK (0.5637 0.5606) RiseTrig slew=(0.2298 0.2023)

tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK (0.5359 0.5312) RiseTrig slew=(0.224 0.1864)

tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK (0.5547 0.5502) RiseTrig slew=(0.2317 0.2004)

tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK (0.5375 0.5207) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK (0.5373 0.5204) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK (0.5347 0.5177) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK (0.5337 0.5166) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK (0.5375 0.5206) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK (0.5357 0.5187) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK (0.5347 0.5176) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK (0.5357 0.5187) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK (0.5354 0.5184) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK (0.5337 0.5166) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK (0.5322 0.515) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK (0.5351 0.518) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK (0.5361 0.5191) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/load8_d_reg/CLK (0.5352 0.5182) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK (0.5359 0.5189) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK (0.5336 0.5165) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK (0.534 0.5169) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK (0.5336 0.5164) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK (0.5366 0.5197) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK (0.5359 0.5189) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK (0.5361 0.5191) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK (0.5358 0.5188) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK (0.5362 0.5193) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK (0.5386 0.5218) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK (0.5356 0.5186) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK (0.5358 0.5189) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK (0.5357 0.5187) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK (0.5354 0.5184) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK (0.5353 0.5183) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK (0.5373 0.5204) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK (0.5337 0.5166) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK (0.5382 0.5214) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK (0.5375 0.5206) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK (0.5383 0.5216) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK (0.5381 0.5213) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK (0.5377 0.5208) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK (0.5335 0.5164) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK (0.5356 0.5186) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK (0.5386 0.5219) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK (0.5373 0.5205) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK (0.5372 0.5204) RiseTrig slew=(0.2565 0.2116)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK (0.5356 0.5186) RiseTrig slew=(0.2565 0.2116)

tx_core/axi_master/haddr1_d_reg[9]/CLK (0.5366 0.5214) RiseTrig slew=(0.283 0.2352)

tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK (0.5418 0.5264) RiseTrig slew=(0.283 0.2355)

tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK (0.5349 0.5196) RiseTrig slew=(0.283 0.2358)

tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK (0.5377 0.5224) RiseTrig slew=(0.283 0.236)

tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK (0.5454 0.5299) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK (0.547 0.5315) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK (0.5482 0.5326) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK (0.5342 0.5188) RiseTrig slew=(0.283 0.2355)

tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK (0.5397 0.5244) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK (0.54 0.5247) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK (0.54 0.5247) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK (0.535 0.5198) RiseTrig slew=(0.283 0.2358)

tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK (0.5445 0.529) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK (0.5323 0.5168) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK (0.5378 0.5225) RiseTrig slew=(0.283 0.2352)

tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK (0.5479 0.5324) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK (0.5402 0.5249) RiseTrig slew=(0.283 0.2346)

tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK (0.5351 0.5198) RiseTrig slew=(0.283 0.2358)

tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK (0.5357 0.5205) RiseTrig slew=(0.283 0.236)

tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK (0.5485 0.5329) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK (0.5338 0.5184) RiseTrig slew=(0.283 0.2356)

tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK (0.5365 0.5213) RiseTrig slew=(0.283 0.2352)

tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK (0.5342 0.5189) RiseTrig slew=(0.283 0.2355)

tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK (0.5361 0.5209) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK (0.5306 0.5149) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK (0.5366 0.5213) RiseTrig slew=(0.283 0.2352)

tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK (0.5366 0.5214) RiseTrig slew=(0.283 0.2352)

tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK (0.5364 0.5211) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK (0.5402 0.5248) RiseTrig slew=(0.283 0.2346)

tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK (0.536 0.5208) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK (0.5362 0.5209) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK (0.5361 0.5209) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK (0.5361 0.5209) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/load56_d_reg/CLK (0.5401 0.5248) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK (0.5394 0.5241) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK (0.5389 0.5236) RiseTrig slew=(0.283 0.235)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK (0.535 0.5198) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK (0.5395 0.5242) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK (0.5366 0.5214) RiseTrig slew=(0.283 0.2352)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK (0.5324 0.5169) RiseTrig slew=(0.283 0.2356)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK (0.5352 0.5199) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK (0.5433 0.5278) RiseTrig slew=(0.283 0.2351)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK (0.5397 0.5244) RiseTrig slew=(0.283 0.2359)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK (0.5482 0.5326) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK (0.5405 0.5252) RiseTrig slew=(0.283 0.2358)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK (0.5394 0.5241) RiseTrig slew=(0.283 0.2359)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK (0.5372 0.5219) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK (0.5343 0.519) RiseTrig slew=(0.283 0.2355)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK (0.5368 0.5216) RiseTrig slew=(0.283 0.2361)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK (0.5337 0.5183) RiseTrig slew=(0.283 0.2358)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK (0.5462 0.5307) RiseTrig slew=(0.283 0.2348)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK (0.5362 0.521) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK (0.5367 0.5215) RiseTrig slew=(0.283 0.2353)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK (0.5484 0.5329) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK (0.5479 0.5324) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK (0.5484 0.5328) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK (0.5476 0.5321) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK (0.5316 0.5161) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK (0.5355 0.5202) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK (0.54 0.5247) RiseTrig slew=(0.283 0.2347)

tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK (0.5354 0.5202) RiseTrig slew=(0.283 0.2354)

tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK (0.5398 0.5245) RiseTrig slew=(0.283 0.2347)

tx_core/axi_master/link_datain_0_d_reg[22]/CLK (0.4934 0.4789) RiseTrig slew=(0.2397 0.2023)

tx_core/axi_master/link_datain_0_d_reg[21]/CLK (0.4978 0.4835) RiseTrig slew=(0.2397 0.2036)

tx_core/axi_master/link_datain_1_d_reg[31]/CLK (0.4973 0.4829) RiseTrig slew=(0.2397 0.2033)

tx_core/axi_master/link_datain_1_d_reg[23]/CLK (0.4972 0.4829) RiseTrig slew=(0.2397 0.2035)

tx_core/axi_master/link_datain_1_d_reg[22]/CLK (0.4968 0.4824) RiseTrig slew=(0.2397 0.2032)

tx_core/axi_master/link_datain_1_d_reg[21]/CLK (0.4972 0.4829) RiseTrig slew=(0.2397 0.2033)

tx_core/axi_master/link_datain_1_d_reg[11]/CLK (0.4966 0.4822) RiseTrig slew=(0.2397 0.2034)

tx_core/axi_master/link_datain_1_d_reg[9]/CLK (0.4977 0.4834) RiseTrig slew=(0.2397 0.2036)

tx_core/axi_master/link_datain_1_d_reg[1]/CLK (0.4982 0.4839) RiseTrig slew=(0.2397 0.2037)

tx_core/axi_master/link_datain_2_d_reg[21]/CLK (0.4972 0.4829) RiseTrig slew=(0.2397 0.2033)

tx_core/axi_master/link_datain_2_d_reg[18]/CLK (0.496 0.4816) RiseTrig slew=(0.2397 0.2032)

tx_core/axi_master/haddr2_d_reg[15]/CLK (0.4956 0.4812) RiseTrig slew=(0.2397 0.2031)

tx_core/axi_master/haddr2_d_reg[22]/CLK (0.4969 0.4825) RiseTrig slew=(0.2397 0.2034)

tx_core/axi_master/haddr2_d_reg[24]/CLK (0.4974 0.4831) RiseTrig slew=(0.2397 0.2035)

tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK (0.4976 0.4832) RiseTrig slew=(0.2397 0.2035)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK (0.4943 0.4798) RiseTrig slew=(0.2397 0.2026)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK (0.4961 0.4817) RiseTrig slew=(0.2397 0.2032)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK (0.4934 0.4789) RiseTrig slew=(0.2397 0.2023)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK (0.4958 0.4814) RiseTrig slew=(0.2397 0.203)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK (0.4965 0.4821) RiseTrig slew=(0.2397 0.2033)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK (0.4932 0.4787) RiseTrig slew=(0.2397 0.2022)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK (0.4971 0.4828) RiseTrig slew=(0.2397 0.2033)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK (0.4928 0.4783) RiseTrig slew=(0.2397 0.2021)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK (0.4934 0.4789) RiseTrig slew=(0.2397 0.2022)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK (0.4974 0.4831) RiseTrig slew=(0.2397 0.2033)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK (0.4935 0.479) RiseTrig slew=(0.2397 0.2024)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK (0.4915 0.4769) RiseTrig slew=(0.2397 0.2015)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK (0.4937 0.4792) RiseTrig slew=(0.2397 0.2023)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK (0.4986 0.4844) RiseTrig slew=(0.2397 0.2037)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK (0.4981 0.4839) RiseTrig slew=(0.2397 0.2036)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK (0.4985 0.4843) RiseTrig slew=(0.2397 0.2037)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK (0.4936 0.4791) RiseTrig slew=(0.2397 0.2023)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK (0.55 0.5329) RiseTrig slew=(0.2962 0.2458)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK (0.5502 0.5331) RiseTrig slew=(0.2962 0.2459)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK (0.5542 0.537) RiseTrig slew=(0.2962 0.2468)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK (0.5418 0.5249) RiseTrig slew=(0.2962 0.2461)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK (0.5523 0.5352) RiseTrig slew=(0.2962 0.2462)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK (0.539 0.5222) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK (0.5379 0.521) RiseTrig slew=(0.2965 0.2451)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK (0.5385 0.5217) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK (0.5518 0.5347) RiseTrig slew=(0.2962 0.2466)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK (0.5366 0.5196) RiseTrig slew=(0.2966 0.2447)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK (0.5385 0.5217) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK (0.5544 0.5371) RiseTrig slew=(0.2962 0.2468)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK (0.5539 0.5367) RiseTrig slew=(0.2962 0.2468)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK (0.5516 0.5344) RiseTrig slew=(0.2962 0.2465)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK (0.5393 0.5225) RiseTrig slew=(0.2965 0.2458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK (0.539 0.5222) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK (0.5541 0.5368) RiseTrig slew=(0.2962 0.2468)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK (0.554 0.5368) RiseTrig slew=(0.2962 0.2468)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK (0.5515 0.5344) RiseTrig slew=(0.2962 0.2461)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK (0.5507 0.5336) RiseTrig slew=(0.2962 0.246)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK (0.5385 0.5217) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK (0.5406 0.5237) RiseTrig slew=(0.2962 0.2459)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK (0.5389 0.5221) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK (0.5382 0.5213) RiseTrig slew=(0.2962 0.2446)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK (0.5518 0.5346) RiseTrig slew=(0.2962 0.2466)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK (0.5532 0.536) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK (0.5505 0.5334) RiseTrig slew=(0.2962 0.2464)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK (0.5516 0.5344) RiseTrig slew=(0.2962 0.2465)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK (0.5536 0.5364) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK (0.5486 0.5315) RiseTrig slew=(0.2962 0.2465)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK (0.5524 0.5352) RiseTrig slew=(0.2962 0.2462)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK (0.5469 0.5299) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK (0.5499 0.5328) RiseTrig slew=(0.2962 0.2458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK (0.5468 0.5298) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK (0.5544 0.5372) RiseTrig slew=(0.2962 0.2468)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK (0.5534 0.5362) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK (0.5536 0.5364) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK (0.5526 0.5354) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK (0.5516 0.5344) RiseTrig slew=(0.2962 0.2465)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK (0.5513 0.5342) RiseTrig slew=(0.2962 0.2465)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK (0.5511 0.534) RiseTrig slew=(0.2962 0.2465)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK (0.5532 0.536) RiseTrig slew=(0.2962 0.2463)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK (0.5532 0.536) RiseTrig slew=(0.2962 0.2463)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK (0.5498 0.5327) RiseTrig slew=(0.2962 0.2458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK (0.5473 0.5303) RiseTrig slew=(0.2962 0.2467)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK (0.5516 0.5345) RiseTrig slew=(0.2962 0.2465)

tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK (0.5531 0.5359) RiseTrig slew=(0.2962 0.2463)

tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK (0.5526 0.5354) RiseTrig slew=(0.2962 0.2462)

tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK (0.5489 0.5319) RiseTrig slew=(0.2962 0.2461)

tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK (0.5499 0.5328) RiseTrig slew=(0.2962 0.2459)

tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK (0.5528 0.5356) RiseTrig slew=(0.2962 0.2462)

tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK (0.5523 0.5351) RiseTrig slew=(0.2962 0.2462)

tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK (0.5455 0.5285) RiseTrig slew=(0.2962 0.2464)

tx_core/tx_rs/cnt128_d_reg[0]/CLK (0.5471 0.5301) RiseTrig slew=(0.2962 0.2463)

tx_core/tx_rs/cnt128_d_reg[1]/CLK (0.5439 0.5269) RiseTrig slew=(0.2962 0.2464)

tx_core/tx_rs/cnt128_d_reg[2]/CLK (0.5494 0.5323) RiseTrig slew=(0.2962 0.246)

tx_core/tx_rs/cnt128_d_reg[3]/CLK (0.5467 0.5297) RiseTrig slew=(0.2962 0.2467)

tx_core/tx_rs/cnt128_d_reg[4]/CLK (0.5472 0.5302) RiseTrig slew=(0.2962 0.2467)

tx_core/tx_rs/cnt128_d_reg[5]/CLK (0.542 0.5251) RiseTrig slew=(0.2963 0.2465)

tx_core/tx_rs/cnt128_d_reg[6]/CLK (0.5402 0.5234) RiseTrig slew=(0.2963 0.2458)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK (0.55 0.5336) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK (0.5548 0.5383) RiseTrig slew=(0.2797 0.2387)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK (0.5502 0.5338) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK (0.5526 0.5361) RiseTrig slew=(0.2797 0.2381)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK (0.55 0.5336) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK (0.5466 0.5299) RiseTrig slew=(0.2797 0.2348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK (0.5507 0.5343) RiseTrig slew=(0.2797 0.2355)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK (0.5504 0.5341) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK (0.5548 0.5383) RiseTrig slew=(0.2797 0.2387)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK (0.5501 0.5337) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK (0.5547 0.5382) RiseTrig slew=(0.2797 0.2387)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK (0.5483 0.5318) RiseTrig slew=(0.2797 0.2352)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK (0.5489 0.5324) RiseTrig slew=(0.2797 0.2353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK (0.547 0.5303) RiseTrig slew=(0.2797 0.234)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK (0.5503 0.5339) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK (0.559 0.5424) RiseTrig slew=(0.2797 0.2393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK (0.5492 0.5327) RiseTrig slew=(0.2797 0.2353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK (0.5611 0.5444) RiseTrig slew=(0.2797 0.2397)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK (0.5494 0.533) RiseTrig slew=(0.2797 0.2353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK (0.549 0.5325) RiseTrig slew=(0.2797 0.2345)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK (0.5473 0.5307) RiseTrig slew=(0.2797 0.2341)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK (0.5508 0.5344) RiseTrig slew=(0.2797 0.2373)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK (0.5587 0.5421) RiseTrig slew=(0.2797 0.2393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK (0.5495 0.5331) RiseTrig slew=(0.2797 0.2353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK (0.5623 0.5455) RiseTrig slew=(0.2797 0.24)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK (0.5503 0.534) RiseTrig slew=(0.2797 0.2354)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK (0.549 0.5325) RiseTrig slew=(0.2797 0.2353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK (0.547 0.5303) RiseTrig slew=(0.2797 0.234)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK (0.5506 0.5343) RiseTrig slew=(0.2797 0.2373)

tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK (0.5561 0.5396) RiseTrig slew=(0.2797 0.239)

tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK (0.5675 0.5506) RiseTrig slew=(0.2804 0.241)

tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK (0.5667 0.5499) RiseTrig slew=(0.2799 0.2409)

tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK (0.5688 0.5518) RiseTrig slew=(0.2813 0.2411)

tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK (0.569 0.5521) RiseTrig slew=(0.2815 0.2411)

tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK (0.5453 0.5285) RiseTrig slew=(0.2797 0.2336)

tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK (0.5468 0.5302) RiseTrig slew=(0.2797 0.234)

tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK (0.5467 0.53) RiseTrig slew=(0.2797 0.234)

tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK (0.5494 0.533) RiseTrig slew=(0.2797 0.2345)

tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK (0.5485 0.532) RiseTrig slew=(0.2797 0.2344)

tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK (0.5501 0.5338) RiseTrig slew=(0.2797 0.2346)

tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK (0.5481 0.5315) RiseTrig slew=(0.2797 0.2343)

tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK (0.5696 0.5527) RiseTrig slew=(0.2819 0.2411)

tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK (0.5694 0.5525) RiseTrig slew=(0.2817 0.2411)

tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK (0.5501 0.5338) RiseTrig slew=(0.2797 0.2346)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK (0.5623 0.5455) RiseTrig slew=(0.2797 0.24)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK (0.5692 0.5523) RiseTrig slew=(0.2816 0.2411)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK (0.5504 0.534) RiseTrig slew=(0.2797 0.2347)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK (0.5503 0.534) RiseTrig slew=(0.2797 0.2346)

tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK (0.5631 0.5463) RiseTrig slew=(0.2797 0.2402)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK (0.5689 0.552) RiseTrig slew=(0.2814 0.2411)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK (0.5561 0.5396) RiseTrig slew=(0.2797 0.239)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK (0.5578 0.5412) RiseTrig slew=(0.2797 0.2392)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK (0.5663 0.5494) RiseTrig slew=(0.2797 0.2408)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK (0.5646 0.5478) RiseTrig slew=(0.2797 0.2405)

tx_core/axi_master/haddr2_d_reg[31]/CLK (0.5374 0.5193) RiseTrig slew=(0.3222 0.2694)

tx_core/axi_master/haddr1_d_reg[1]/CLK (0.5505 0.5316) RiseTrig slew=(0.3243 0.2755)

tx_core/axi_master/haddr1_d_reg[4]/CLK (0.5362 0.5181) RiseTrig slew=(0.3219 0.2695)

tx_core/axi_master/haddr1_d_reg[6]/CLK (0.5396 0.5214) RiseTrig slew=(0.3224 0.2692)

tx_core/axi_master/haddr1_d_reg[10]/CLK (0.5467 0.528) RiseTrig slew=(0.3229 0.272)

tx_core/axi_master/haddr1_d_reg[11]/CLK (0.5538 0.5347) RiseTrig slew=(0.324 0.2766)

tx_core/axi_master/haddr1_d_reg[15]/CLK (0.5456 0.527) RiseTrig slew=(0.3229 0.2717)

tx_core/axi_master/haddr1_d_reg[16]/CLK (0.5092 0.4911) RiseTrig slew=(0.3027 0.2614)

tx_core/axi_master/haddr1_d_reg[18]/CLK (0.5403 0.5222) RiseTrig slew=(0.3225 0.2694)

tx_core/axi_master/haddr1_d_reg[22]/CLK (0.5458 0.5272) RiseTrig slew=(0.3229 0.2718)

tx_core/axi_master/haddr1_d_reg[23]/CLK (0.5334 0.5155) RiseTrig slew=(0.3212 0.2697)

tx_core/axi_master/haddr1_d_reg[25]/CLK (0.5557 0.5364) RiseTrig slew=(0.3238 0.2771)

tx_core/axi_master/haddr0_d_reg[1]/CLK (0.5483 0.5295) RiseTrig slew=(0.3243 0.2747)

tx_core/axi_master/haddr0_d_reg[4]/CLK (0.5456 0.5271) RiseTrig slew=(0.3229 0.2717)

tx_core/axi_master/haddr0_d_reg[6]/CLK (0.54 0.5219) RiseTrig slew=(0.3224 0.2693)

tx_core/axi_master/haddr0_d_reg[9]/CLK (0.5335 0.5155) RiseTrig slew=(0.3212 0.2697)

tx_core/axi_master/haddr0_d_reg[10]/CLK (0.5467 0.5281) RiseTrig slew=(0.3229 0.2721)

tx_core/axi_master/haddr0_d_reg[15]/CLK (0.5427 0.5244) RiseTrig slew=(0.3228 0.2706)

tx_core/axi_master/haddr0_d_reg[16]/CLK (0.5139 0.4962) RiseTrig slew=(0.3076 0.2657)

tx_core/axi_master/haddr0_d_reg[22]/CLK (0.5457 0.5271) RiseTrig slew=(0.3229 0.2717)

tx_core/axi_master/haddr0_d_reg[23]/CLK (0.5405 0.5223) RiseTrig slew=(0.3225 0.2695)

tx_core/axi_master/haddr0_d_reg[25]/CLK (0.5458 0.5272) RiseTrig slew=(0.3229 0.2718)

tx_core/axi_master/haddr2_d_reg[1]/CLK (0.5517 0.5327) RiseTrig slew=(0.3242 0.2759)

tx_core/axi_master/haddr2_d_reg[4]/CLK (0.5414 0.5232) RiseTrig slew=(0.3227 0.27)

tx_core/axi_master/haddr2_d_reg[6]/CLK (0.5386 0.5205) RiseTrig slew=(0.3223 0.2693)

tx_core/axi_master/haddr2_d_reg[9]/CLK (0.5335 0.5155) RiseTrig slew=(0.3212 0.2697)

tx_core/axi_master/haddr2_d_reg[10]/CLK (0.5461 0.5275) RiseTrig slew=(0.3229 0.2719)

tx_core/axi_master/haddr2_d_reg[16]/CLK (0.5504 0.5314) RiseTrig slew=(0.3243 0.2755)

tx_core/axi_master/haddr2_d_reg[18]/CLK (0.5403 0.5221) RiseTrig slew=(0.3226 0.2695)

tx_core/axi_master/haddr2_d_reg[19]/CLK (0.5453 0.5268) RiseTrig slew=(0.3229 0.2716)

tx_core/axi_master/haddr2_d_reg[21]/CLK (0.5449 0.5265) RiseTrig slew=(0.3229 0.2715)

tx_core/axi_master/haddr2_d_reg[23]/CLK (0.5406 0.5224) RiseTrig slew=(0.3225 0.2695)

tx_core/axi_master/haddr2_d_reg[25]/CLK (0.5558 0.5365) RiseTrig slew=(0.3238 0.2771)

tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK (0.5201 0.5026) RiseTrig slew=(0.3137 0.2692)

tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK (0.5385 0.5203) RiseTrig slew=(0.3231 0.2701)

tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK (0.5429 0.5246) RiseTrig slew=(0.3239 0.2723)

tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK (0.5356 0.5176) RiseTrig slew=(0.3223 0.2699)

tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK (0.5342 0.5163) RiseTrig slew=(0.3217 0.2698)

tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK (0.5454 0.5269) RiseTrig slew=(0.3242 0.2736)

tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK (0.5482 0.5294) RiseTrig slew=(0.3243 0.2747)

tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK (0.5404 0.5223) RiseTrig slew=(0.3236 0.2709)

tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK (0.5464 0.5278) RiseTrig slew=(0.3229 0.272)

tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK (0.544 0.5257) RiseTrig slew=(0.3241 0.2729)

tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK (0.5345 0.5165) RiseTrig slew=(0.3218 0.2698)

tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK (0.5546 0.5355) RiseTrig slew=(0.3239 0.2768)

tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK (0.5268 0.5091) RiseTrig slew=(0.3184 0.2706)

tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK (0.5345 0.5165) RiseTrig slew=(0.3218 0.2698)

tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK (0.5556 0.5364) RiseTrig slew=(0.3238 0.2771)

tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK (0.5457 0.5272) RiseTrig slew=(0.3229 0.2717)

tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK (0.5546 0.5354) RiseTrig slew=(0.3239 0.2768)

tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK (0.5345 0.5166) RiseTrig slew=(0.3218 0.2698)

tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK (0.5361 0.518) RiseTrig slew=(0.3224 0.27)

tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK (0.5425 0.5243) RiseTrig slew=(0.3239 0.2721)

tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK (0.5429 0.5247) RiseTrig slew=(0.3239 0.2723)

tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK (0.5326 0.5147) RiseTrig slew=(0.3212 0.2701)

tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK (0.5404 0.5222) RiseTrig slew=(0.3236 0.2708)

tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK (0.5462 0.5275) RiseTrig slew=(0.3243 0.2739)

tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK (0.5556 0.5364) RiseTrig slew=(0.3238 0.2771)

tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK (0.555 0.5357) RiseTrig slew=(0.3239 0.2769)

tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK (0.5553 0.536) RiseTrig slew=(0.3238 0.277)

tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK (0.5428 0.5245) RiseTrig slew=(0.3239 0.2722)

tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK (0.5539 0.5347) RiseTrig slew=(0.324 0.2766)

tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK (0.5519 0.5329) RiseTrig slew=(0.3242 0.276)

tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK (0.5482 0.5294) RiseTrig slew=(0.3243 0.2747)

tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK (0.5402 0.522) RiseTrig slew=(0.3225 0.2693)

tx_core/tx_rs/div2_d_reg/CLK (0.5554 0.5362) RiseTrig slew=(0.3238 0.277)

tx_core/axi_master/link_datain_1_d_reg[18]/CLK (0.5005 0.4858) RiseTrig slew=(0.2551 0.2151)

tx_core/axi_master/link_datain_1_d_reg[4]/CLK (0.5005 0.4857) RiseTrig slew=(0.2551 0.2151)

tx_core/axi_master/link_datain_2_d_reg[22]/CLK (0.4988 0.484) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/haddr1_d_reg[7]/CLK (0.5065 0.4923) RiseTrig slew=(0.2551 0.2145)

tx_core/axi_master/haddr1_d_reg[19]/CLK (0.5059 0.4916) RiseTrig slew=(0.2551 0.2146)

tx_core/axi_master/haddr0_d_reg[18]/CLK (0.5037 0.4892) RiseTrig slew=(0.2551 0.215)

tx_core/axi_master/haddr0_d_reg[19]/CLK (0.5061 0.4918) RiseTrig slew=(0.2551 0.2146)

tx_core/axi_master/haddr2_d_reg[13]/CLK (0.5065 0.4923) RiseTrig slew=(0.2551 0.2145)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK (0.4974 0.4824) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK (0.4982 0.4833) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK (0.4952 0.4801) RiseTrig slew=(0.2551 0.2142)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK (0.4987 0.4838) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK (0.4963 0.4813) RiseTrig slew=(0.2551 0.2143)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK (0.4974 0.4825) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK (0.498 0.4831) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK (0.4966 0.4816) RiseTrig slew=(0.2551 0.2143)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK (0.5047 0.4903) RiseTrig slew=(0.2551 0.2149)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK (0.498 0.4831) RiseTrig slew=(0.2551 0.2149)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK (0.5029 0.4884) RiseTrig slew=(0.2551 0.2151)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK (0.5005 0.4858) RiseTrig slew=(0.2551 0.2151)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK (0.4954 0.4803) RiseTrig slew=(0.2551 0.2144)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK (0.4979 0.483) RiseTrig slew=(0.2551 0.2149)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK (0.5017 0.487) RiseTrig slew=(0.2551 0.2151)

tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK (0.4977 0.4828) RiseTrig slew=(0.2551 0.2144)

tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK (0.5004 0.4857) RiseTrig slew=(0.2551 0.2151)

tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK (0.4982 0.4833) RiseTrig slew=(0.2551 0.2144)

tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK (0.5007 0.486) RiseTrig slew=(0.2551 0.215)

tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK (0.5086 0.4932) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK (0.5069 0.4914) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK (0.5098 0.4944) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK (0.5095 0.4941) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK (0.5092 0.4938) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK (0.524 0.5096) RiseTrig slew=(0.2635 0.2301)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK (0.5082 0.4927) RiseTrig slew=(0.2635 0.2166)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK (0.5099 0.4945) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK (0.5171 0.5021) RiseTrig slew=(0.2632 0.2265)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK (0.5069 0.4913) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK (0.5086 0.4932) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK (0.5095 0.4942) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK (0.5383 0.5237) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK (0.5155 0.5005) RiseTrig slew=(0.2633 0.2253)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK (0.5274 0.5132) RiseTrig slew=(0.2633 0.2306)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK (0.5076 0.4921) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK (0.538 0.5235) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK (0.5378 0.5232) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK (0.5099 0.4945) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK (0.5373 0.5228) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK (0.5382 0.5236) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK (0.5125 0.4972) RiseTrig slew=(0.2636 0.2222)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK (0.5368 0.5223) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK (0.5281 0.5138) RiseTrig slew=(0.2632 0.2307)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK (0.5087 0.4933) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK (0.5062 0.4906) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK (0.5095 0.4941) RiseTrig slew=(0.2627 0.2142)

tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK (0.5217 0.5071) RiseTrig slew=(0.2635 0.2292)

tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK (0.5108 0.4954) RiseTrig slew=(0.2636 0.2201)

tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK (0.537 0.5225) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK (0.5372 0.5227) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK (0.5308 0.5165) RiseTrig slew=(0.2628 0.2305)

tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK (0.5375 0.523) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK (0.5355 0.521) RiseTrig slew=(0.2627 0.2302)

tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK (0.5366 0.5221) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK (0.5378 0.5233) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK (0.531 0.5167) RiseTrig slew=(0.2628 0.2305)

tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK (0.5337 0.5193) RiseTrig slew=(0.2627 0.2301)

tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK (0.5184 0.5035) RiseTrig slew=(0.2634 0.2275)

tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK (0.5376 0.523) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK (0.5373 0.5228) RiseTrig slew=(0.2627 0.2303)

tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK (0.5382 0.5236) RiseTrig slew=(0.2627 0.2303)

tx_core/axi_master/link_datain_0_d_reg[31]/CLK (0.5003 0.4856) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_datain_0_d_reg[23]/CLK (0.4914 0.4761) RiseTrig slew=(0.2501 0.21)

tx_core/axi_master/link_datain_0_d_reg[18]/CLK (0.4965 0.4815) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_datain_0_d_reg[11]/CLK (0.4998 0.485) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_datain_0_d_reg[9]/CLK (0.4971 0.4822) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_datain_0_d_reg[4]/CLK (0.4948 0.4797) RiseTrig slew=(0.2501 0.2108)

tx_core/axi_master/link_datain_0_d_reg[1]/CLK (0.4939 0.4788) RiseTrig slew=(0.2501 0.2106)

tx_core/axi_master/link_datain_2_d_reg[31]/CLK (0.5 0.4853) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_datain_2_d_reg[23]/CLK (0.4895 0.4741) RiseTrig slew=(0.2501 0.2092)

tx_core/axi_master/link_datain_2_d_reg[14]/CLK (0.4986 0.4837) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_datain_2_d_reg[11]/CLK (0.4968 0.4818) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_datain_2_d_reg[9]/CLK (0.5002 0.4855) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_datain_2_d_reg[4]/CLK (0.4979 0.483) RiseTrig slew=(0.2501 0.2112)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK (0.4958 0.4808) RiseTrig slew=(0.2501 0.211)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK (0.4987 0.4839) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK (0.4942 0.4791) RiseTrig slew=(0.2501 0.2106)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK (0.4931 0.4779) RiseTrig slew=(0.2501 0.2104)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK (0.4945 0.4794) RiseTrig slew=(0.2501 0.2106)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK (0.4948 0.4797) RiseTrig slew=(0.2501 0.2107)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK (0.4987 0.4839) RiseTrig slew=(0.2501 0.2112)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK (0.4992 0.4844) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK (0.4996 0.4848) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK (0.4934 0.4782) RiseTrig slew=(0.2501 0.2107)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK (0.4996 0.4848) RiseTrig slew=(0.2501 0.2111)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK (0.4911 0.4758) RiseTrig slew=(0.2501 0.2099)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK (0.4994 0.4846) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK (0.4996 0.4849) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK (0.4995 0.4847) RiseTrig slew=(0.2501 0.2113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK (0.4915 0.4762) RiseTrig slew=(0.2501 0.21)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK (0.4959 0.4809) RiseTrig slew=(0.2501 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK (0.4915 0.4762) RiseTrig slew=(0.2501 0.21)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK (0.4956 0.4805) RiseTrig slew=(0.2501 0.2112)

tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK (0.4947 0.4796) RiseTrig slew=(0.2501 0.2106)

tx_core/tx_rs/gclk_en_d_reg/CLK (0.4986 0.4837) RiseTrig slew=(0.2501 0.2113)

tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK (0.4984 0.4835) RiseTrig slew=(0.2501 0.2114)

tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK (0.4975 0.4825) RiseTrig slew=(0.2501 0.2113)

tx_core/axi_master/link_datain_0_d_reg[15]/CLK (0.5157 0.5008) RiseTrig slew=(0.2614 0.2219)

tx_core/axi_master/link_datain_0_d_reg[14]/CLK (0.5099 0.4945) RiseTrig slew=(0.2614 0.2184)

tx_core/axi_master/link_datain_0_d_reg[13]/CLK (0.5232 0.5086) RiseTrig slew=(0.2614 0.223)

tx_core/axi_master/link_datain_1_d_reg[14]/CLK (0.5102 0.4948) RiseTrig slew=(0.2614 0.2185)

tx_core/axi_master/link_datain_1_d_reg[13]/CLK (0.5208 0.5062) RiseTrig slew=(0.2614 0.223)

tx_core/axi_master/link_datain_2_d_reg[15]/CLK (0.5191 0.5044) RiseTrig slew=(0.2614 0.2227)

tx_core/axi_master/link_datain_2_d_reg[13]/CLK (0.5179 0.5031) RiseTrig slew=(0.2614 0.2225)

tx_core/axi_master/link_datain_2_d_reg[1]/CLK (0.5191 0.5044) RiseTrig slew=(0.2614 0.2227)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK (0.5239 0.5093) RiseTrig slew=(0.2614 0.223)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK (0.5132 0.498) RiseTrig slew=(0.2614 0.2207)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK (0.5224 0.5078) RiseTrig slew=(0.2614 0.223)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK (0.5115 0.4963) RiseTrig slew=(0.2614 0.2189)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK (0.5196 0.505) RiseTrig slew=(0.2614 0.2227)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK (0.5195 0.5049) RiseTrig slew=(0.2614 0.2228)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK (0.5199 0.5054) RiseTrig slew=(0.2614 0.2228)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK (0.5109 0.4956) RiseTrig slew=(0.2614 0.2187)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK (0.5194 0.5048) RiseTrig slew=(0.2614 0.2227)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK (0.5239 0.5093) RiseTrig slew=(0.2614 0.223)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK (0.522 0.5075) RiseTrig slew=(0.2614 0.2231)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK (0.5118 0.4965) RiseTrig slew=(0.2614 0.219)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK (0.5196 0.5051) RiseTrig slew=(0.2614 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK (0.5109 0.4957) RiseTrig slew=(0.2614 0.2168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK (0.5112 0.4959) RiseTrig slew=(0.2614 0.2169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK (0.5104 0.4951) RiseTrig slew=(0.2614 0.2166)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK (0.5112 0.496) RiseTrig slew=(0.2614 0.2169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK (0.5109 0.4957) RiseTrig slew=(0.2614 0.2168)

tx_core/tx_rs/cur_state_clk_reg[1]/CLK (0.5083 0.4929) RiseTrig slew=(0.2614 0.2157)

tx_core/tx_rs/cur_state_clk_reg[0]/CLK (0.5084 0.4929) RiseTrig slew=(0.2614 0.2158)

tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK (0.509 0.4936) RiseTrig slew=(0.2614 0.2161)

tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK (0.508 0.4925) RiseTrig slew=(0.2614 0.2156)

tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK (0.5097 0.4943) RiseTrig slew=(0.2614 0.2164)

tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK (0.5071 0.4916) RiseTrig slew=(0.2614 0.2153)

tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK (0.5064 0.4908) RiseTrig slew=(0.2614 0.2159)

tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK (0.5228 0.5082) RiseTrig slew=(0.2614 0.223)

tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK (0.5141 0.499) RiseTrig slew=(0.2614 0.2212)

tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK (0.5119 0.4967) RiseTrig slew=(0.2614 0.22)

tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK (0.5243 0.5096) RiseTrig slew=(0.2614 0.223)

tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK (0.5082 0.4927) RiseTrig slew=(0.2614 0.2157)

tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK (0.5242 0.5095) RiseTrig slew=(0.2614 0.223)

tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK (0.5227 0.5081) RiseTrig slew=(0.2614 0.2231)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK (0.5963 0.5789) RiseTrig slew=(0.3395 0.2904)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK (0.596 0.5786) RiseTrig slew=(0.3394 0.2904)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK (0.589 0.5723) RiseTrig slew=(0.3363 0.2875)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK (0.5889 0.5722) RiseTrig slew=(0.3364 0.2875)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK (0.5962 0.5788) RiseTrig slew=(0.3394 0.2904)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK (0.5944 0.5772) RiseTrig slew=(0.3384 0.2901)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK (0.5942 0.577) RiseTrig slew=(0.3383 0.2901)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK (0.5946 0.5774) RiseTrig slew=(0.3385 0.2902)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK (0.603 0.5865) RiseTrig slew=(0.3441 0.2921)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK (0.5996 0.5824) RiseTrig slew=(0.3422 0.2919)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK (0.5963 0.5788) RiseTrig slew=(0.3395 0.2905)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK (0.6028 0.5862) RiseTrig slew=(0.3439 0.2919)

tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK (0.5864 0.57) RiseTrig slew=(0.3366 0.2866)

tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK (0.6019 0.5852) RiseTrig slew=(0.3435 0.292)

tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK (0.5966 0.5791) RiseTrig slew=(0.3396 0.2905)

tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK (0.6044 0.5883) RiseTrig slew=(0.3448 0.2919)

tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK (0.6054 0.5895) RiseTrig slew=(0.3453 0.2918)

tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK (0.6021 0.5854) RiseTrig slew=(0.3436 0.292)

tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK (0.5953 0.578) RiseTrig slew=(0.3389 0.2903)

tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK (0.6045 0.5883) RiseTrig slew=(0.3448 0.2919)

tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK (0.5968 0.5793) RiseTrig slew=(0.3398 0.2905)

tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK (0.6024 0.5858) RiseTrig slew=(0.3437 0.2919)

tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK (0.6047 0.5886) RiseTrig slew=(0.3449 0.2919)

tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK (0.6053 0.5893) RiseTrig slew=(0.3452 0.2918)

tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK (0.5957 0.5783) RiseTrig slew=(0.3392 0.2904)

tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK (0.603 0.5864) RiseTrig slew=(0.344 0.2919)

tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK (0.5891 0.5724) RiseTrig slew=(0.3363 0.2875)

tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK (0.603 0.5865) RiseTrig slew=(0.344 0.2919)

tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK (0.6051 0.5891) RiseTrig slew=(0.3451 0.2919)

tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK (0.6054 0.5894) RiseTrig slew=(0.3452 0.2918)

tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK (0.6024 0.5857) RiseTrig slew=(0.3437 0.2919)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK (0.6017 0.5849) RiseTrig slew=(0.3433 0.292)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK (0.5987 0.5813) RiseTrig slew=(0.3417 0.2918)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK (0.6023 0.5856) RiseTrig slew=(0.3437 0.2921)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK (0.6009 0.584) RiseTrig slew=(0.3429 0.2919)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK (0.6025 0.5858) RiseTrig slew=(0.3437 0.2919)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK (0.6026 0.586) RiseTrig slew=(0.3438 0.2919)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK (0.5922 0.5752) RiseTrig slew=(0.337 0.2896)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK (0.5873 0.5708) RiseTrig slew=(0.3365 0.287)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK (0.5882 0.5716) RiseTrig slew=(0.3364 0.2872)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK (0.585 0.5688) RiseTrig slew=(0.3367 0.2861)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK (0.5889 0.5722) RiseTrig slew=(0.3363 0.2875)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK (0.5887 0.572) RiseTrig slew=(0.3364 0.2874)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK (0.6011 0.5842) RiseTrig slew=(0.3431 0.292)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK (0.5873 0.5708) RiseTrig slew=(0.3365 0.2869)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK (0.5937 0.5766) RiseTrig slew=(0.338 0.29)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK (0.5878 0.5713) RiseTrig slew=(0.3365 0.2871)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK (0.5988 0.5814) RiseTrig slew=(0.3418 0.2918)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK (0.5942 0.5771) RiseTrig slew=(0.3387 0.2907)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK (0.5958 0.5784) RiseTrig slew=(0.3392 0.2904)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK (0.6 0.5828) RiseTrig slew=(0.3424 0.2919)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK (0.6004 0.5833) RiseTrig slew=(0.3426 0.2919)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK (0.592 0.5751) RiseTrig slew=(0.3371 0.2899)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK (0.5939 0.5768) RiseTrig slew=(0.3381 0.29)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK (0.6054 0.5894) RiseTrig slew=(0.3452 0.2918)

tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK (0.5866 0.5702) RiseTrig slew=(0.3366 0.2867)

tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK (0.5888 0.5721) RiseTrig slew=(0.3364 0.2874)

tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK (0.5969 0.5794) RiseTrig slew=(0.3398 0.2905)

tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK (0.5922 0.5752) RiseTrig slew=(0.337 0.2896)

tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK (0.5951 0.5778) RiseTrig slew=(0.3388 0.2903)

tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK (0.5905 0.5737) RiseTrig slew=(0.3369 0.2892)

tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK (0.596 0.5786) RiseTrig slew=(0.3393 0.2904)

tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK (0.5891 0.5724) RiseTrig slew=(0.3363 0.2875)

tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK (0.5957 0.5783) RiseTrig slew=(0.3391 0.2903)

tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK (0.5962 0.5787) RiseTrig slew=(0.3394 0.2904)

tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK (0.5962 0.5787) RiseTrig slew=(0.3394 0.2904)

tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK (0.5962 0.5788) RiseTrig slew=(0.3395 0.2904)

tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK (0.6021 0.5854) RiseTrig slew=(0.3436 0.292)

tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK (0.6044 0.5881) RiseTrig slew=(0.3448 0.292)

tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK (0.6021 0.5854) RiseTrig slew=(0.3435 0.2919)

tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK (0.5969 0.5794) RiseTrig slew=(0.3398 0.2905)

tx_core/axi_master/arburst_d_reg/CLK (0.5845 0.5664) RiseTrig slew=(0.2891 0.2264)

tx_core/axi_master/arvalid_d_reg/CLK (0.5844 0.5663) RiseTrig slew=(0.2891 0.2264)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK (0.5989 0.5826) RiseTrig slew=(0.295 0.231)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK (0.5968 0.5805) RiseTrig slew=(0.294 0.2305)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK (0.5964 0.58) RiseTrig slew=(0.2937 0.2304)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK (0.5991 0.5828) RiseTrig slew=(0.2951 0.231)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK (0.5967 0.5803) RiseTrig slew=(0.2939 0.2305)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK (0.5918 0.5746) RiseTrig slew=(0.2906 0.2285)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK (0.5905 0.573) RiseTrig slew=(0.2896 0.2288)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK (0.5874 0.5698) RiseTrig slew=(0.2897 0.2293)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK (0.591 0.5736) RiseTrig slew=(0.29 0.2286)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK (0.591 0.5736) RiseTrig slew=(0.29 0.2286)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK (0.5766 0.559) RiseTrig slew=(0.2891 0.2288)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK (0.5814 0.5639) RiseTrig slew=(0.2896 0.2294)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK (0.5814 0.5639) RiseTrig slew=(0.2896 0.2294)

tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK (0.5788 0.5611) RiseTrig slew=(0.2892 0.2288)

tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK (0.5793 0.5615) RiseTrig slew=(0.2892 0.2288)

tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK (0.5817 0.5639) RiseTrig slew=(0.2891 0.2283)

tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK (0.5817 0.5639) RiseTrig slew=(0.2891 0.2283)

tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK (0.5813 0.5635) RiseTrig slew=(0.2891 0.2284)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK (0.5912 0.5739) RiseTrig slew=(0.2901 0.2285)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK (0.5983 0.582) RiseTrig slew=(0.2947 0.2309)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK (0.5969 0.5806) RiseTrig slew=(0.294 0.2305)

tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK (0.5849 0.5674) RiseTrig slew=(0.2897 0.2295)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK (0.5842 0.5661) RiseTrig slew=(0.2891 0.2264)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK (0.5846 0.5665) RiseTrig slew=(0.2891 0.2263)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK (0.5762 0.5583) RiseTrig slew=(0.2891 0.2272)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK (0.5752 0.5573) RiseTrig slew=(0.2891 0.2272)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK (0.5809 0.5629) RiseTrig slew=(0.2891 0.2269)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK (0.5857 0.5682) RiseTrig slew=(0.2897 0.2294)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK (0.5837 0.5657) RiseTrig slew=(0.2891 0.2265)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK (0.5973 0.5811) RiseTrig slew=(0.2943 0.2307)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK (0.5977 0.5815) RiseTrig slew=(0.2945 0.2308)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK (0.599 0.5827) RiseTrig slew=(0.295 0.231)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK (0.5814 0.5638) RiseTrig slew=(0.2896 0.2294)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK (0.5693 0.5504) RiseTrig slew=(0.2895 0.2263)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK (0.5828 0.5652) RiseTrig slew=(0.2897 0.2295)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK (0.5728 0.5548) RiseTrig slew=(0.2891 0.227)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK (0.5846 0.5665) RiseTrig slew=(0.2891 0.2263)

tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK (0.5818 0.5639) RiseTrig slew=(0.2891 0.2283)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK (0.5807 0.5628) RiseTrig slew=(0.2891 0.227)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK (0.5794 0.5618) RiseTrig slew=(0.2894 0.2292)

tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK (0.584 0.566) RiseTrig slew=(0.2891 0.2265)

tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK (0.5843 0.5662) RiseTrig slew=(0.2891 0.2264)

tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK (0.5846 0.5665) RiseTrig slew=(0.2891 0.2263)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK (0.5909 0.5735) RiseTrig slew=(0.2899 0.2286)

tx_core/tx_rs/cur_state_reg[0]/CLK (0.5818 0.5639) RiseTrig slew=(0.2891 0.2283)

tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK (0.5745 0.5567) RiseTrig slew=(0.2893 0.2284)

tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK (0.5694 0.5506) RiseTrig slew=(0.2897 0.2267)

tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK (0.5783 0.5606) RiseTrig slew=(0.2892 0.2289)

tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK (0.5843 0.5662) RiseTrig slew=(0.2891 0.2264)

tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK (0.5806 0.5627) RiseTrig slew=(0.2891 0.227)

tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK (0.5826 0.5646) RiseTrig slew=(0.2891 0.2267)

tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK (0.5836 0.5656) RiseTrig slew=(0.2891 0.2265)

tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK (0.5809 0.5629) RiseTrig slew=(0.2891 0.2269)

tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK (0.5933 0.5764) RiseTrig slew=(0.2917 0.2292)

tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (0.5809 0.5629) RiseTrig slew=(0.2891 0.2269)

tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK (0.5889 0.5713) RiseTrig slew=(0.2896 0.2291)

tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK (0.5858 0.5682) RiseTrig slew=(0.2897 0.2294)

tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK (0.5968 0.5805) RiseTrig slew=(0.294 0.2305)

tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK (0.5987 0.5824) RiseTrig slew=(0.2949 0.231)

tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK (0.5972 0.581) RiseTrig slew=(0.2942 0.2307)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK (0.5632 0.5435) RiseTrig slew=(0.2891 0.2232)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK (0.5809 0.5631) RiseTrig slew=(0.2891 0.2285)

tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK (0.5836 0.5656) RiseTrig slew=(0.2891 0.2265)

tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK (0.5973 0.581) RiseTrig slew=(0.2942 0.2307)

tx_core/axi_master/link_datain_0_d_reg[8]/CLK (0.548 0.5362) RiseTrig slew=(0.249 0.2073)

tx_core/axi_master/link_datain_1_d_reg[17]/CLK (0.549 0.537) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_datain_1_d_reg[8]/CLK (0.5489 0.5368) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_datain_1_d_reg[7]/CLK (0.5541 0.5413) RiseTrig slew=(0.249 0.2071)

tx_core/axi_master/link_datain_1_d_reg[3]/CLK (0.5509 0.5385) RiseTrig slew=(0.2491 0.2073)

tx_core/axi_master/link_datain_1_d_reg[2]/CLK (0.5466 0.535) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_datain_2_d_reg[29]/CLK (0.5476 0.5359) RiseTrig slew=(0.249 0.2073)

tx_core/axi_master/link_datain_2_d_reg[17]/CLK (0.5508 0.5385) RiseTrig slew=(0.2491 0.2073)

tx_core/axi_master/link_datain_2_d_reg[8]/CLK (0.554 0.5412) RiseTrig slew=(0.249 0.2071)

tx_core/axi_master/haddr0_d_reg[28]/CLK (0.5468 0.5352) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/haddr2_d_reg[28]/CLK (0.543 0.5321) RiseTrig slew=(0.2483 0.2069)

tx_core/axi_master/haddr2_d_reg[29]/CLK (0.5446 0.5333) RiseTrig slew=(0.2485 0.207)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK (0.538 0.5279) RiseTrig slew=(0.2471 0.206)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK (0.5412 0.5305) RiseTrig slew=(0.2479 0.2066)

tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK (0.542 0.5312) RiseTrig slew=(0.2479 0.2066)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK (0.542 0.5312) RiseTrig slew=(0.2479 0.2066)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK (0.549 0.537) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK (0.5478 0.536) RiseTrig slew=(0.249 0.2073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK (0.551 0.5387) RiseTrig slew=(0.2491 0.2073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK (0.5517 0.5392) RiseTrig slew=(0.249 0.2072)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK (0.5513 0.5389) RiseTrig slew=(0.249 0.2072)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK (0.5531 0.5404) RiseTrig slew=(0.249 0.2072)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK (0.5518 0.5393) RiseTrig slew=(0.249 0.2072)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK (0.5509 0.5385) RiseTrig slew=(0.2491 0.2073)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK (0.5524 0.5398) RiseTrig slew=(0.2491 0.2072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK (0.5486 0.5366) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK (0.5469 0.5353) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK (0.5519 0.5394) RiseTrig slew=(0.249 0.2072)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK (0.554 0.5412) RiseTrig slew=(0.249 0.2071)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK (0.5473 0.5355) RiseTrig slew=(0.2486 0.207)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK (0.554 0.5412) RiseTrig slew=(0.249 0.2071)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK (0.5478 0.536) RiseTrig slew=(0.2486 0.207)

tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK (0.5507 0.5384) RiseTrig slew=(0.2491 0.2073)

tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK (0.5518 0.5393) RiseTrig slew=(0.249 0.2072)

tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK (0.5512 0.5388) RiseTrig slew=(0.249 0.2073)

tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK (0.5421 0.5313) RiseTrig slew=(0.2479 0.2066)

tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK (0.5421 0.5312) RiseTrig slew=(0.2479 0.2066)

tx_core/axi_master/link_datain_0_d_reg[29]/CLK (0.5743 0.5638) RiseTrig slew=(0.2748 0.2308)

tx_core/axi_master/link_datain_1_d_reg[30]/CLK (0.5762 0.5657) RiseTrig slew=(0.2744 0.2309)

tx_core/axi_master/link_datain_1_d_reg[29]/CLK (0.5761 0.5657) RiseTrig slew=(0.2744 0.2309)

tx_core/axi_master/link_datain_1_d_reg[28]/CLK (0.5759 0.5655) RiseTrig slew=(0.2745 0.2309)

tx_core/axi_master/cur_chstate_1_reg[1]/CLK (0.5516 0.5392) RiseTrig slew=(0.2727 0.2191)

tx_core/axi_master/cur_chstate_1_reg[0]/CLK (0.5521 0.5398) RiseTrig slew=(0.2725 0.219)

tx_core/axi_master/arid_d_reg[1]/CLK (0.5529 0.5405) RiseTrig slew=(0.2724 0.2189)

tx_core/axi_master/arid_d_reg[0]/CLK (0.5524 0.54) RiseTrig slew=(0.2725 0.219)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK (0.5462 0.5344) RiseTrig slew=(0.273 0.2191)

tx_core/axi_master/cur_chstate_0_reg[1]/CLK (0.5497 0.5375) RiseTrig slew=(0.273 0.2193)

tx_core/axi_master/cur_chstate_0_reg[0]/CLK (0.5546 0.5422) RiseTrig slew=(0.2742 0.2207)

tx_core/axi_master/ch_gnt_d_reg[1]/CLK (0.5526 0.5402) RiseTrig slew=(0.2724 0.219)

tx_core/axi_master/ch_gnt_2d_reg[1]/CLK (0.5527 0.5403) RiseTrig slew=(0.2724 0.219)

tx_core/axi_master/cur_state_reg[0]/CLK (0.5575 0.545) RiseTrig slew=(0.2742 0.2225)

tx_core/axi_master/cur_state_reg[1]/CLK (0.5395 0.5276) RiseTrig slew=(0.2708 0.2168)

tx_core/axi_master/ch_gnt_2d_reg[2]/CLK (0.5529 0.5404) RiseTrig slew=(0.2724 0.2189)

tx_core/axi_master/haddr1_d_reg[2]/CLK (0.5695 0.5586) RiseTrig slew=(0.2754 0.2299)

tx_core/axi_master/haddr1_d_reg[26]/CLK (0.5735 0.5629) RiseTrig slew=(0.275 0.2308)

tx_core/axi_master/haddr1_d_reg[28]/CLK (0.5715 0.5608) RiseTrig slew=(0.2752 0.2304)

tx_core/axi_master/haddr1_d_reg[30]/CLK (0.5546 0.5422) RiseTrig slew=(0.2742 0.2207)

tx_core/axi_master/haddr0_d_reg[2]/CLK (0.5735 0.563) RiseTrig slew=(0.275 0.2308)

tx_core/axi_master/haddr0_d_reg[30]/CLK (0.5736 0.5631) RiseTrig slew=(0.2749 0.2308)

tx_core/axi_master/haddr2_d_reg[2]/CLK (0.5737 0.5631) RiseTrig slew=(0.2749 0.2308)

tx_core/axi_master/haddr2_d_reg[30]/CLK (0.5502 0.5381) RiseTrig slew=(0.2738 0.2201)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK (0.5663 0.5549) RiseTrig slew=(0.2754 0.2286)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK (0.5687 0.5576) RiseTrig slew=(0.2754 0.2296)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK (0.5636 0.5517) RiseTrig slew=(0.2752 0.2271)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK (0.5652 0.5536) RiseTrig slew=(0.2754 0.228)

tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK (0.576 0.5656) RiseTrig slew=(0.2745 0.2309)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK (0.576 0.5655) RiseTrig slew=(0.2745 0.2309)

tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK (0.5521 0.5397) RiseTrig slew=(0.2725 0.219)

tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK (0.5611 0.5487) RiseTrig slew=(0.2749 0.2254)

tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK (0.5359 0.5233) RiseTrig slew=(0.2671 0.2128)

tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK (0.5372 0.525) RiseTrig slew=(0.2672 0.2129)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK (0.5519 0.5395) RiseTrig slew=(0.2726 0.2191)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK (0.5442 0.5325) RiseTrig slew=(0.2726 0.2186)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK (0.5731 0.5625) RiseTrig slew=(0.275 0.2307)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK (0.5752 0.5648) RiseTrig slew=(0.2746 0.2309)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK (0.5366 0.5242) RiseTrig slew=(0.2671 0.2129)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK (0.5366 0.5242) RiseTrig slew=(0.2671 0.2129)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK (0.5246 0.512) RiseTrig slew=(0.2584 0.2061)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK (0.5363 0.5238) RiseTrig slew=(0.2671 0.2128)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK (0.5358 0.5232) RiseTrig slew=(0.2671 0.2128)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK (0.5368 0.5244) RiseTrig slew=(0.2671 0.2129)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK (0.5372 0.5249) RiseTrig slew=(0.2672 0.2129)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK (0.5371 0.5248) RiseTrig slew=(0.2672 0.2129)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK (0.5368 0.5245) RiseTrig slew=(0.2671 0.2129)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK (0.5611 0.5486) RiseTrig slew=(0.2749 0.2253)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK (0.5357 0.5231) RiseTrig slew=(0.267 0.2128)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK (0.5339 0.521) RiseTrig slew=(0.2668 0.2126)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK (0.5354 0.5227) RiseTrig slew=(0.267 0.2128)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK (0.5348 0.522) RiseTrig slew=(0.2669 0.2127)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK (0.5354 0.5227) RiseTrig slew=(0.2683 0.2143)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK (0.5277 0.515) RiseTrig slew=(0.2619 0.2088)

tx_core/axi_master/ch_gnt_d_reg[2]/CLK (0.5475 0.5344) RiseTrig slew=(0.2408 0.1906)

tx_core/axi_master/ch_gnt_d_reg[0]/CLK (0.5487 0.5357) RiseTrig slew=(0.2408 0.1909)

tx_core/axi_master/ch_gnt_2d_reg[0]/CLK (0.5486 0.5357) RiseTrig slew=(0.2408 0.1909)

tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK (0.5719 0.5553) RiseTrig slew=(0.2481 0.1965)

tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK (0.5595 0.5453) RiseTrig slew=(0.2408 0.1928)

tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK (0.5503 0.5375) RiseTrig slew=(0.2408 0.1917)

tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK (0.5564 0.543) RiseTrig slew=(0.2408 0.1927)

tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK (0.5575 0.5438) RiseTrig slew=(0.2408 0.1927)

tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK (0.5668 0.5512) RiseTrig slew=(0.2457 0.1969)

tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK (0.5542 0.5414) RiseTrig slew=(0.2408 0.1924)

tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK (0.5539 0.5411) RiseTrig slew=(0.2408 0.1924)

tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK (0.5457 0.5324) RiseTrig slew=(0.2408 0.1899)

tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK (0.5537 0.541) RiseTrig slew=(0.2408 0.1923)

tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK (0.5577 0.544) RiseTrig slew=(0.2408 0.1927)

tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK (0.5607 0.5466) RiseTrig slew=(0.2435 0.1965)

tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK (0.5504 0.5376) RiseTrig slew=(0.2408 0.1917)

tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK (0.5543 0.5415) RiseTrig slew=(0.2408 0.1925)

tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK (0.5513 0.5385) RiseTrig slew=(0.2408 0.1919)

tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK (0.5731 0.5562) RiseTrig slew=(0.2486 0.1962)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK (0.5535 0.5408) RiseTrig slew=(0.2408 0.1923)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK (0.5667 0.5512) RiseTrig slew=(0.2457 0.1969)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK (0.5642 0.5492) RiseTrig slew=(0.2449 0.1969)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK (0.5725 0.5558) RiseTrig slew=(0.2484 0.1964)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK (0.5541 0.5413) RiseTrig slew=(0.2408 0.1924)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK (0.5667 0.5512) RiseTrig slew=(0.2456 0.1969)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK (0.5734 0.5565) RiseTrig slew=(0.2488 0.1962)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK (0.5544 0.5417) RiseTrig slew=(0.2408 0.1951)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK (0.5671 0.5514) RiseTrig slew=(0.2457 0.1968)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK (0.5492 0.5363) RiseTrig slew=(0.2408 0.1913)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK (0.5491 0.5363) RiseTrig slew=(0.2408 0.1913)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK (0.5499 0.5372) RiseTrig slew=(0.2408 0.193)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK (0.5591 0.545) RiseTrig slew=(0.2408 0.1928)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK (0.5558 0.5426) RiseTrig slew=(0.2408 0.1926)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK (0.5574 0.5438) RiseTrig slew=(0.2408 0.1927)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK (0.5698 0.5536) RiseTrig slew=(0.2469 0.1967)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK (0.56 0.5457) RiseTrig slew=(0.2408 0.1928)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK (0.5676 0.5519) RiseTrig slew=(0.2458 0.1968)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK (0.5703 0.554) RiseTrig slew=(0.2472 0.1967)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK (0.5699 0.5537) RiseTrig slew=(0.247 0.1967)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK (0.5714 0.5549) RiseTrig slew=(0.2478 0.1965)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK (0.5558 0.5428) RiseTrig slew=(0.2408 0.1955)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK (0.5478 0.5348) RiseTrig slew=(0.2408 0.1916)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK (0.5463 0.533) RiseTrig slew=(0.2408 0.1901)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (0.5465 0.5333) RiseTrig slew=(0.2408 0.1902)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK (0.5738 0.5568) RiseTrig slew=(0.249 0.1961)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK (0.5737 0.5567) RiseTrig slew=(0.2489 0.1961)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK (0.5737 0.5567) RiseTrig slew=(0.2489 0.1961)

tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK (0.5526 0.5422) RiseTrig slew=(0.2621 0.217)

tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK (0.553 0.5426) RiseTrig slew=(0.2622 0.2172)

tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK (0.5696 0.5589) RiseTrig slew=(0.2677 0.2232)

tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK (0.5387 0.527) RiseTrig slew=(0.2543 0.2082)

tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK (0.5662 0.556) RiseTrig slew=(0.267 0.2232)

tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK (0.5699 0.5591) RiseTrig slew=(0.2677 0.2232)

tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK (0.54 0.5287) RiseTrig slew=(0.2541 0.2083)

tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK (0.5527 0.5424) RiseTrig slew=(0.2622 0.2171)

tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK (0.5379 0.5262) RiseTrig slew=(0.2545 0.2081)

tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK (0.5386 0.527) RiseTrig slew=(0.2543 0.2082)

tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK (0.5401 0.5289) RiseTrig slew=(0.2541 0.2083)

tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK (0.5403 0.5291) RiseTrig slew=(0.254 0.2083)

tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK (0.5403 0.5291) RiseTrig slew=(0.254 0.2083)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK (0.5389 0.5274) RiseTrig slew=(0.2543 0.2082)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK (0.5691 0.5585) RiseTrig slew=(0.2676 0.2232)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK (0.5399 0.5286) RiseTrig slew=(0.2541 0.2083)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK (0.5697 0.559) RiseTrig slew=(0.2677 0.2232)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK (0.5371 0.5255) RiseTrig slew=(0.2546 0.208)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK (0.5384 0.5268) RiseTrig slew=(0.2543 0.2082)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK (0.5396 0.5283) RiseTrig slew=(0.2542 0.2083)

tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK (0.5663 0.556) RiseTrig slew=(0.267 0.2232)

tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK (0.569 0.5584) RiseTrig slew=(0.2676 0.2232)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK (0.5678 0.5573) RiseTrig slew=(0.2673 0.2233)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK (0.5529 0.5425) RiseTrig slew=(0.2622 0.2172)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK (0.5654 0.5551) RiseTrig slew=(0.2667 0.2231)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK (0.5642 0.5539) RiseTrig slew=(0.2663 0.2229)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK (0.5643 0.5541) RiseTrig slew=(0.2663 0.223)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK (0.5687 0.5581) RiseTrig slew=(0.2675 0.2232)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK (0.5518 0.5414) RiseTrig slew=(0.262 0.2167)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK (0.5534 0.5431) RiseTrig slew=(0.2633 0.2185)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK (0.561 0.5508) RiseTrig slew=(0.2651 0.2222)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK (0.5506 0.5402) RiseTrig slew=(0.2617 0.2162)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK (0.5691 0.5585) RiseTrig slew=(0.2676 0.2232)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK (0.5632 0.553) RiseTrig slew=(0.266 0.2228)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK (0.5829 0.5647) RiseTrig slew=(0.2762 0.228)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK (0.5785 0.5601) RiseTrig slew=(0.2753 0.228)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK (0.5827 0.5645) RiseTrig slew=(0.2761 0.2281)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK (0.579 0.5607) RiseTrig slew=(0.2754 0.2281)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK (0.5829 0.5647) RiseTrig slew=(0.2762 0.228)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK (0.5824 0.5642) RiseTrig slew=(0.2761 0.2281)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK (0.5444 0.5305) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK (0.5733 0.5557) RiseTrig slew=(0.2734 0.227)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK (0.5606 0.5458) RiseTrig slew=(0.2701 0.2219)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK (0.5743 0.5565) RiseTrig slew=(0.2739 0.2273)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK (0.573 0.5555) RiseTrig slew=(0.2733 0.227)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK (0.5512 0.5377) RiseTrig slew=(0.2645 0.2158)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK (0.5734 0.5557) RiseTrig slew=(0.2734 0.227)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK (0.5451 0.531) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK (0.5823 0.5641) RiseTrig slew=(0.2762 0.2282)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK (0.5804 0.5621) RiseTrig slew=(0.2758 0.2282)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK (0.5813 0.5632) RiseTrig slew=(0.276 0.2282)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK (0.5811 0.563) RiseTrig slew=(0.276 0.2282)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK (0.5824 0.5642) RiseTrig slew=(0.2762 0.2282)

tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK (0.5436 0.5296) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK (0.5553 0.5418) RiseTrig slew=(0.2673 0.2185)

tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK (0.5564 0.5426) RiseTrig slew=(0.2681 0.2193)

tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK (0.5429 0.529) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK (0.545 0.531) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK (0.5835 0.5653) RiseTrig slew=(0.2764 0.2282)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK (0.5449 0.5309) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK (0.5449 0.5309) RiseTrig slew=(0.2551 0.2114)

tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK (0.5439 0.53) RiseTrig slew=(0.2551 0.2114)

tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK (0.5774 0.5591) RiseTrig slew=(0.275 0.2279)

tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK (0.5562 0.5424) RiseTrig slew=(0.2673 0.2187)

tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK (0.582 0.5639) RiseTrig slew=(0.276 0.2281)

tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK (0.5808 0.5625) RiseTrig slew=(0.2757 0.2281)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK (0.5802 0.5619) RiseTrig slew=(0.2756 0.228)

tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK (0.5815 0.5632) RiseTrig slew=(0.2759 0.2281)

tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK (0.5777 0.5593) RiseTrig slew=(0.2749 0.2278)

tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK (0.5737 0.556) RiseTrig slew=(0.2736 0.2271)

tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK (0.5559 0.5422) RiseTrig slew=(0.2673 0.2186)

tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK (0.5821 0.564) RiseTrig slew=(0.276 0.2281)

tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK (0.5767 0.5584) RiseTrig slew=(0.2746 0.2277)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK (0.5799 0.5615) RiseTrig slew=(0.2755 0.228)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK (0.579 0.5607) RiseTrig slew=(0.2753 0.228)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK (0.5762 0.558) RiseTrig slew=(0.2745 0.2276)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK (0.5748 0.5569) RiseTrig slew=(0.274 0.2274)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK (0.5564 0.5425) RiseTrig slew=(0.2673 0.2188)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK (0.5751 0.5572) RiseTrig slew=(0.2741 0.2274)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK (0.5686 0.5519) RiseTrig slew=(0.2725 0.2256)

tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK (0.5833 0.5652) RiseTrig slew=(0.2764 0.2282)

tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK (0.5832 0.5651) RiseTrig slew=(0.2764 0.2282)

tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK (0.5824 0.5643) RiseTrig slew=(0.2762 0.2282)

tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK (0.576 0.5579) RiseTrig slew=(0.2745 0.2277)

tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK (0.5764 0.5582) RiseTrig slew=(0.2746 0.2277)

tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK (0.5831 0.565) RiseTrig slew=(0.2764 0.2282)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK (0.5758 0.5606) RiseTrig slew=(0.2891 0.2502)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK (0.5757 0.5606) RiseTrig slew=(0.2891 0.2503)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK (0.5771 0.5617) RiseTrig slew=(0.289 0.2506)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK (0.5803 0.5645) RiseTrig slew=(0.2886 0.2513)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK (0.5817 0.5658) RiseTrig slew=(0.2884 0.2515)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK (0.5726 0.5576) RiseTrig slew=(0.2887 0.2482)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK (0.5685 0.5542) RiseTrig slew=(0.29 0.2466)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK (0.5726 0.5576) RiseTrig slew=(0.2887 0.2482)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK (0.5715 0.5567) RiseTrig slew=(0.2889 0.2479)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK (0.5806 0.5648) RiseTrig slew=(0.2886 0.2513)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK (0.5805 0.5647) RiseTrig slew=(0.2886 0.2513)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK (0.5818 0.5659) RiseTrig slew=(0.2884 0.2515)

tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK (0.5698 0.5553) RiseTrig slew=(0.2895 0.2472)

tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK (0.5779 0.5624) RiseTrig slew=(0.289 0.2508)

tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK (0.5794 0.5637) RiseTrig slew=(0.2888 0.2511)

tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK (0.5805 0.5647) RiseTrig slew=(0.2886 0.2513)

tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK (0.5807 0.5649) RiseTrig slew=(0.2885 0.2513)

tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK (0.5709 0.5562) RiseTrig slew=(0.2892 0.2476)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK (0.5721 0.5572) RiseTrig slew=(0.2887 0.2481)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK (0.5677 0.5535) RiseTrig slew=(0.2903 0.2462)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK (0.5813 0.5655) RiseTrig slew=(0.2884 0.2514)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK (0.5814 0.5655) RiseTrig slew=(0.2884 0.2514)

tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK (0.5712 0.5565) RiseTrig slew=(0.289 0.2478)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK (0.5692 0.5549) RiseTrig slew=(0.2901 0.2474)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK (0.5674 0.5533) RiseTrig slew=(0.2903 0.2461)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK (0.5721 0.5574) RiseTrig slew=(0.2893 0.2489)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK (0.5607 0.5477) RiseTrig slew=(0.291 0.2421)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK (0.5678 0.5537) RiseTrig slew=(0.2902 0.2463)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK (0.5726 0.5576) RiseTrig slew=(0.2887 0.2482)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK (0.5724 0.5574) RiseTrig slew=(0.2887 0.2482)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK (0.5687 0.5544) RiseTrig slew=(0.2899 0.2468)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK (0.5679 0.5537) RiseTrig slew=(0.2902 0.2463)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK (0.567 0.553) RiseTrig slew=(0.2904 0.246)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK (0.5678 0.5536) RiseTrig slew=(0.2902 0.2463)

tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK (0.5705 0.5558) RiseTrig slew=(0.2893 0.2475)

tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK (0.5812 0.5653) RiseTrig slew=(0.2884 0.2514)

tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK (0.5809 0.5651) RiseTrig slew=(0.2885 0.2513)

tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK (0.5796 0.5639) RiseTrig slew=(0.2888 0.2512)

tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK (0.5808 0.565) RiseTrig slew=(0.2886 0.2514)

tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK (0.581 0.5652) RiseTrig slew=(0.2885 0.2514)

tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK (0.5807 0.5649) RiseTrig slew=(0.2886 0.2513)

tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK (0.5779 0.5624) RiseTrig slew=(0.289 0.2508)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK (0.5799 0.5642) RiseTrig slew=(0.2887 0.2512)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK (0.5801 0.5644) RiseTrig slew=(0.2887 0.2513)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK (0.5815 0.5656) RiseTrig slew=(0.2884 0.2514)

tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK (0.5739 0.559) RiseTrig slew=(0.2892 0.2496)

tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK (0.5785 0.563) RiseTrig slew=(0.2889 0.2509)

tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK (0.5799 0.5642) RiseTrig slew=(0.2887 0.2512)

tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK (0.5769 0.5615) RiseTrig slew=(0.2891 0.2506)

tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK (0.5818 0.5659) RiseTrig slew=(0.2884 0.2515)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK (0.5807 0.5649) RiseTrig slew=(0.2886 0.2514)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK (0.5808 0.565) RiseTrig slew=(0.2885 0.2514)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK (0.5785 0.563) RiseTrig slew=(0.2889 0.251)

tx_core/axi_master/link_datain_0_d_reg[26]/CLK (0.5289 0.5226) RiseTrig slew=(0.2514 0.2115)

tx_core/axi_master/link_datain_0_d_reg[25]/CLK (0.5467 0.5382) RiseTrig slew=(0.2516 0.2166)

tx_core/axi_master/link_datain_0_d_reg[12]/CLK (0.5506 0.5418) RiseTrig slew=(0.2503 0.2189)

tx_core/axi_master/link_datain_0_d_reg[6]/CLK (0.5581 0.5488) RiseTrig slew=(0.2462 0.2217)

tx_core/axi_master/link_datain_1_d_reg[26]/CLK (0.5297 0.5232) RiseTrig slew=(0.2513 0.2115)

tx_core/axi_master/link_datain_1_d_reg[12]/CLK (0.5454 0.537) RiseTrig slew=(0.2518 0.2156)

tx_core/axi_master/link_datain_1_d_reg[6]/CLK (0.555 0.5459) RiseTrig slew=(0.2481 0.2208)

tx_core/axi_master/link_datain_2_d_reg[26]/CLK (0.5617 0.5523) RiseTrig slew=(0.245 0.2221)

tx_core/axi_master/link_datain_2_d_reg[6]/CLK (0.56 0.5506) RiseTrig slew=(0.2456 0.222)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK (0.5617 0.5524) RiseTrig slew=(0.245 0.2221)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK (0.5367 0.5293) RiseTrig slew=(0.2525 0.2133)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK (0.5601 0.5507) RiseTrig slew=(0.2456 0.222)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK (0.5505 0.5417) RiseTrig slew=(0.2503 0.2189)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK (0.5435 0.5353) RiseTrig slew=(0.2522 0.2144)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK (0.5404 0.5326) RiseTrig slew=(0.2526 0.2139)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK (0.5606 0.5511) RiseTrig slew=(0.2454 0.222)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK (0.5296 0.5231) RiseTrig slew=(0.2513 0.2115)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK (0.5452 0.5369) RiseTrig slew=(0.2518 0.2156)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK (0.5617 0.5524) RiseTrig slew=(0.245 0.2221)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK (0.545 0.5367) RiseTrig slew=(0.2519 0.2154)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK (0.5529 0.5439) RiseTrig slew=(0.2493 0.22)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK (0.5487 0.54) RiseTrig slew=(0.251 0.2179)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK (0.5454 0.5371) RiseTrig slew=(0.2518 0.2157)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK (0.5346 0.5276) RiseTrig slew=(0.2524 0.213)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK (0.5217 0.5155) RiseTrig slew=(0.2484 0.2083)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK (0.5294 0.523) RiseTrig slew=(0.2514 0.2115)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK (0.5311 0.5244) RiseTrig slew=(0.2518 0.2121)

tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK (0.559 0.5497) RiseTrig slew=(0.2459 0.2218)

tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK (0.559 0.5497) RiseTrig slew=(0.2459 0.2218)

tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK (0.5561 0.5469) RiseTrig slew=(0.2474 0.2212)

tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK (0.5581 0.5488) RiseTrig slew=(0.2462 0.2217)

tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK (0.6023 0.5884) RiseTrig slew=(0.2664 0.2249)

tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK (0.6334 0.6192) RiseTrig slew=(0.278 0.233)

tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK (0.6129 0.5994) RiseTrig slew=(0.2647 0.2257)

tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK (0.6331 0.6189) RiseTrig slew=(0.2779 0.233)

tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK (0.6302 0.6161) RiseTrig slew=(0.277 0.2331)

tx_core/tx_crc/crcpkt1/load16_d_reg/CLK (0.6115 0.598) RiseTrig slew=(0.2643 0.2259)

tx_core/tx_crc/crcpkt1/load24_d_reg/CLK (0.6051 0.5914) RiseTrig slew=(0.2664 0.226)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK (0.6312 0.617) RiseTrig slew=(0.2773 0.2331)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK (0.608 0.5944) RiseTrig slew=(0.2663 0.2269)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK (0.6139 0.6004) RiseTrig slew=(0.268 0.2276)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK (0.6105 0.597) RiseTrig slew=(0.2661 0.2274)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK (0.631 0.6169) RiseTrig slew=(0.2773 0.2331)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK (0.6303 0.6163) RiseTrig slew=(0.277 0.2331)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK (0.6124 0.5989) RiseTrig slew=(0.2646 0.2258)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK (0.6093 0.5958) RiseTrig slew=(0.2649 0.2259)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK (0.6162 0.6027) RiseTrig slew=(0.2661 0.2252)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK (0.6335 0.6192) RiseTrig slew=(0.278 0.233)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK (0.605 0.5912) RiseTrig slew=(0.2662 0.2256)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK (0.6105 0.597) RiseTrig slew=(0.2661 0.2274)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK (0.6312 0.6171) RiseTrig slew=(0.2773 0.2331)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK (0.6334 0.6192) RiseTrig slew=(0.278 0.233)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK (0.6181 0.6045) RiseTrig slew=(0.2711 0.2294)

tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK (0.6317 0.6175) RiseTrig slew=(0.2774 0.2331)

tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK (0.6325 0.6183) RiseTrig slew=(0.2777 0.2331)

tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK (0.633 0.6188) RiseTrig slew=(0.2778 0.233)

tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK (0.632 0.6178) RiseTrig slew=(0.2775 0.2331)

tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK (0.6222 0.6086) RiseTrig slew=(0.2736 0.2315)

tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK (0.6046 0.5908) RiseTrig slew=(0.2662 0.2256)

tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK (0.606 0.5922) RiseTrig slew=(0.2664 0.2263)

tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK (0.6158 0.6022) RiseTrig slew=(0.2694 0.2277)

tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK (0.6242 0.6104) RiseTrig slew=(0.2746 0.2322)

tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK (0.6142 0.6006) RiseTrig slew=(0.2682 0.2277)

tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK (0.6139 0.6004) RiseTrig slew=(0.268 0.2276)

tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK (0.6139 0.6004) RiseTrig slew=(0.2649 0.2256)

tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK (0.6205 0.607) RiseTrig slew=(0.2681 0.2261)

tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK (0.617 0.6034) RiseTrig slew=(0.2703 0.2286)

tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK (0.614 0.6004) RiseTrig slew=(0.268 0.2276)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK (0.6192 0.6057) RiseTrig slew=(0.2675 0.2257)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK (0.6207 0.6072) RiseTrig slew=(0.2681 0.2262)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK (0.6205 0.607) RiseTrig slew=(0.268 0.2261)

tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK (0.6358 0.6227) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK (0.6324 0.6191) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK (0.6359 0.6229) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK (0.6328 0.6196) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK (0.6344 0.6213) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK (0.6346 0.6215) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK (0.6332 0.62) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK (0.6325 0.6192) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK (0.6274 0.6138) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK (0.6331 0.6198) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK (0.6204 0.6066) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK (0.6325 0.6192) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK (0.6352 0.6222) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK (0.6187 0.6051) RiseTrig slew=(0.2464 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK (0.6183 0.6047) RiseTrig slew=(0.2463 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK (0.6306 0.6173) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK (0.6201 0.6063) RiseTrig slew=(0.2464 0.2002)

tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK (0.6216 0.6078) RiseTrig slew=(0.2463 0.2002)

tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK (0.6328 0.6195) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK (0.634 0.6208) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK (0.621 0.6072) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK (0.6281 0.6146) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK (0.6226 0.6089) RiseTrig slew=(0.2462 0.2002)

tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK (0.6316 0.6183) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/load40_d_reg/CLK (0.6269 0.6134) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/load48_d_reg/CLK (0.6216 0.6078) RiseTrig slew=(0.2463 0.2002)

tx_core/tx_crc/crcpkt1/load64_d_reg/CLK (0.6339 0.6207) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK (0.6327 0.6195) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK (0.6327 0.6195) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK (0.634 0.6209) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK (0.6348 0.6217) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK (0.6331 0.6199) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK (0.6335 0.6203) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK (0.6192 0.6055) RiseTrig slew=(0.2462 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK (0.6211 0.6073) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK (0.6297 0.6163) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK (0.6317 0.6184) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK (0.636 0.6229) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK (0.6326 0.6194) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK (0.6286 0.6152) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK (0.6357 0.6227) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK (0.6208 0.607) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK (0.6211 0.6073) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK (0.6327 0.6194) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK (0.6333 0.62) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK (0.6283 0.6148) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK (0.6326 0.6194) RiseTrig slew=(0.2461 0.2002)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK (0.6353 0.6223) RiseTrig slew=(0.2461 0.2002)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK (0.5908 0.5806) RiseTrig slew=(0.2427 0.199)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK (0.592 0.5818) RiseTrig slew=(0.2429 0.1996)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK (0.6097 0.5998) RiseTrig slew=(0.2494 0.2076)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK (0.6091 0.5993) RiseTrig slew=(0.2493 0.2076)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK (0.6094 0.5995) RiseTrig slew=(0.2493 0.2076)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK (0.5903 0.5802) RiseTrig slew=(0.2426 0.1987)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK (0.6102 0.6003) RiseTrig slew=(0.2495 0.2075)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK (0.5942 0.5841) RiseTrig slew=(0.2432 0.2006)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK (0.6029 0.5932) RiseTrig slew=(0.2474 0.2071)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK (0.6044 0.5946) RiseTrig slew=(0.248 0.2074)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK (0.5867 0.5768) RiseTrig slew=(0.2414 0.199)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK (0.5904 0.5803) RiseTrig slew=(0.2426 0.1988)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK (0.6099 0.6) RiseTrig slew=(0.2494 0.2076)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK (0.6089 0.599) RiseTrig slew=(0.2492 0.2076)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK (0.6101 0.6002) RiseTrig slew=(0.2495 0.2076)

tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK (0.5942 0.5842) RiseTrig slew=(0.2432 0.2006)

tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK (0.6082 0.5984) RiseTrig slew=(0.2491 0.2077)

tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK (0.6058 0.5961) RiseTrig slew=(0.2484 0.2076)

tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK (0.5955 0.5854) RiseTrig slew=(0.2447 0.2026)

tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK (0.592 0.5817) RiseTrig slew=(0.2443 0.2013)

tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK (0.5951 0.585) RiseTrig slew=(0.2446 0.2025)

tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK (0.5947 0.5846) RiseTrig slew=(0.2446 0.2023)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK (0.5976 0.5877) RiseTrig slew=(0.2463 0.2051)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK (0.595 0.5849) RiseTrig slew=(0.2446 0.2025)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK (0.5969 0.5869) RiseTrig slew=(0.2461 0.2048)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK (0.5936 0.5835) RiseTrig slew=(0.2432 0.2004)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK (0.5891 0.5791) RiseTrig slew=(0.2423 0.1988)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK (0.5977 0.5878) RiseTrig slew=(0.2463 0.2052)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK (0.5926 0.5824) RiseTrig slew=(0.243 0.1999)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK (0.5878 0.5778) RiseTrig slew=(0.2418 0.1989)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK (0.5954 0.5854) RiseTrig slew=(0.2447 0.2026)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK (0.5882 0.5782) RiseTrig slew=(0.242 0.1989)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK (0.5938 0.5836) RiseTrig slew=(0.2432 0.2004)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK (0.6069 0.5972) RiseTrig slew=(0.2488 0.2077)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK (0.6059 0.5961) RiseTrig slew=(0.2484 0.2076)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK (0.5947 0.5846) RiseTrig slew=(0.2455 0.2034)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK (0.5936 0.5835) RiseTrig slew=(0.2432 0.2004)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK (0.5956 0.5855) RiseTrig slew=(0.2447 0.2027)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK (0.5952 0.5851) RiseTrig slew=(0.2446 0.2025)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK (0.6057 0.5959) RiseTrig slew=(0.2484 0.2076)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK (0.5989 0.589) RiseTrig slew=(0.2465 0.2058)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK (0.5942 0.5841) RiseTrig slew=(0.2432 0.2006)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK (0.601 0.5913) RiseTrig slew=(0.2467 0.2066)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK (0.5997 0.5899) RiseTrig slew=(0.2466 0.2061)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK (0.5935 0.5833) RiseTrig slew=(0.2445 0.2019)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK (0.5927 0.5825) RiseTrig slew=(0.2443 0.2015)

tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK (0.5953 0.5852) RiseTrig slew=(0.2447 0.2026)

tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK (0.5942 0.5841) RiseTrig slew=(0.2432 0.2006)

tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK (0.5947 0.5846) RiseTrig slew=(0.2446 0.2024)

tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK (0.6086 0.5987) RiseTrig slew=(0.2491 0.2077)

tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK (0.6026 0.5929) RiseTrig slew=(0.2473 0.207)

tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK (0.5809 0.5718) RiseTrig slew=(0.2079 0.1866)

tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK (0.5791 0.5701) RiseTrig slew=(0.2081 0.1869)

tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK (0.5795 0.5705) RiseTrig slew=(0.208 0.1868)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK (0.5847 0.5754) RiseTrig slew=(0.2085 0.1863)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK (0.5827 0.5736) RiseTrig slew=(0.2079 0.1867)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK (0.5812 0.5721) RiseTrig slew=(0.2079 0.1866)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK (0.5811 0.572) RiseTrig slew=(0.2079 0.1866)

tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK (0.5847 0.5754) RiseTrig slew=(0.2085 0.1863)

tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK (0.5813 0.5722) RiseTrig slew=(0.2079 0.1869)

tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK (0.5786 0.5696) RiseTrig slew=(0.2082 0.187)

tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK (0.5808 0.5717) RiseTrig slew=(0.2079 0.1867)

tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK (0.5843 0.5751) RiseTrig slew=(0.2084 0.1864)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK (0.5845 0.5752) RiseTrig slew=(0.2085 0.1864)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK (0.5828 0.5736) RiseTrig slew=(0.2079 0.1867)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK (0.5812 0.5721) RiseTrig slew=(0.2079 0.1869)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK (0.5838 0.5746) RiseTrig slew=(0.2082 0.1865)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK (0.5818 0.5726) RiseTrig slew=(0.2079 0.1868)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK (0.5816 0.5725) RiseTrig slew=(0.2079 0.1869)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK (0.5782 0.5692) RiseTrig slew=(0.2084 0.1871)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK (0.5777 0.5687) RiseTrig slew=(0.2084 0.187)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK (0.584 0.5747) RiseTrig slew=(0.2083 0.1865)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK (0.5849 0.5756) RiseTrig slew=(0.2086 0.1863)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK (0.5846 0.5753) RiseTrig slew=(0.2085 0.1863)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK (0.5842 0.5749) RiseTrig slew=(0.2084 0.1864)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK (0.5828 0.5737) RiseTrig slew=(0.2079 0.1867)

tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK (0.6169 0.6055) RiseTrig slew=(0.2791 0.2329)

tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK (0.6126 0.6016) RiseTrig slew=(0.2772 0.2324)

tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK (0.6258 0.6142) RiseTrig slew=(0.2816 0.2314)

tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK (0.6126 0.6016) RiseTrig slew=(0.2772 0.2324)

tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK (0.6292 0.6177) RiseTrig slew=(0.2821 0.2299)

tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK (0.6258 0.6143) RiseTrig slew=(0.2816 0.2313)

tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK (0.6265 0.615) RiseTrig slew=(0.2816 0.231)

tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK (0.6296 0.6181) RiseTrig slew=(0.2821 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK (0.6301 0.6186) RiseTrig slew=(0.2821 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK (0.6301 0.6186) RiseTrig slew=(0.2821 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK (0.6299 0.6184) RiseTrig slew=(0.2821 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK (0.6277 0.6162) RiseTrig slew=(0.2819 0.2306)

tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK (0.6264 0.6148) RiseTrig slew=(0.2816 0.231)

tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK (0.6297 0.6182) RiseTrig slew=(0.2821 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK (0.6261 0.6145) RiseTrig slew=(0.2816 0.2313)

tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK (0.6297 0.6182) RiseTrig slew=(0.2821 0.2297)

tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK (0.6192 0.6076) RiseTrig slew=(0.2799 0.2328)

tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK (0.6262 0.6146) RiseTrig slew=(0.2816 0.2311)

tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK (0.6246 0.613) RiseTrig slew=(0.2813 0.2317)

tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK (0.6255 0.6139) RiseTrig slew=(0.2815 0.2314)

tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK (0.6255 0.6139) RiseTrig slew=(0.2815 0.2314)

tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK (0.6263 0.6148) RiseTrig slew=(0.2816 0.2311)

tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK (0.6257 0.6142) RiseTrig slew=(0.2815 0.2313)

tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK (0.6254 0.6138) RiseTrig slew=(0.2815 0.2314)

tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK (0.5976 0.5864) RiseTrig slew=(0.2663 0.2217)

tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK (0.6124 0.6014) RiseTrig slew=(0.2771 0.2324)

tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK (0.5953 0.584) RiseTrig slew=(0.2656 0.2208)

tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK (0.6276 0.6161) RiseTrig slew=(0.2819 0.2306)

tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK (0.5966 0.5852) RiseTrig slew=(0.266 0.2213)

tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK (0.5984 0.5872) RiseTrig slew=(0.2665 0.222)

tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK (0.605 0.594) RiseTrig slew=(0.273 0.2296)

tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK (0.6 0.5889) RiseTrig slew=(0.2668 0.2225)

tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK (0.6067 0.5958) RiseTrig slew=(0.2733 0.23)

tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK (0.6014 0.5903) RiseTrig slew=(0.2669 0.2228)

tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK (0.5989 0.5877) RiseTrig slew=(0.2666 0.2222)

tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK (0.6019 0.5909) RiseTrig slew=(0.267 0.2229)

tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK (0.6019 0.5908) RiseTrig slew=(0.267 0.2229)

tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK (0.6062 0.5952) RiseTrig slew=(0.2733 0.23)

tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK (0.6018 0.5907) RiseTrig slew=(0.267 0.2229)

tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK (0.607 0.596) RiseTrig slew=(0.2733 0.23)

tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK (0.6126 0.6016) RiseTrig slew=(0.2772 0.2324)

tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK (0.6005 0.5894) RiseTrig slew=(0.2669 0.2226)

tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK (0.6071 0.5962) RiseTrig slew=(0.2739 0.2307)

tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK (0.5967 0.5854) RiseTrig slew=(0.2677 0.2233)

tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK (0.627 0.6155) RiseTrig slew=(0.2818 0.2309)

tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK (0.5979 0.5867) RiseTrig slew=(0.2664 0.2218)

tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK (0.6065 0.5955) RiseTrig slew=(0.2733 0.23)

tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK (0.5981 0.5869) RiseTrig slew=(0.2665 0.2218)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK (0.6012 0.5901) RiseTrig slew=(0.2669 0.2228)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK (0.6008 0.5897) RiseTrig slew=(0.2669 0.2227)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK (0.6248 0.6132) RiseTrig slew=(0.2814 0.2317)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK (0.6143 0.6031) RiseTrig slew=(0.2781 0.2327)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK (0.6221 0.6104) RiseTrig slew=(0.2808 0.2324)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK (0.605 0.5941) RiseTrig slew=(0.273 0.2296)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK (0.5977 0.5864) RiseTrig slew=(0.2663 0.2217)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK (0.5978 0.5865) RiseTrig slew=(0.2687 0.2244)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK (0.6265 0.615) RiseTrig slew=(0.2816 0.231)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK (0.6018 0.5906) RiseTrig slew=(0.2714 0.2276)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK (0.6047 0.5937) RiseTrig slew=(0.2729 0.2294)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK (0.5993 0.5881) RiseTrig slew=(0.2667 0.2223)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK (0.6288 0.6173) RiseTrig slew=(0.282 0.2301)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK (0.5888 0.5777) RiseTrig slew=(0.2645 0.215)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK (0.6098 0.5988) RiseTrig slew=(0.2757 0.2317)

tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK (0.6077 0.5976) RiseTrig slew=(0.2747 0.23)

tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK (0.6011 0.5908) RiseTrig slew=(0.2722 0.2261)

tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK (0.6241 0.6135) RiseTrig slew=(0.2783 0.2298)

tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK (0.5971 0.5867) RiseTrig slew=(0.2691 0.2213)

tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK (0.6024 0.5923) RiseTrig slew=(0.2721 0.2263)

tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK (0.6023 0.5922) RiseTrig slew=(0.2721 0.2263)

tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK (0.5943 0.5837) RiseTrig slew=(0.2688 0.2202)

tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK (0.5961 0.5856) RiseTrig slew=(0.269 0.221)

tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK (0.6221 0.6114) RiseTrig slew=(0.2782 0.2305)

tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK (0.595 0.5845) RiseTrig slew=(0.2698 0.2217)

tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK (0.598 0.5877) RiseTrig slew=(0.2691 0.2215)

tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK (0.6015 0.5913) RiseTrig slew=(0.2722 0.2262)

tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK (0.6243 0.6137) RiseTrig slew=(0.2784 0.2298)

tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK (0.6276 0.6171) RiseTrig slew=(0.2783 0.2283)

tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK (0.6278 0.6173) RiseTrig slew=(0.2783 0.2282)

tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK (0.6276 0.6171) RiseTrig slew=(0.2783 0.2283)

tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK (0.6273 0.6168) RiseTrig slew=(0.2783 0.2284)

tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK (0.6277 0.6172) RiseTrig slew=(0.2783 0.2282)

tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK (0.6279 0.6174) RiseTrig slew=(0.2783 0.2282)

tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK (0.6291 0.6186) RiseTrig slew=(0.2782 0.2281)

tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK (0.5997 0.5895) RiseTrig slew=(0.269 0.2219)

tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK (0.5997 0.5895) RiseTrig slew=(0.269 0.2219)

tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK (0.5941 0.5836) RiseTrig slew=(0.2688 0.2202)

tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK (0.5998 0.5896) RiseTrig slew=(0.269 0.222)

tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK (0.6018 0.5916) RiseTrig slew=(0.2722 0.2262)

tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK (0.5992 0.5889) RiseTrig slew=(0.2691 0.2218)

tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK (0.6021 0.5919) RiseTrig slew=(0.2722 0.2263)

tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK (0.606 0.5958) RiseTrig slew=(0.2738 0.2293)

tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK (0.6154 0.6048) RiseTrig slew=(0.2772 0.2314)

tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK (0.602 0.5918) RiseTrig slew=(0.2722 0.2263)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK (0.6198 0.609) RiseTrig slew=(0.278 0.231)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK (0.6038 0.5937) RiseTrig slew=(0.2733 0.2282)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK (0.5995 0.5892) RiseTrig slew=(0.272 0.2254)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK (0.6242 0.6136) RiseTrig slew=(0.2783 0.2298)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK (0.6283 0.6178) RiseTrig slew=(0.2782 0.2282)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK (0.5999 0.5897) RiseTrig slew=(0.269 0.222)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK (0.6242 0.6136) RiseTrig slew=(0.2783 0.2298)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK (0.6137 0.6032) RiseTrig slew=(0.2768 0.2313)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK (0.6279 0.6174) RiseTrig slew=(0.2783 0.2282)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK (0.6097 0.5995) RiseTrig slew=(0.2755 0.2306)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK (0.6222 0.6115) RiseTrig slew=(0.2783 0.2305)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK (0.6022 0.5921) RiseTrig slew=(0.2729 0.2273)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK (0.6261 0.6156) RiseTrig slew=(0.2784 0.229)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK (0.6221 0.6114) RiseTrig slew=(0.2782 0.2305)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK (0.5992 0.589) RiseTrig slew=(0.2691 0.2218)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK (0.5993 0.589) RiseTrig slew=(0.2691 0.2218)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK (0.6289 0.6183) RiseTrig slew=(0.2782 0.2281)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK (0.5976 0.5873) RiseTrig slew=(0.2691 0.2214)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK (0.602 0.5919) RiseTrig slew=(0.2722 0.2263)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK (0.6105 0.6003) RiseTrig slew=(0.2758 0.2308)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK (0.6111 0.6007) RiseTrig slew=(0.276 0.2309)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK (0.5941 0.5836) RiseTrig slew=(0.2688 0.2202)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK (0.5952 0.5847) RiseTrig slew=(0.2689 0.2206)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK (0.6019 0.5917) RiseTrig slew=(0.2722 0.2262)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK (0.6105 0.6003) RiseTrig slew=(0.2758 0.2308)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK (0.5942 0.5837) RiseTrig slew=(0.2688 0.2202)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK (0.5989 0.5886) RiseTrig slew=(0.2691 0.2218)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK (0.5987 0.5884) RiseTrig slew=(0.2691 0.2217)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK (0.6289 0.6183) RiseTrig slew=(0.2782 0.2281)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK (0.6286 0.6181) RiseTrig slew=(0.2782 0.2281)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK (0.6279 0.6174) RiseTrig slew=(0.2783 0.2282)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK (0.6246 0.614) RiseTrig slew=(0.2784 0.2297)

tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK (0.6285 0.6138) RiseTrig slew=(0.2767 0.2329)

tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK (0.6301 0.6153) RiseTrig slew=(0.2759 0.2327)

tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK (0.6274 0.6126) RiseTrig slew=(0.2772 0.2329)

tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK (0.6434 0.6281) RiseTrig slew=(0.2858 0.2428)

tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK (0.6451 0.6297) RiseTrig slew=(0.2855 0.2423)

tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK (0.6228 0.6077) RiseTrig slew=(0.2793 0.2338)

tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK (0.645 0.6296) RiseTrig slew=(0.2854 0.2423)

tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK (0.6319 0.6172) RiseTrig slew=(0.2754 0.2324)

tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK (0.6247 0.6098) RiseTrig slew=(0.2781 0.233)

tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK (0.6661 0.6505) RiseTrig slew=(0.2929 0.2489)

tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK (0.6472 0.6317) RiseTrig slew=(0.2878 0.2446)

tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK (0.6453 0.6299) RiseTrig slew=(0.2855 0.2423)

tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK (0.6661 0.6506) RiseTrig slew=(0.2929 0.2489)

tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK (0.6419 0.6268) RiseTrig slew=(0.2846 0.2416)

tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK (0.6619 0.6459) RiseTrig slew=(0.2925 0.2482)

tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK (0.6414 0.6263) RiseTrig slew=(0.2847 0.2418)

tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK (0.6289 0.6142) RiseTrig slew=(0.2765 0.2328)

tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK (0.6278 0.6129) RiseTrig slew=(0.2797 0.2362)

tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK (0.666 0.6504) RiseTrig slew=(0.2929 0.2489)

tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK (0.6447 0.6293) RiseTrig slew=(0.2854 0.2422)

tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK (0.6442 0.6289) RiseTrig slew=(0.2852 0.2422)

tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK (0.6449 0.6296) RiseTrig slew=(0.2866 0.2436)

tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK (0.6593 0.6433) RiseTrig slew=(0.2921 0.2476)

tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK (0.6633 0.6475) RiseTrig slew=(0.2927 0.2485)

tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK (0.6621 0.6462) RiseTrig slew=(0.2926 0.2483)

tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK (0.6644 0.6487) RiseTrig slew=(0.2928 0.2487)

tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK (0.6646 0.6489) RiseTrig slew=(0.2928 0.2487)

tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK (0.6601 0.644) RiseTrig slew=(0.2923 0.2478)

tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK (0.6627 0.6468) RiseTrig slew=(0.2927 0.2484)

tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK (0.6652 0.6496) RiseTrig slew=(0.2929 0.2488)

tx_core/tx_crc/crcpkt1/load32_d_reg/CLK (0.6273 0.6126) RiseTrig slew=(0.2772 0.2329)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK (0.6349 0.6199) RiseTrig slew=(0.2804 0.2377)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK (0.6296 0.6148) RiseTrig slew=(0.2762 0.2327)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK (0.6296 0.6149) RiseTrig slew=(0.2761 0.2327)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK (0.6325 0.6176) RiseTrig slew=(0.2791 0.2375)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK (0.6414 0.6263) RiseTrig slew=(0.2844 0.2415)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK (0.638 0.6229) RiseTrig slew=(0.2826 0.2397)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK (0.6419 0.6268) RiseTrig slew=(0.2846 0.2416)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK (0.632 0.6172) RiseTrig slew=(0.2754 0.2324)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK (0.645 0.6296) RiseTrig slew=(0.2854 0.2423)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK (0.6437 0.6284) RiseTrig slew=(0.2851 0.2421)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK (0.6285 0.6138) RiseTrig slew=(0.2767 0.2328)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK (0.629 0.6142) RiseTrig slew=(0.2765 0.2328)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK (0.6452 0.6298) RiseTrig slew=(0.2855 0.2423)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK (0.632 0.6172) RiseTrig slew=(0.2754 0.2324)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK (0.6323 0.6175) RiseTrig slew=(0.2754 0.2324)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK (0.6225 0.6074) RiseTrig slew=(0.2787 0.2329)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK (0.6431 0.6278) RiseTrig slew=(0.2849 0.2419)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK (0.6296 0.6148) RiseTrig slew=(0.2796 0.2368)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK (0.6456 0.6302) RiseTrig slew=(0.287 0.2439)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK (0.6308 0.616) RiseTrig slew=(0.2755 0.2326)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK (0.6639 0.6481) RiseTrig slew=(0.2928 0.2486)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK (0.6312 0.6165) RiseTrig slew=(0.2754 0.2325)

tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK (0.6448 0.6295) RiseTrig slew=(0.2854 0.2423)

tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK (0.6324 0.6177) RiseTrig slew=(0.2754 0.2323)

tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK (0.6324 0.6177) RiseTrig slew=(0.2754 0.2323)

tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK (0.5948 0.5849) RiseTrig slew=(0.2584 0.2138)

tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK (0.6051 0.5955) RiseTrig slew=(0.2616 0.2187)

tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK (0.6195 0.6097) RiseTrig slew=(0.2636 0.2159)

tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK (0.6102 0.6004) RiseTrig slew=(0.2631 0.219)

tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK (0.6174 0.6076) RiseTrig slew=(0.2637 0.2169)

tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK (0.6199 0.6101) RiseTrig slew=(0.2636 0.2157)

tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK (0.5958 0.5859) RiseTrig slew=(0.2584 0.2139)

tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK (0.6198 0.6101) RiseTrig slew=(0.2636 0.2158)

tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK (0.6197 0.6099) RiseTrig slew=(0.2636 0.2158)

tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK (0.596 0.586) RiseTrig slew=(0.261 0.2169)

tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK (0.6061 0.5965) RiseTrig slew=(0.2617 0.2186)

tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK (0.605 0.5954) RiseTrig slew=(0.2619 0.2192)

tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK (0.6061 0.5965) RiseTrig slew=(0.2617 0.2186)

tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK (0.6173 0.6074) RiseTrig slew=(0.2637 0.217)

tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK (0.6057 0.5961) RiseTrig slew=(0.2617 0.2186)

tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK (0.5916 0.5817) RiseTrig slew=(0.2592 0.2142)

tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK (0.59 0.5802) RiseTrig slew=(0.2581 0.2128)

tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK (0.6053 0.5957) RiseTrig slew=(0.2616 0.2187)

tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK (0.6087 0.5989) RiseTrig slew=(0.2628 0.2191)

tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK (0.6128 0.6028) RiseTrig slew=(0.2634 0.2185)

tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK (0.6166 0.6067) RiseTrig slew=(0.2637 0.2173)

tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK (0.6088 0.599) RiseTrig slew=(0.2628 0.2191)

tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK (0.6112 0.6014) RiseTrig slew=(0.2632 0.2188)

tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK (0.6159 0.606) RiseTrig slew=(0.2636 0.2176)

tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK (0.6153 0.6053) RiseTrig slew=(0.2636 0.2178)

tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK (0.6102 0.6004) RiseTrig slew=(0.2631 0.219)

tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK (0.6175 0.6076) RiseTrig slew=(0.2637 0.2169)

tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK (0.6147 0.6047) RiseTrig slew=(0.2636 0.218)

tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK (0.5914 0.5815) RiseTrig slew=(0.2592 0.2142)

tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK (0.6183 0.6085) RiseTrig slew=(0.2636 0.2165)

tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK (0.6062 0.5966) RiseTrig slew=(0.2618 0.2185)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK (0.6046 0.595) RiseTrig slew=(0.2615 0.2188)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK (0.5919 0.582) RiseTrig slew=(0.2592 0.2142)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK (0.5965 0.5867) RiseTrig slew=(0.2583 0.2139)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK (0.5991 0.5893) RiseTrig slew=(0.2616 0.2182)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK (0.5923 0.5824) RiseTrig slew=(0.2597 0.2149)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK (0.6061 0.5964) RiseTrig slew=(0.2622 0.2192)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK (0.6197 0.6099) RiseTrig slew=(0.2636 0.2158)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK (0.606 0.5964) RiseTrig slew=(0.2617 0.2186)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK (0.5968 0.5869) RiseTrig slew=(0.2583 0.2139)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK (0.5959 0.586) RiseTrig slew=(0.261 0.2169)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK (0.6187 0.6089) RiseTrig slew=(0.2636 0.2163)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK (0.6144 0.6044) RiseTrig slew=(0.2636 0.2181)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK (0.5942 0.5842) RiseTrig slew=(0.2584 0.2137)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK (0.5958 0.5859) RiseTrig slew=(0.2584 0.2139)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK (0.5933 0.5833) RiseTrig slew=(0.2584 0.2135)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK (0.5919 0.582) RiseTrig slew=(0.2583 0.2133)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK (0.5964 0.5866) RiseTrig slew=(0.2583 0.2139)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK (0.5928 0.5829) RiseTrig slew=(0.2584 0.2135)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK (0.608 0.5983) RiseTrig slew=(0.2627 0.2192)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK (0.5955 0.5856) RiseTrig slew=(0.2584 0.2139)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK (0.5959 0.586) RiseTrig slew=(0.2584 0.2139)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK (0.5921 0.5822) RiseTrig slew=(0.2584 0.2133)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK (0.6032 0.5936) RiseTrig slew=(0.2617 0.2189)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK (0.592 0.5821) RiseTrig slew=(0.2592 0.2142)

tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK (0.5968 0.587) RiseTrig slew=(0.2583 0.2139)

tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK (0.605 0.5954) RiseTrig slew=(0.2616 0.2187)

tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK (0.6052 0.5956) RiseTrig slew=(0.2616 0.2187)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK (0.5835 0.5762) RiseTrig slew=(0.27 0.2225)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK (0.5838 0.5766) RiseTrig slew=(0.27 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK (0.5801 0.5722) RiseTrig slew=(0.2694 0.2212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK (0.5847 0.5776) RiseTrig slew=(0.2705 0.2238)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK (0.5699 0.5609) RiseTrig slew=(0.2659 0.2204)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK (0.5838 0.5765) RiseTrig slew=(0.2703 0.2233)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK (0.578 0.5696) RiseTrig slew=(0.2688 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK (0.5866 0.5799) RiseTrig slew=(0.2709 0.2245)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK (0.584 0.5768) RiseTrig slew=(0.2701 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK (0.5601 0.5507) RiseTrig slew=(0.2634 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK (0.5588 0.5493) RiseTrig slew=(0.2637 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK (0.5588 0.5493) RiseTrig slew=(0.2637 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK (0.5827 0.5752) RiseTrig slew=(0.2698 0.2221)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK (0.581 0.5732) RiseTrig slew=(0.2697 0.2218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK (0.5649 0.5556) RiseTrig slew=(0.2642 0.2212)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK (0.5838 0.5766) RiseTrig slew=(0.2703 0.2233)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK (0.5793 0.5712) RiseTrig slew=(0.2691 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK (0.5868 0.5801) RiseTrig slew=(0.2709 0.2245)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK (0.5597 0.5502) RiseTrig slew=(0.2635 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK (0.5576 0.5481) RiseTrig slew=(0.2639 0.2205)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK (0.5591 0.5497) RiseTrig slew=(0.2636 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK (0.5856 0.5787) RiseTrig slew=(0.2707 0.2241)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK (0.5791 0.5709) RiseTrig slew=(0.269 0.2202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK (0.5862 0.5794) RiseTrig slew=(0.2708 0.2243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK (0.5771 0.5686) RiseTrig slew=(0.2685 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK (0.5867 0.58) RiseTrig slew=(0.2709 0.2245)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK (0.5599 0.5505) RiseTrig slew=(0.2634 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK (0.5804 0.5725) RiseTrig slew=(0.2695 0.2213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK (0.5614 0.552) RiseTrig slew=(0.2642 0.2213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK (0.5824 0.5749) RiseTrig slew=(0.27 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK (0.5822 0.5747) RiseTrig slew=(0.2697 0.2219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK (0.5803 0.5724) RiseTrig slew=(0.2694 0.2213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK (0.587 0.5803) RiseTrig slew=(0.2709 0.2246)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK (0.584 0.5768) RiseTrig slew=(0.2701 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK (0.5572 0.5478) RiseTrig slew=(0.2639 0.2207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK (0.5581 0.5486) RiseTrig slew=(0.2638 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK (0.56 0.5506) RiseTrig slew=(0.2634 0.22)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK (0.587 0.5803) RiseTrig slew=(0.2709 0.2246)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK (0.5601 0.5507) RiseTrig slew=(0.2634 0.22)

tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK (0.5772 0.5686) RiseTrig slew=(0.2685 0.22)

tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK (0.5748 0.5661) RiseTrig slew=(0.2676 0.22)

tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK (0.5774 0.5689) RiseTrig slew=(0.2686 0.22)

tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK (0.5795 0.5714) RiseTrig slew=(0.2691 0.2204)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK (0.5774 0.5688) RiseTrig slew=(0.2686 0.22)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK (0.5802 0.5722) RiseTrig slew=(0.2694 0.2212)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK (0.5772 0.5687) RiseTrig slew=(0.2685 0.22)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK (0.5787 0.5705) RiseTrig slew=(0.2689 0.22)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK (0.5775 0.569) RiseTrig slew=(0.2686 0.22)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK (0.5798 0.5718) RiseTrig slew=(0.2693 0.2211)

tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK (0.5799 0.5719) RiseTrig slew=(0.2692 0.2206)

tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK (0.5814 0.5737) RiseTrig slew=(0.2696 0.2215)

tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK (0.5819 0.5743) RiseTrig slew=(0.2697 0.2217)

tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK (0.5794 0.5713) RiseTrig slew=(0.2691 0.2204)

tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK (0.5803 0.5723) RiseTrig slew=(0.2693 0.2209)

tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK (0.58 0.572) RiseTrig slew=(0.2692 0.2206)

tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK (0.5797 0.5717) RiseTrig slew=(0.2691 0.2205)

tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK (0.579 0.5708) RiseTrig slew=(0.269 0.2201)

tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK (0.5814 0.5737) RiseTrig slew=(0.2696 0.2215)

tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK (0.5819 0.5743) RiseTrig slew=(0.2697 0.2217)

tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK (0.5793 0.5711) RiseTrig slew=(0.269 0.2203)

tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK (0.5819 0.5743) RiseTrig slew=(0.2697 0.2217)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK (0.5745 0.5661) RiseTrig slew=(0.2632 0.2139)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK (0.5693 0.5605) RiseTrig slew=(0.2632 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK (0.582 0.575) RiseTrig slew=(0.2632 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK (0.5621 0.5531) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK (0.5737 0.5652) RiseTrig slew=(0.2632 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK (0.5819 0.5749) RiseTrig slew=(0.2632 0.2172)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK (0.5792 0.5717) RiseTrig slew=(0.2632 0.2164)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK (0.5783 0.5706) RiseTrig slew=(0.2632 0.2164)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK (0.5811 0.574) RiseTrig slew=(0.2632 0.217)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK (0.5831 0.5762) RiseTrig slew=(0.2632 0.2181)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK (0.5827 0.5757) RiseTrig slew=(0.2632 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK (0.5838 0.577) RiseTrig slew=(0.2632 0.2182)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK (0.5771 0.569) RiseTrig slew=(0.2632 0.2157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK (0.5824 0.5754) RiseTrig slew=(0.2632 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK (0.5847 0.578) RiseTrig slew=(0.2632 0.2184)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK (0.5807 0.5736) RiseTrig slew=(0.2632 0.2169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK (0.5846 0.5779) RiseTrig slew=(0.2632 0.2184)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK (0.5622 0.5532) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK (0.5823 0.5753) RiseTrig slew=(0.2632 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK (0.5757 0.5674) RiseTrig slew=(0.2632 0.2146)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK (0.5837 0.5769) RiseTrig slew=(0.2632 0.2182)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK (0.5832 0.5763) RiseTrig slew=(0.2632 0.2181)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK (0.5687 0.5599) RiseTrig slew=(0.2632 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK (0.5824 0.5754) RiseTrig slew=(0.2632 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK (0.5621 0.5531) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK (0.5622 0.5532) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK (0.5771 0.569) RiseTrig slew=(0.2632 0.2152)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK (0.5802 0.5729) RiseTrig slew=(0.2632 0.2172)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK (0.5843 0.5775) RiseTrig slew=(0.2632 0.2183)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK (0.5819 0.5748) RiseTrig slew=(0.2632 0.2178)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK (0.5754 0.567) RiseTrig slew=(0.2632 0.2146)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK (0.5823 0.5753) RiseTrig slew=(0.2632 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK (0.5725 0.5639) RiseTrig slew=(0.2632 0.2123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK (0.5806 0.5734) RiseTrig slew=(0.2632 0.2169)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK (0.5741 0.5657) RiseTrig slew=(0.2632 0.2135)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK (0.5712 0.5626) RiseTrig slew=(0.2632 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK (0.5673 0.5584) RiseTrig slew=(0.2633 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK (0.5617 0.5527) RiseTrig slew=(0.2636 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK (0.5774 0.5694) RiseTrig slew=(0.2632 0.2155)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK (0.5776 0.5697) RiseTrig slew=(0.2632 0.2154)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK (0.5736 0.5651) RiseTrig slew=(0.2632 0.2132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK (0.578 0.5702) RiseTrig slew=(0.2632 0.2156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK (0.5621 0.553) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK (0.5767 0.5683) RiseTrig slew=(0.2632 0.2154)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK (0.5599 0.5508) RiseTrig slew=(0.2636 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK (0.5681 0.5593) RiseTrig slew=(0.2632 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK (0.5823 0.5753) RiseTrig slew=(0.2632 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK (0.5738 0.5653) RiseTrig slew=(0.2632 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK (0.5652 0.5562) RiseTrig slew=(0.2637 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK (0.5619 0.5529) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK (0.5804 0.5731) RiseTrig slew=(0.2632 0.2168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK (0.5681 0.5593) RiseTrig slew=(0.2632 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK (0.5781 0.5703) RiseTrig slew=(0.2632 0.2156)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK (0.5779 0.57) RiseTrig slew=(0.2632 0.2155)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK (0.5621 0.5531) RiseTrig slew=(0.2635 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK (0.5809 0.5737) RiseTrig slew=(0.2632 0.2175)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK (0.5801 0.5729) RiseTrig slew=(0.2632 0.2172)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK (0.5614 0.5524) RiseTrig slew=(0.2637 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK (0.5807 0.5735) RiseTrig slew=(0.2632 0.2169)

tx_core/axi_master/link_datain_0_d_reg[30]/CLK (0.5725 0.5645) RiseTrig slew=(0.2646 0.2186)

tx_core/axi_master/link_datain_0_d_reg[2]/CLK (0.567 0.558) RiseTrig slew=(0.2642 0.2177)

tx_core/axi_master/link_datain_2_d_reg[2]/CLK (0.5715 0.5632) RiseTrig slew=(0.2646 0.2181)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK (0.5659 0.5568) RiseTrig slew=(0.264 0.2177)

tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK (0.5702 0.5616) RiseTrig slew=(0.2645 0.2177)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK (0.5702 0.5616) RiseTrig slew=(0.2645 0.2177)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK (0.5683 0.5594) RiseTrig slew=(0.2644 0.2177)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK (0.5719 0.5637) RiseTrig slew=(0.2646 0.2183)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK (0.5708 0.5624) RiseTrig slew=(0.2646 0.2178)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK (0.5702 0.5616) RiseTrig slew=(0.2645 0.2177)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK (0.5714 0.5631) RiseTrig slew=(0.2646 0.2181)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK (0.5667 0.5577) RiseTrig slew=(0.2638 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK (0.5691 0.5602) RiseTrig slew=(0.264 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK (0.5724 0.5644) RiseTrig slew=(0.2646 0.2186)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK (0.5651 0.556) RiseTrig slew=(0.2637 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK (0.5633 0.5541) RiseTrig slew=(0.2641 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK (0.5638 0.5546) RiseTrig slew=(0.264 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK (0.5667 0.5577) RiseTrig slew=(0.2638 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK (0.5726 0.5647) RiseTrig slew=(0.2646 0.2187)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK (0.5725 0.5645) RiseTrig slew=(0.2646 0.2186)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK (0.5661 0.5571) RiseTrig slew=(0.2637 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK (0.5618 0.5525) RiseTrig slew=(0.2644 0.2179)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK (0.5661 0.5571) RiseTrig slew=(0.2637 0.2177)

tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK (0.5714 0.5631) RiseTrig slew=(0.2646 0.218)

tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK (0.5715 0.5632) RiseTrig slew=(0.2646 0.218)

tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK (0.5701 0.5615) RiseTrig slew=(0.2645 0.2177)

tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK (0.5719 0.5637) RiseTrig slew=(0.2646 0.2182)

tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK (0.572 0.5638) RiseTrig slew=(0.2646 0.2183)

tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK (0.5683 0.5594) RiseTrig slew=(0.2643 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK (0.5655 0.5565) RiseTrig slew=(0.2637 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK (0.5694 0.5606) RiseTrig slew=(0.2641 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK (0.5639 0.5547) RiseTrig slew=(0.264 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK (0.5522 0.5426) RiseTrig slew=(0.2632 0.22)

tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK (0.5691 0.5603) RiseTrig slew=(0.2641 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK (0.5462 0.5371) RiseTrig slew=(0.2605 0.2197)

tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK (0.5679 0.559) RiseTrig slew=(0.264 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK (0.569 0.5602) RiseTrig slew=(0.264 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK (0.5634 0.5542) RiseTrig slew=(0.2643 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK (0.5565 0.5469) RiseTrig slew=(0.2643 0.2196)

tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK (0.5693 0.5605) RiseTrig slew=(0.2641 0.2177)

tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK (0.5514 0.5419) RiseTrig slew=(0.2629 0.2201)

tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK (0.5606 0.5512) RiseTrig slew=(0.2645 0.2185)

tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK (0.5673 0.5583) RiseTrig slew=(0.2642 0.2177)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK (0.571 0.5627) RiseTrig slew=(0.2646 0.2178)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK (0.5693 0.5605) RiseTrig slew=(0.2644 0.2177)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK (0.5718 0.5636) RiseTrig slew=(0.2646 0.2182)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK (0.5714 0.5631) RiseTrig slew=(0.2646 0.218)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK (0.5719 0.5638) RiseTrig slew=(0.2646 0.2183)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK (0.5706 0.5621) RiseTrig slew=(0.2645 0.2177)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK (0.5393 0.5271) RiseTrig slew=(0.2595 0.2057)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK (0.5393 0.5271) RiseTrig slew=(0.2595 0.2057)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK (0.5373 0.5249) RiseTrig slew=(0.2595 0.2054)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK (0.5394 0.5271) RiseTrig slew=(0.2595 0.2058)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK (0.5387 0.5264) RiseTrig slew=(0.2595 0.2056)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK (0.5423 0.5301) RiseTrig slew=(0.2596 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK (0.5546 0.544) RiseTrig slew=(0.267 0.2198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK (0.5374 0.5251) RiseTrig slew=(0.2595 0.2054)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK (0.5457 0.5336) RiseTrig slew=(0.2618 0.2155)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK (0.539 0.5268) RiseTrig slew=(0.2595 0.2057)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK (0.5486 0.5367) RiseTrig slew=(0.2633 0.2176)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK (0.5394 0.5272) RiseTrig slew=(0.2595 0.2058)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK (0.5546 0.5441) RiseTrig slew=(0.267 0.2198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK (0.5381 0.5258) RiseTrig slew=(0.2595 0.2055)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK (0.5596 0.5495) RiseTrig slew=(0.2694 0.2206)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK (0.5541 0.5435) RiseTrig slew=(0.2668 0.2198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK (0.5547 0.5442) RiseTrig slew=(0.267 0.2198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK (0.5676 0.5582) RiseTrig slew=(0.272 0.2191)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK (0.5434 0.5313) RiseTrig slew=(0.2595 0.2109)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK (0.5423 0.5301) RiseTrig slew=(0.2596 0.2122)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK (0.5418 0.5296) RiseTrig slew=(0.2595 0.2103)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK (0.5602 0.5503) RiseTrig slew=(0.2696 0.2205)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK (0.5654 0.5558) RiseTrig slew=(0.2714 0.2199)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK (0.5643 0.5547) RiseTrig slew=(0.2711 0.2202)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK (0.5456 0.5336) RiseTrig slew=(0.2595 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK (0.566 0.5565) RiseTrig slew=(0.2716 0.2197)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK (0.5604 0.5505) RiseTrig slew=(0.2696 0.2205)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK (0.567 0.5575) RiseTrig slew=(0.2718 0.2194)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK (0.5629 0.5532) RiseTrig slew=(0.2707 0.2204)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK (0.5379 0.5256) RiseTrig slew=(0.2595 0.2054)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK (0.5462 0.5342) RiseTrig slew=(0.2595 0.2117)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK (0.5568 0.5465) RiseTrig slew=(0.2682 0.2205)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK (0.5545 0.544) RiseTrig slew=(0.267 0.2198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK (0.5677 0.5582) RiseTrig slew=(0.272 0.2191)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK (0.56 0.55) RiseTrig slew=(0.2696 0.2207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK (0.5447 0.5326) RiseTrig slew=(0.2595 0.2113)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK (0.5673 0.5579) RiseTrig slew=(0.2719 0.2192)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK (0.5548 0.5443) RiseTrig slew=(0.2671 0.2198)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK (0.5676 0.5581) RiseTrig slew=(0.272 0.2191)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK (0.5462 0.5343) RiseTrig slew=(0.2595 0.2117)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK (0.5673 0.5578) RiseTrig slew=(0.2719 0.2193)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK (0.5444 0.5324) RiseTrig slew=(0.2595 0.2112)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK (0.5513 0.5398) RiseTrig slew=(0.2652 0.219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK (0.5441 0.5321) RiseTrig slew=(0.2595 0.2111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK (0.541 0.5287) RiseTrig slew=(0.2595 0.21)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK (0.5653 0.5557) RiseTrig slew=(0.2714 0.2199)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK (0.5456 0.5336) RiseTrig slew=(0.2595 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK (0.5605 0.5505) RiseTrig slew=(0.2697 0.2205)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK (0.5635 0.5538) RiseTrig slew=(0.2709 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK (0.5452 0.5332) RiseTrig slew=(0.2595 0.2114)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK (0.5608 0.5509) RiseTrig slew=(0.2699 0.2206)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK (0.5426 0.5305) RiseTrig slew=(0.2595 0.2106)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK (0.5602 0.5502) RiseTrig slew=(0.2696 0.2205)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK (0.538 0.5257) RiseTrig slew=(0.2595 0.2055)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK (0.5459 0.5339) RiseTrig slew=(0.2595 0.2116)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK (0.5547 0.5442) RiseTrig slew=(0.2672 0.2201)

tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK (0.5457 0.5337) RiseTrig slew=(0.2595 0.2115)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK (0.5774 0.5649) RiseTrig slew=(0.2794 0.2329)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK (0.5622 0.5505) RiseTrig slew=(0.2747 0.2323)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK (0.5765 0.5639) RiseTrig slew=(0.2793 0.2332)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK (0.5717 0.5594) RiseTrig slew=(0.2782 0.2338)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK (0.5421 0.5298) RiseTrig slew=(0.2708 0.2209)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK (0.554 0.5422) RiseTrig slew=(0.2699 0.2274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK (0.5762 0.5636) RiseTrig slew=(0.2792 0.2332)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK (0.5381 0.5261) RiseTrig slew=(0.2699 0.219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK (0.574 0.5616) RiseTrig slew=(0.2788 0.2336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK (0.5552 0.5435) RiseTrig slew=(0.2701 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK (0.5741 0.5616) RiseTrig slew=(0.2788 0.2336)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK (0.5725 0.56) RiseTrig slew=(0.278 0.2333)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK (0.5778 0.5653) RiseTrig slew=(0.2795 0.2328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK (0.5597 0.548) RiseTrig slew=(0.2734 0.2312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK (0.5507 0.5388) RiseTrig slew=(0.2706 0.2247)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK (0.5597 0.548) RiseTrig slew=(0.2733 0.2312)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK (0.5503 0.5383) RiseTrig slew=(0.2702 0.2236)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK (0.5555 0.5439) RiseTrig slew=(0.2699 0.2257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK (0.5724 0.56) RiseTrig slew=(0.278 0.2333)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK (0.5716 0.5592) RiseTrig slew=(0.2779 0.2334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK (0.5729 0.5605) RiseTrig slew=(0.2785 0.2337)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK (0.5556 0.544) RiseTrig slew=(0.2699 0.2257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK (0.569 0.5568) RiseTrig slew=(0.2774 0.2337)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK (0.5557 0.5441) RiseTrig slew=(0.2699 0.2258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK (0.5553 0.5436) RiseTrig slew=(0.2701 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK (0.5562 0.5446) RiseTrig slew=(0.2711 0.2292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK (0.5545 0.5428) RiseTrig slew=(0.27 0.2276)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK (0.5502 0.5383) RiseTrig slew=(0.2702 0.2236)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK (0.5758 0.5633) RiseTrig slew=(0.2791 0.2333)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK (0.5783 0.5658) RiseTrig slew=(0.2795 0.2327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK (0.5553 0.5437) RiseTrig slew=(0.2699 0.2257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK (0.5557 0.5441) RiseTrig slew=(0.2699 0.2258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK (0.5553 0.5437) RiseTrig slew=(0.2699 0.2257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK (0.5768 0.5642) RiseTrig slew=(0.2793 0.2331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK (0.5518 0.5399) RiseTrig slew=(0.2699 0.2243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK (0.5716 0.5592) RiseTrig slew=(0.2779 0.2334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK (0.572 0.5596) RiseTrig slew=(0.2779 0.2334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK (0.5544 0.5428) RiseTrig slew=(0.2699 0.2254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK (0.5556 0.544) RiseTrig slew=(0.2699 0.2258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK (0.5557 0.5441) RiseTrig slew=(0.2699 0.2258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK (0.5555 0.5438) RiseTrig slew=(0.2702 0.2279)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK (0.5554 0.5437) RiseTrig slew=(0.2702 0.2278)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK (0.5722 0.5598) RiseTrig slew=(0.278 0.2333)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK (0.5551 0.5434) RiseTrig slew=(0.2701 0.2277)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK (0.5505 0.5386) RiseTrig slew=(0.2701 0.2237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK (0.5749 0.5624) RiseTrig slew=(0.2789 0.2335)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK (0.5781 0.5657) RiseTrig slew=(0.2795 0.2327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK (0.5783 0.5658) RiseTrig slew=(0.2795 0.2327)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK (0.555 0.5433) RiseTrig slew=(0.2699 0.2255)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK (0.5553 0.5437) RiseTrig slew=(0.2699 0.2256)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK (0.5556 0.544) RiseTrig slew=(0.2699 0.2258)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK (0.5531 0.5413) RiseTrig slew=(0.2699 0.2249)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK (0.5706 0.5583) RiseTrig slew=(0.2776 0.2335)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK (0.5712 0.5588) RiseTrig slew=(0.2778 0.2334)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK (0.5544 0.5427) RiseTrig slew=(0.2699 0.2254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK (0.5555 0.5439) RiseTrig slew=(0.2699 0.2257)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK (0.5779 0.5654) RiseTrig slew=(0.2795 0.2328)

tx_core/dma_reg_tx/r_ptr_reg[0]/CLK (0.5583 0.5466) RiseTrig slew=(0.2725 0.2304)

tx_core/dma_reg_tx/r_ptr_reg[1]/CLK (0.5654 0.5534) RiseTrig slew=(0.2761 0.2331)

tx_core/dma_reg_tx/r_ptr_reg[2]/CLK (0.5681 0.556) RiseTrig slew=(0.277 0.2335)

tx_core/dma_reg_tx/r_ptr_reg[3]/CLK (0.5697 0.5574) RiseTrig slew=(0.2774 0.2335)

tx_core/axi_master/link_datain_0_d_reg[16]/CLK (0.5866 0.5779) RiseTrig slew=(0.2703 0.2163)

tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK (0.602 0.5953) RiseTrig slew=(0.2703 0.222)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK (0.5859 0.5771) RiseTrig slew=(0.2703 0.2162)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK (0.5792 0.5701) RiseTrig slew=(0.2703 0.2139)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK (0.5866 0.5779) RiseTrig slew=(0.2703 0.2163)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK (0.5813 0.5722) RiseTrig slew=(0.2703 0.2166)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK (0.5808 0.5718) RiseTrig slew=(0.2703 0.2136)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK (0.5979 0.5909) RiseTrig slew=(0.2703 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK (0.5918 0.5845) RiseTrig slew=(0.2703 0.2221)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK (0.5964 0.5894) RiseTrig slew=(0.2703 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK (0.5808 0.5717) RiseTrig slew=(0.2703 0.2136)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK (0.5818 0.5728) RiseTrig slew=(0.2703 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK (0.5908 0.5833) RiseTrig slew=(0.2703 0.2218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK (0.579 0.5698) RiseTrig slew=(0.2703 0.2139)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK (0.5814 0.5723) RiseTrig slew=(0.2703 0.2166)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK (0.5785 0.5693) RiseTrig slew=(0.2703 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK (0.5814 0.5724) RiseTrig slew=(0.2703 0.2137)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK (0.6018 0.595) RiseTrig slew=(0.2703 0.222)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK (0.5845 0.5755) RiseTrig slew=(0.2703 0.219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK (0.6015 0.5947) RiseTrig slew=(0.2703 0.2221)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK (0.5853 0.5764) RiseTrig slew=(0.2703 0.2195)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK (0.5797 0.5706) RiseTrig slew=(0.2703 0.2133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK (0.6004 0.5936) RiseTrig slew=(0.2703 0.2223)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK (0.5882 0.5799) RiseTrig slew=(0.2704 0.221)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK (0.59 0.5823) RiseTrig slew=(0.2704 0.2216)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK (0.6023 0.5955) RiseTrig slew=(0.2703 0.2219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK (0.5941 0.587) RiseTrig slew=(0.2703 0.2225)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK (0.5918 0.5844) RiseTrig slew=(0.2703 0.2221)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK (0.5953 0.5882) RiseTrig slew=(0.2703 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK (0.5815 0.5725) RiseTrig slew=(0.2703 0.2137)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK (0.5818 0.5729) RiseTrig slew=(0.2703 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK (0.5954 0.5883) RiseTrig slew=(0.2703 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK (0.5842 0.5754) RiseTrig slew=(0.2703 0.2157)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK (0.6022 0.5955) RiseTrig slew=(0.2703 0.2219)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK (0.5812 0.5722) RiseTrig slew=(0.2703 0.2143)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK (0.5816 0.5727) RiseTrig slew=(0.2703 0.2138)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK (0.5996 0.5927) RiseTrig slew=(0.2703 0.2225)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK (0.5809 0.5719) RiseTrig slew=(0.2703 0.2136)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK (0.5783 0.5691) RiseTrig slew=(0.2704 0.2139)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK (0.5988 0.5919) RiseTrig slew=(0.2703 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK (0.5899 0.5821) RiseTrig slew=(0.2704 0.2216)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK (0.5832 0.5742) RiseTrig slew=(0.2703 0.2181)

tx_core/dma_reg_tx/depth_left_reg[4]/CLK (0.6022 0.5955) RiseTrig slew=(0.2703 0.2219)

tx_core/dma_reg_tx/depth_left_reg[3]/CLK (0.6022 0.5954) RiseTrig slew=(0.2703 0.2219)

tx_core/dma_reg_tx/depth_left_reg[1]/CLK (0.586 0.5773) RiseTrig slew=(0.2703 0.2162)

tx_core/dma_reg_tx/depth_left_reg[0]/CLK (0.5863 0.5776) RiseTrig slew=(0.2703 0.2163)

tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK (0.5877 0.5793) RiseTrig slew=(0.2703 0.2167)

tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK (0.5895 0.5817) RiseTrig slew=(0.2703 0.2171)

tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK (0.5891 0.5811) RiseTrig slew=(0.2703 0.217)

tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK (0.5896 0.5818) RiseTrig slew=(0.2703 0.2171)

tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK (0.59 0.5822) RiseTrig slew=(0.2703 0.2171)

tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK (0.5865 0.5777) RiseTrig slew=(0.2703 0.2164)

tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK (0.587 0.5784) RiseTrig slew=(0.2703 0.2165)

tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK (0.5825 0.5735) RiseTrig slew=(0.2703 0.2149)

tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK (0.5834 0.5745) RiseTrig slew=(0.2703 0.2153)

tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK (0.59 0.5822) RiseTrig slew=(0.2703 0.2171)

tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK (0.59 0.5823) RiseTrig slew=(0.2703 0.2171)

tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK (0.5888 0.5807) RiseTrig slew=(0.2703 0.2169)

tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK (0.587 0.5784) RiseTrig slew=(0.2703 0.2165)

tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK (0.5887 0.5805) RiseTrig slew=(0.2703 0.2169)

tx_core/axi_master/link_datain_0_d_reg[28]/CLK (0.5612 0.5547) RiseTrig slew=(0.2162 0.1904)

tx_core/axi_master/link_datain_0_d_reg[7]/CLK (0.5612 0.5548) RiseTrig slew=(0.2162 0.1904)

tx_core/axi_master/link_datain_1_d_reg[16]/CLK (0.5566 0.5504) RiseTrig slew=(0.215 0.1905)

tx_core/axi_master/link_datain_2_d_reg[30]/CLK (0.5533 0.5472) RiseTrig slew=(0.2136 0.1907)

tx_core/axi_master/link_datain_2_d_reg[28]/CLK (0.5475 0.5417) RiseTrig slew=(0.2136 0.1905)

tx_core/axi_master/link_datain_2_d_reg[16]/CLK (0.5608 0.5544) RiseTrig slew=(0.2162 0.1904)

tx_core/axi_master/link_datain_2_d_reg[12]/CLK (0.5567 0.5505) RiseTrig slew=(0.215 0.1905)

tx_core/axi_master/cur_chstate_2_reg[1]/CLK (0.5538 0.5477) RiseTrig slew=(0.2138 0.1906)

tx_core/axi_master/cur_chstate_2_reg[0]/CLK (0.5541 0.5479) RiseTrig slew=(0.2139 0.1906)

tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK (0.5541 0.5479) RiseTrig slew=(0.2139 0.1906)

tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK (0.5501 0.5442) RiseTrig slew=(0.2136 0.191)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK (0.5621 0.5556) RiseTrig slew=(0.2163 0.1904)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK (0.5614 0.5549) RiseTrig slew=(0.2162 0.1904)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK (0.5624 0.5559) RiseTrig slew=(0.2164 0.1904)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK (0.5477 0.5418) RiseTrig slew=(0.2136 0.1905)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK (0.563 0.5564) RiseTrig slew=(0.2164 0.1904)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK (0.5611 0.5547) RiseTrig slew=(0.2162 0.1904)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK (0.5534 0.5473) RiseTrig slew=(0.2136 0.1907)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK (0.556 0.5498) RiseTrig slew=(0.215 0.1908)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK (0.5536 0.5475) RiseTrig slew=(0.2137 0.1907)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK (0.5568 0.5506) RiseTrig slew=(0.2151 0.1905)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK (0.559 0.5526) RiseTrig slew=(0.2159 0.1904)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK (0.5471 0.5412) RiseTrig slew=(0.2136 0.1906)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK (0.553 0.5469) RiseTrig slew=(0.2136 0.1908)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK (0.556 0.5498) RiseTrig slew=(0.2148 0.1907)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK (0.5557 0.5495) RiseTrig slew=(0.2148 0.1907)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK (0.5565 0.5503) RiseTrig slew=(0.215 0.1906)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK (0.556 0.5498) RiseTrig slew=(0.2149 0.1906)

tx_core/dma_reg_tx/depth_left_reg[2]/CLK (0.563 0.5565) RiseTrig slew=(0.2164 0.1904)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK (0.5924 0.5849) RiseTrig slew=(0.2741 0.2229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK (0.5874 0.579) RiseTrig slew=(0.2741 0.2229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK (0.5913 0.5838) RiseTrig slew=(0.2741 0.2229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK (0.5855 0.5766) RiseTrig slew=(0.2741 0.2207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK (0.5829 0.5737) RiseTrig slew=(0.2741 0.2185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK (0.5958 0.5885) RiseTrig slew=(0.2741 0.2237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK (0.5988 0.5916) RiseTrig slew=(0.2741 0.2233)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK (0.5832 0.5741) RiseTrig slew=(0.2741 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK (0.5771 0.5676) RiseTrig slew=(0.2741 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK (0.5905 0.5829) RiseTrig slew=(0.2741 0.2235)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK (0.5901 0.5824) RiseTrig slew=(0.2741 0.2229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK (0.5931 0.5857) RiseTrig slew=(0.2741 0.2228)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK (0.5894 0.5815) RiseTrig slew=(0.2741 0.2233)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK (0.5928 0.5854) RiseTrig slew=(0.2741 0.2228)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK (0.5833 0.5741) RiseTrig slew=(0.2741 0.2213)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK (0.5816 0.5723) RiseTrig slew=(0.2741 0.2183)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK (0.5801 0.5708) RiseTrig slew=(0.2741 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK (0.5827 0.5735) RiseTrig slew=(0.2741 0.2185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK (0.5984 0.5913) RiseTrig slew=(0.2741 0.2233)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK (0.5821 0.5728) RiseTrig slew=(0.2741 0.2201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK (0.5851 0.576) RiseTrig slew=(0.2741 0.2207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK (0.5806 0.5713) RiseTrig slew=(0.2741 0.2181)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK (0.5922 0.5848) RiseTrig slew=(0.2741 0.2229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK (0.5904 0.5829) RiseTrig slew=(0.2741 0.2235)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK (0.5899 0.5822) RiseTrig slew=(0.2741 0.2228)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK (0.5899 0.5822) RiseTrig slew=(0.2741 0.2228)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK (0.5783 0.5689) RiseTrig slew=(0.2741 0.2176)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK (0.5999 0.5928) RiseTrig slew=(0.2741 0.223)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK (0.5815 0.5722) RiseTrig slew=(0.2741 0.2183)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK (0.5974 0.5902) RiseTrig slew=(0.2741 0.2235)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK (0.5801 0.5707) RiseTrig slew=(0.2741 0.218)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK (0.5873 0.5788) RiseTrig slew=(0.2741 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK (0.5865 0.5778) RiseTrig slew=(0.2741 0.2208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK (0.5835 0.5744) RiseTrig slew=(0.2741 0.2204)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK (0.5879 0.5797) RiseTrig slew=(0.2741 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK (0.5929 0.5855) RiseTrig slew=(0.2741 0.2228)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK (0.5863 0.5776) RiseTrig slew=(0.2741 0.2224)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK (0.5925 0.585) RiseTrig slew=(0.2741 0.2228)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK (0.5869 0.5784) RiseTrig slew=(0.2741 0.2209)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK (0.5922 0.5848) RiseTrig slew=(0.2741 0.2237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK (0.5807 0.5713) RiseTrig slew=(0.2741 0.2181)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK (0.5868 0.5782) RiseTrig slew=(0.2741 0.2208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK (0.5774 0.5679) RiseTrig slew=(0.2741 0.2173)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK (0.5943 0.5869) RiseTrig slew=(0.2741 0.2237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK (0.583 0.5738) RiseTrig slew=(0.2741 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK (0.5806 0.5713) RiseTrig slew=(0.2741 0.2197)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK (0.5865 0.5779) RiseTrig slew=(0.2741 0.2226)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK (0.5852 0.5761) RiseTrig slew=(0.2741 0.2207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK (0.587 0.5785) RiseTrig slew=(0.2741 0.2209)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK (0.5934 0.586) RiseTrig slew=(0.2741 0.2237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK (0.5829 0.5737) RiseTrig slew=(0.2741 0.2185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK (0.5831 0.5739) RiseTrig slew=(0.2741 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK (0.5819 0.5726) RiseTrig slew=(0.2741 0.2184)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK (0.5826 0.5734) RiseTrig slew=(0.2741 0.2185)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK (0.5942 0.5868) RiseTrig slew=(0.2741 0.2237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK (0.5852 0.5762) RiseTrig slew=(0.2741 0.2207)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK (0.5861 0.5774) RiseTrig slew=(0.2741 0.2208)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK (0.601 0.5939) RiseTrig slew=(0.2741 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK (0.5834 0.5742) RiseTrig slew=(0.2741 0.2203)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK (0.6008 0.5937) RiseTrig slew=(0.2741 0.2227)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK (0.6009 0.5938) RiseTrig slew=(0.2741 0.2227)

tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK (0.593 0.5856) RiseTrig slew=(0.2741 0.2228)

tx_core/axi_master/link_datain_0_d_reg[27]/CLK (0.6052 0.5993) RiseTrig slew=(0.2836 0.2363)

tx_core/axi_master/haddr1_d_reg[31]/CLK (0.5993 0.5935) RiseTrig slew=(0.2849 0.2398)

tx_core/axi_master/haddr0_d_reg[31]/CLK (0.6052 0.5992) RiseTrig slew=(0.2868 0.2405)

tx_core/axi_master/haddr1_d_reg[0]/CLK (0.626 0.6195) RiseTrig slew=(0.2855 0.2423)

tx_core/axi_master/haddr1_d_reg[3]/CLK (0.6014 0.5955) RiseTrig slew=(0.2858 0.2403)

tx_core/axi_master/haddr1_d_reg[5]/CLK (0.5995 0.5936) RiseTrig slew=(0.2849 0.2398)

tx_core/axi_master/haddr1_d_reg[12]/CLK (0.625 0.6185) RiseTrig slew=(0.2857 0.2419)

tx_core/axi_master/haddr1_d_reg[13]/CLK (0.5995 0.5936) RiseTrig slew=(0.2834 0.238)

tx_core/axi_master/haddr1_d_reg[14]/CLK (0.6043 0.5984) RiseTrig slew=(0.2836 0.2367)

tx_core/axi_master/haddr1_d_reg[20]/CLK (0.6019 0.5961) RiseTrig slew=(0.2836 0.2374)

tx_core/axi_master/haddr1_d_reg[21]/CLK (0.5996 0.5938) RiseTrig slew=(0.2834 0.2379)

tx_core/axi_master/haddr1_d_reg[24]/CLK (0.5997 0.5938) RiseTrig slew=(0.2834 0.2379)

tx_core/axi_master/haddr1_d_reg[27]/CLK (0.6235 0.617) RiseTrig slew=(0.2862 0.2414)

tx_core/axi_master/haddr0_d_reg[0]/CLK (0.627 0.6204) RiseTrig slew=(0.2852 0.2425)

tx_core/axi_master/haddr0_d_reg[3]/CLK (0.5891 0.5833) RiseTrig slew=(0.2827 0.2361)

tx_core/axi_master/haddr0_d_reg[7]/CLK (0.6249 0.6184) RiseTrig slew=(0.2857 0.2419)

tx_core/axi_master/haddr0_d_reg[11]/CLK (0.6286 0.622) RiseTrig slew=(0.2846 0.2429)

tx_core/axi_master/haddr0_d_reg[12]/CLK (0.6272 0.6206) RiseTrig slew=(0.2851 0.2426)

tx_core/axi_master/haddr0_d_reg[13]/CLK (0.625 0.6185) RiseTrig slew=(0.2857 0.2419)

tx_core/axi_master/haddr0_d_reg[14]/CLK (0.5978 0.592) RiseTrig slew=(0.2837 0.2382)

tx_core/axi_master/haddr0_d_reg[17]/CLK (0.5997 0.5938) RiseTrig slew=(0.2849 0.2398)

tx_core/axi_master/haddr0_d_reg[20]/CLK (0.627 0.6204) RiseTrig slew=(0.2852 0.2425)

tx_core/axi_master/haddr0_d_reg[21]/CLK (0.6282 0.6216) RiseTrig slew=(0.2848 0.2429)

tx_core/axi_master/haddr0_d_reg[24]/CLK (0.6082 0.6022) RiseTrig slew=(0.2873 0.2401)

tx_core/axi_master/haddr0_d_reg[27]/CLK (0.6252 0.6187) RiseTrig slew=(0.2857 0.242)

tx_core/axi_master/haddr2_d_reg[0]/CLK (0.6203 0.6139) RiseTrig slew=(0.2868 0.2403)

tx_core/axi_master/haddr2_d_reg[3]/CLK (0.598 0.5922) RiseTrig slew=(0.2837 0.2381)

tx_core/axi_master/haddr2_d_reg[5]/CLK (0.5996 0.5937) RiseTrig slew=(0.2849 0.2398)

tx_core/axi_master/haddr2_d_reg[7]/CLK (0.6248 0.6182) RiseTrig slew=(0.2858 0.2418)

tx_core/axi_master/haddr2_d_reg[11]/CLK (0.6288 0.6222) RiseTrig slew=(0.2845 0.243)

tx_core/axi_master/haddr2_d_reg[12]/CLK (0.6289 0.6223) RiseTrig slew=(0.2845 0.243)

tx_core/axi_master/haddr2_d_reg[14]/CLK (0.5949 0.5891) RiseTrig slew=(0.2841 0.2383)

tx_core/axi_master/haddr2_d_reg[20]/CLK (0.6277 0.6211) RiseTrig slew=(0.2849 0.2427)

tx_core/axi_master/haddr2_d_reg[27]/CLK (0.6211 0.6147) RiseTrig slew=(0.2867 0.2405)

tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK (0.6132 0.607) RiseTrig slew=(0.2875 0.239)

tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK (0.5978 0.5919) RiseTrig slew=(0.2849 0.2396)

tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK (0.6207 0.6143) RiseTrig slew=(0.2867 0.2404)

tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK (0.6163 0.61) RiseTrig slew=(0.2873 0.2398)

tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK (0.5871 0.5812) RiseTrig slew=(0.2817 0.2347)

tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK (0.6284 0.6218) RiseTrig slew=(0.2847 0.2429)

tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK (0.6241 0.6176) RiseTrig slew=(0.286 0.2416)

tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK (0.6174 0.611) RiseTrig slew=(0.2872 0.24)

tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK (0.619 0.6126) RiseTrig slew=(0.287 0.2402)

tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK (0.6127 0.6065) RiseTrig slew=(0.2875 0.2389)

tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK (0.6151 0.6088) RiseTrig slew=(0.2874 0.2395)

tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK (0.6006 0.5947) RiseTrig slew=(0.2835 0.2378)

tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK (0.6173 0.611) RiseTrig slew=(0.2872 0.24)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK (0.6048 0.599) RiseTrig slew=(0.2836 0.2365)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK (0.608 0.6021) RiseTrig slew=(0.2834 0.2351)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK (0.608 0.6021) RiseTrig slew=(0.2834 0.2351)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK (0.6058 0.6) RiseTrig slew=(0.2836 0.2361)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK (0.6073 0.6014) RiseTrig slew=(0.2835 0.2354)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK (0.6076 0.6017) RiseTrig slew=(0.2834 0.2353)

tx_core/axi_master/link_datain_0_d_reg[19]/CLK (0.5741 0.571) RiseTrig slew=(0.2159 0.1965)

tx_core/axi_master/link_datain_0_d_reg[10]/CLK (0.5847 0.5811) RiseTrig slew=(0.2164 0.197)

tx_core/axi_master/link_datain_1_d_reg[27]/CLK (0.5759 0.5727) RiseTrig slew=(0.217 0.1975)

tx_core/axi_master/link_datain_1_d_reg[25]/CLK (0.5855 0.5819) RiseTrig slew=(0.2162 0.1968)

tx_core/axi_master/link_datain_1_d_reg[15]/CLK (0.5872 0.5835) RiseTrig slew=(0.2157 0.1964)

tx_core/axi_master/link_datain_1_d_reg[10]/CLK (0.5849 0.5814) RiseTrig slew=(0.2163 0.1969)

tx_core/axi_master/link_datain_1_d_reg[0]/CLK (0.5742 0.5711) RiseTrig slew=(0.2159 0.1964)

tx_core/axi_master/link_datain_2_d_reg[27]/CLK (0.5781 0.5749) RiseTrig slew=(0.2171 0.1976)

tx_core/axi_master/link_datain_2_d_reg[10]/CLK (0.5813 0.5779) RiseTrig slew=(0.217 0.1975)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK (0.5723 0.5693) RiseTrig slew=(0.2159 0.1965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK (0.5837 0.5802) RiseTrig slew=(0.2166 0.1971)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK (0.5743 0.5712) RiseTrig slew=(0.2159 0.1964)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK (0.5709 0.568) RiseTrig slew=(0.2158 0.1965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK (0.5817 0.5783) RiseTrig slew=(0.2169 0.1974)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK (0.5738 0.5708) RiseTrig slew=(0.2159 0.1965)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK (0.5867 0.583) RiseTrig slew=(0.2159 0.1965)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK (0.5751 0.572) RiseTrig slew=(0.2169 0.1975)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK (0.5864 0.5828) RiseTrig slew=(0.2159 0.1966)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK (0.5765 0.5734) RiseTrig slew=(0.2169 0.1974)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK (0.5828 0.5793) RiseTrig slew=(0.2168 0.1973)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK (0.5865 0.5829) RiseTrig slew=(0.2159 0.1966)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK (0.5775 0.5743) RiseTrig slew=(0.2171 0.1976)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK (0.5873 0.5837) RiseTrig slew=(0.2157 0.1964)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK (0.5768 0.5736) RiseTrig slew=(0.2169 0.1974)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK (0.5817 0.5783) RiseTrig slew=(0.2169 0.1974)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK (0.5728 0.5698) RiseTrig slew=(0.2159 0.1965)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK (0.574 0.5709) RiseTrig slew=(0.2168 0.1974)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK (0.587 0.5834) RiseTrig slew=(0.2158 0.1964)

tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK (0.6065 0.6013) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK (0.6017 0.5962) RiseTrig slew=(0.28 0.2268)

tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK (0.5934 0.5875) RiseTrig slew=(0.2789 0.2268)

tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK (0.5931 0.5872) RiseTrig slew=(0.2789 0.2269)

tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK (0.5934 0.5875) RiseTrig slew=(0.2789 0.2268)

tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK (0.6138 0.61) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK (0.5992 0.5936) RiseTrig slew=(0.2798 0.2268)

tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK (0.6137 0.6099) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK (0.6028 0.5974) RiseTrig slew=(0.2801 0.2268)

tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK (0.6139 0.6102) RiseTrig slew=(0.2809 0.2268)

tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK (0.589 0.583) RiseTrig slew=(0.2778 0.2272)

tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK (0.6065 0.6014) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK (0.6 0.5944) RiseTrig slew=(0.28 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK (0.6057 0.6005) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK (0.6039 0.5986) RiseTrig slew=(0.2808 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK (0.6079 0.6029) RiseTrig slew=(0.2812 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK (0.606 0.6008) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK (0.6059 0.6007) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK (0.5968 0.5911) RiseTrig slew=(0.2793 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK (0.6141 0.6104) RiseTrig slew=(0.2809 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK (0.6133 0.6094) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK (0.614 0.6103) RiseTrig slew=(0.2809 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK (0.6115 0.6075) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK (0.6055 0.6003) RiseTrig slew=(0.281 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK (0.6116 0.6076) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK (0.6014 0.5959) RiseTrig slew=(0.2803 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK (0.5992 0.5935) RiseTrig slew=(0.2797 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK (0.6031 0.5978) RiseTrig slew=(0.2801 0.2268)

tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK (0.6029 0.5976) RiseTrig slew=(0.2801 0.2268)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK (0.6142 0.6105) RiseTrig slew=(0.281 0.2268)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK (0.6141 0.6104) RiseTrig slew=(0.281 0.2268)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK (0.6096 0.6051) RiseTrig slew=(0.2812 0.2268)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK (0.6114 0.6074) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK (0.6133 0.6095) RiseTrig slew=(0.281 0.2268)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK (0.6107 0.6065) RiseTrig slew=(0.2812 0.2268)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK (0.6133 0.6094) RiseTrig slew=(0.281 0.2268)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK (0.6126 0.6086) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK (0.6091 0.6044) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK (0.6097 0.6052) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK (0.6108 0.6066) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK (0.6021 0.5967) RiseTrig slew=(0.28 0.2268)

tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK (0.6129 0.609) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK (0.6128 0.6089) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK (0.6129 0.609) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK (0.6043 0.599) RiseTrig slew=(0.2809 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK (0.6111 0.607) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK (0.6121 0.6081) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK (0.603 0.5976) RiseTrig slew=(0.2807 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK (0.6059 0.6007) RiseTrig slew=(0.281 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK (0.6123 0.6083) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK (0.6062 0.601) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/crc_tx_d_reg[0]/CLK (0.6027 0.5973) RiseTrig slew=(0.2806 0.2268)

tx_core/tx_rs/crc_tx_d_reg[4]/CLK (0.6113 0.6073) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_rs/crc_tx_d_reg[6]/CLK (0.6135 0.6096) RiseTrig slew=(0.281 0.2268)

tx_core/tx_rs/crc_tx_d_reg[9]/CLK (0.6004 0.5948) RiseTrig slew=(0.2798 0.2268)

tx_core/tx_rs/crc_tx_d_reg[10]/CLK (0.6023 0.5969) RiseTrig slew=(0.28 0.2268)

tx_core/tx_rs/crc_tx_d_reg[11]/CLK (0.6072 0.6021) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_rs/crc_tx_d_reg[12]/CLK (0.614 0.6102) RiseTrig slew=(0.2809 0.2268)

tx_core/tx_rs/crc_tx_d_reg[13]/CLK (0.6042 0.5988) RiseTrig slew=(0.2809 0.2268)

tx_core/tx_rs/crc_tx_d_reg[14]/CLK (0.5933 0.5874) RiseTrig slew=(0.2789 0.2268)

tx_core/tx_rs/crc_tx_d_reg[15]/CLK (0.6092 0.6045) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_rs/crc_tx_d_reg[23]/CLK (0.6089 0.6041) RiseTrig slew=(0.2812 0.2268)

tx_core/tx_rs/crc_tx_d_reg[24]/CLK (0.6 0.5944) RiseTrig slew=(0.2798 0.2268)

tx_core/tx_rs/crc_tx_d_reg[25]/CLK (0.6009 0.5954) RiseTrig slew=(0.2799 0.2268)

tx_core/tx_rs/crc_tx_d_reg[28]/CLK (0.6131 0.6093) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/crc_tx_d_reg[29]/CLK (0.6129 0.609) RiseTrig slew=(0.2811 0.2268)

tx_core/tx_rs/crc_tx_d_reg[30]/CLK (0.6126 0.6087) RiseTrig slew=(0.2811 0.2268)

tx_core/axi_master/haddr1_d_reg[8]/CLK (0.6315 0.626) RiseTrig slew=(0.3042 0.2439)

tx_core/axi_master/haddr1_d_reg[17]/CLK (0.6199 0.6127) RiseTrig slew=(0.3032 0.2407)

tx_core/axi_master/haddr2_d_reg[8]/CLK (0.6312 0.6257) RiseTrig slew=(0.3043 0.2438)

tx_core/axi_master/haddr2_d_reg[17]/CLK (0.6317 0.6262) RiseTrig slew=(0.3042 0.2439)

tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK (0.6162 0.6087) RiseTrig slew=(0.3028 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK (0.6173 0.6098) RiseTrig slew=(0.3029 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK (0.6199 0.6125) RiseTrig slew=(0.3037 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK (0.6306 0.6251) RiseTrig slew=(0.3043 0.2437)

tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK (0.6233 0.6173) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK (0.6226 0.6163) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK (0.6312 0.6257) RiseTrig slew=(0.3043 0.2438)

tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK (0.6169 0.6094) RiseTrig slew=(0.3029 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK (0.6301 0.6246) RiseTrig slew=(0.3043 0.2436)

tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK (0.6182 0.6108) RiseTrig slew=(0.303 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK (0.6202 0.613) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK (0.6207 0.6138) RiseTrig slew=(0.3037 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK (0.6199 0.6126) RiseTrig slew=(0.3032 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK (0.6301 0.6246) RiseTrig slew=(0.3039 0.2426)

tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK (0.6226 0.6164) RiseTrig slew=(0.3039 0.2407)

tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK (0.6309 0.6255) RiseTrig slew=(0.3039 0.2428)

tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK (0.6194 0.612) RiseTrig slew=(0.3035 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK (0.6317 0.6262) RiseTrig slew=(0.3042 0.2439)

tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK (0.6231 0.617) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK (0.6179 0.6104) RiseTrig slew=(0.3033 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK (0.6226 0.6164) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK (0.6194 0.6121) RiseTrig slew=(0.3031 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK (0.6196 0.6123) RiseTrig slew=(0.3032 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK (0.6291 0.6235) RiseTrig slew=(0.304 0.2423)

tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK (0.6175 0.6101) RiseTrig slew=(0.303 0.2407)

tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK (0.6179 0.6105) RiseTrig slew=(0.3032 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK (0.6193 0.6119) RiseTrig slew=(0.3031 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK (0.6198 0.6125) RiseTrig slew=(0.3037 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK (0.6189 0.6116) RiseTrig slew=(0.3031 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK (0.6212 0.6144) RiseTrig slew=(0.3037 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK (0.6167 0.6092) RiseTrig slew=(0.3029 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK (0.6296 0.624) RiseTrig slew=(0.3044 0.2435)

tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK (0.6233 0.6173) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK (0.6199 0.6127) RiseTrig slew=(0.3032 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK (0.6217 0.6152) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK (0.6177 0.6103) RiseTrig slew=(0.303 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK (0.6228 0.6167) RiseTrig slew=(0.3038 0.2407)

tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK (0.6299 0.6243) RiseTrig slew=(0.3039 0.2425)

tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK (0.6247 0.6188) RiseTrig slew=(0.304 0.2408)

tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK (0.6284 0.6228) RiseTrig slew=(0.304 0.2421)

tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK (0.6307 0.6252) RiseTrig slew=(0.3039 0.2427)

tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK (0.6276 0.6219) RiseTrig slew=(0.304 0.2419)

tx_core/axi_slave/awready_d_reg/CLK (0.6257 0.6199) RiseTrig slew=(0.304 0.2412)

tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK (0.627 0.6213) RiseTrig slew=(0.3044 0.2428)

tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK (0.6285 0.6229) RiseTrig slew=(0.3044 0.2432)

tx_core/axi_slave/burst_addr_d_reg[10]/CLK (0.61 0.6021) RiseTrig slew=(0.3005 0.2407)

tx_core/axi_slave/burst_addr_d_reg[11]/CLK (0.61 0.6021) RiseTrig slew=(0.3005 0.2407)

tx_core/axi_slave/burst_addr_d_reg[12]/CLK (0.6098 0.6019) RiseTrig slew=(0.3005 0.2407)

tx_core/axi_slave/burst_addr_d_reg[13]/CLK (0.6307 0.6252) RiseTrig slew=(0.3043 0.2438)

tx_core/axi_slave/burst_addr_d_reg[14]/CLK (0.6312 0.6258) RiseTrig slew=(0.3043 0.2439)

tx_core/axi_slave/burst_addr_d_reg[17]/CLK (0.63 0.6244) RiseTrig slew=(0.3044 0.2437)

tx_core/axi_slave/burst_addr_d_reg[18]/CLK (0.6294 0.6238) RiseTrig slew=(0.3044 0.2435)

tx_core/axi_slave/burst_addr_d_reg[21]/CLK (0.6323 0.6269) RiseTrig slew=(0.3042 0.2441)

tx_core/axi_slave/burst_addr_d_reg[22]/CLK (0.6327 0.6273) RiseTrig slew=(0.3042 0.2442)

tx_core/axi_slave/burst_addr_d_reg[23]/CLK (0.6278 0.6221) RiseTrig slew=(0.3044 0.243)

tx_core/axi_slave/burst_addr_d_reg[24]/CLK (0.6286 0.623) RiseTrig slew=(0.3044 0.2432)

tx_core/axi_slave/burst_addr_d_reg[27]/CLK (0.627 0.6213) RiseTrig slew=(0.3044 0.2428)

tx_core/axi_slave/burst_addr_d_reg[28]/CLK (0.6225 0.6162) RiseTrig slew=(0.3042 0.2408)

tx_core/axi_slave/burst_addr_d_reg[29]/CLK (0.6115 0.6037) RiseTrig slew=(0.3013 0.2407)

tx_core/axi_slave/burst_addr_d_reg[30]/CLK (0.6168 0.6093) RiseTrig slew=(0.3029 0.2407)

tx_core/axi_slave/burst_addr_d_reg[31]/CLK (0.6175 0.61) RiseTrig slew=(0.303 0.2407)

tx_core/axi_slave/wready_d_reg/CLK (0.6236 0.6177) RiseTrig slew=(0.3043 0.2415)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK (0.631 0.6255) RiseTrig slew=(0.3039 0.2428)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK (0.6266 0.6209) RiseTrig slew=(0.304 0.2416)

tx_core/tx_rs/bvalid_reg[5]/CLK (0.632 0.6266) RiseTrig slew=(0.3042 0.2441)

tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK (0.6321 0.6267) RiseTrig slew=(0.3042 0.2441)

tx_core/tx_rs/crc_tx_d_reg[31]/CLK (0.6308 0.6253) RiseTrig slew=(0.3039 0.2427)

tx_core/tx_rs/crc_tx_d_reg[16]/CLK (0.6308 0.6254) RiseTrig slew=(0.3039 0.2427)

tx_core/tx_rs/crc_tx_d_reg[19]/CLK (0.6308 0.6254) RiseTrig slew=(0.3039 0.2427)

tx_core/tx_rs/crc_tx_d_reg[27]/CLK (0.6325 0.6271) RiseTrig slew=(0.3042 0.2442)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK (0.607 0.6014) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK (0.6041 0.5983) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK (0.6059 0.6003) RiseTrig slew=(0.2749 0.2255)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK (0.6036 0.5979) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK (0.6201 0.6161) RiseTrig slew=(0.2758 0.2255)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK (0.6168 0.6122) RiseTrig slew=(0.2761 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK (0.6096 0.6042) RiseTrig slew=(0.2752 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK (0.6223 0.6186) RiseTrig slew=(0.2755 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK (0.608 0.6024) RiseTrig slew=(0.2751 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK (0.6132 0.608) RiseTrig slew=(0.2751 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK (0.6083 0.6028) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK (0.6077 0.6022) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK (0.6222 0.6185) RiseTrig slew=(0.2755 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK (0.6081 0.6025) RiseTrig slew=(0.2757 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK (0.6124 0.6072) RiseTrig slew=(0.2751 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK (0.5975 0.5915) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK (0.6077 0.6021) RiseTrig slew=(0.2756 0.2255)

tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK (0.6074 0.6019) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK (0.6129 0.6077) RiseTrig slew=(0.2751 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK (0.6054 0.5997) RiseTrig slew=(0.2752 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK (0.6224 0.6187) RiseTrig slew=(0.2755 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK (0.6084 0.6029) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK (0.6113 0.606) RiseTrig slew=(0.2752 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK (0.6187 0.6144) RiseTrig slew=(0.276 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK (0.6112 0.6058) RiseTrig slew=(0.2761 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK (0.6111 0.6057) RiseTrig slew=(0.2761 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK (0.6202 0.6161) RiseTrig slew=(0.2758 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK (0.6093 0.6038) RiseTrig slew=(0.2759 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK (0.6058 0.6002) RiseTrig slew=(0.2749 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK (0.6085 0.603) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK (0.6094 0.6039) RiseTrig slew=(0.2759 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK (0.6097 0.6042) RiseTrig slew=(0.2759 0.2255)

tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK (0.6067 0.6011) RiseTrig slew=(0.2749 0.2255)

tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK (0.618 0.6136) RiseTrig slew=(0.2761 0.2255)

tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK (0.607 0.6014) RiseTrig slew=(0.275 0.2255)

tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK (0.6081 0.6026) RiseTrig slew=(0.2757 0.2255)

tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK (0.6226 0.6189) RiseTrig slew=(0.2754 0.2255)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK (0.6149 0.6098) RiseTrig slew=(0.2762 0.2255)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK (0.6142 0.6091) RiseTrig slew=(0.2762 0.2255)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK (0.6082 0.6026) RiseTrig slew=(0.2757 0.2255)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK (0.6077 0.6021) RiseTrig slew=(0.275 0.2255)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK (0.6084 0.6029) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK (0.6114 0.6061) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK (0.613 0.6078) RiseTrig slew=(0.2751 0.2255)

tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK (0.6155 0.6105) RiseTrig slew=(0.2762 0.2255)

tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK (0.6128 0.6076) RiseTrig slew=(0.2762 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK (0.6114 0.6061) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK (0.6081 0.6025) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK (0.6113 0.6059) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK (0.6115 0.6062) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK (0.6058 0.6001) RiseTrig slew=(0.2749 0.2255)

tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK (0.6115 0.6062) RiseTrig slew=(0.2751 0.2255)

tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK (0.6231 0.6194) RiseTrig slew=(0.2753 0.2255)

tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK (0.6237 0.6202) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK (0.6119 0.6067) RiseTrig slew=(0.2751 0.2255)

tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK (0.6138 0.6087) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK (0.6137 0.6086) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK (0.6141 0.6089) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK (0.614 0.6089) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK (0.6239 0.6204) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK (0.6238 0.6203) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK (0.6235 0.6199) RiseTrig slew=(0.2753 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK (0.6112 0.6059) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK (0.614 0.6089) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK (0.6206 0.6166) RiseTrig slew=(0.2758 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK (0.6133 0.6081) RiseTrig slew=(0.2751 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK (0.6225 0.6188) RiseTrig slew=(0.2755 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK (0.6239 0.6203) RiseTrig slew=(0.2752 0.2255)

tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK (0.6119 0.6066) RiseTrig slew=(0.2751 0.2255)

tx_core/tx_rs/crc_tx_d_reg[22]/CLK (0.6078 0.6022) RiseTrig slew=(0.275 0.2255)

tx_core/tx_rs/crc_tx_d_reg[26]/CLK (0.612 0.6067) RiseTrig slew=(0.2751 0.2255)

tx_core/axi_master/dch_cur_state_reg[0]/CLK (0.6248 0.6207) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK (0.6177 0.6122) RiseTrig slew=(0.2847 0.2256)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK (0.6157 0.6102) RiseTrig slew=(0.2843 0.2256)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK (0.6176 0.6121) RiseTrig slew=(0.2847 0.2256)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK (0.6265 0.6225) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK (0.6195 0.6142) RiseTrig slew=(0.2851 0.2256)

tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK (0.6243 0.6201) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK (0.6266 0.6227) RiseTrig slew=(0.2856 0.2256)

tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK (0.6253 0.6211) RiseTrig slew=(0.2856 0.2256)

tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK (0.6282 0.6244) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK (0.6222 0.6175) RiseTrig slew=(0.2854 0.2256)

tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK (0.627 0.623) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK (0.6106 0.6048) RiseTrig slew=(0.2824 0.2256)

tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK (0.6195 0.6141) RiseTrig slew=(0.2851 0.2256)

tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK (0.6191 0.6138) RiseTrig slew=(0.2851 0.2256)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK (0.6258 0.6218) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK (0.6294 0.6258) RiseTrig slew=(0.2854 0.2256)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK (0.6281 0.6243) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK (0.6284 0.6246) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK (0.6283 0.6245) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK (0.6288 0.625) RiseTrig slew=(0.2855 0.2256)

tx_core/tx_rs/cur_state_reg[1]/CLK (0.6184 0.6131) RiseTrig slew=(0.2833 0.2256)

tx_core/tx_rs/cur_state_reg[2]/CLK (0.6289 0.6252) RiseTrig slew=(0.2854 0.2256)

tx_core/tx_rs/cnt2_d_reg/CLK (0.6186 0.6133) RiseTrig slew=(0.2833 0.2256)

tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK (0.6187 0.6134) RiseTrig slew=(0.2833 0.2256)

tx_core/tx_rs/crc_left_d_reg[0]/CLK (0.6184 0.6131) RiseTrig slew=(0.2833 0.2256)

tx_core/tx_rs/crc_left_d_reg[1]/CLK (0.6182 0.6128) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[2]/CLK (0.6182 0.6129) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[6]/CLK (0.6178 0.6125) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[9]/CLK (0.6075 0.6015) RiseTrig slew=(0.2809 0.2256)

tx_core/tx_rs/crc_left_d_reg[11]/CLK (0.6108 0.605) RiseTrig slew=(0.2814 0.2256)

tx_core/tx_rs/crc_left_d_reg[12]/CLK (0.6096 0.6037) RiseTrig slew=(0.2812 0.2256)

tx_core/tx_rs/crc_left_d_reg[13]/CLK (0.6096 0.6038) RiseTrig slew=(0.2812 0.2256)

tx_core/tx_rs/crc_left_d_reg[14]/CLK (0.6179 0.6126) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[15]/CLK (0.6097 0.6039) RiseTrig slew=(0.2812 0.2256)

tx_core/tx_rs/crc_left_d_reg[17]/CLK (0.6106 0.6048) RiseTrig slew=(0.2818 0.2256)

tx_core/tx_rs/crc_left_d_reg[19]/CLK (0.6076 0.6016) RiseTrig slew=(0.2809 0.2256)

tx_core/tx_rs/crc_left_d_reg[20]/CLK (0.6094 0.6035) RiseTrig slew=(0.2819 0.2256)

tx_core/tx_rs/crc_left_d_reg[21]/CLK (0.6089 0.603) RiseTrig slew=(0.281 0.2256)

tx_core/tx_rs/crc_left_d_reg[22]/CLK (0.6162 0.6108) RiseTrig slew=(0.283 0.2256)

tx_core/tx_rs/crc_left_d_reg[23]/CLK (0.609 0.6031) RiseTrig slew=(0.2813 0.2256)

tx_core/tx_rs/crc_left_d_reg[24]/CLK (0.6185 0.6132) RiseTrig slew=(0.2833 0.2256)

tx_core/tx_rs/crc_left_d_reg[25]/CLK (0.6126 0.6069) RiseTrig slew=(0.2823 0.2256)

tx_core/tx_rs/crc_left_d_reg[27]/CLK (0.6182 0.6128) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[28]/CLK (0.6145 0.6089) RiseTrig slew=(0.2828 0.2256)

tx_core/tx_rs/crc_left_d_reg[29]/CLK (0.6173 0.6119) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[30]/CLK (0.618 0.6126) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/crc_left_d_reg[31]/CLK (0.6178 0.6125) RiseTrig slew=(0.2832 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK (0.6268 0.6229) RiseTrig slew=(0.2855 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK (0.6272 0.6233) RiseTrig slew=(0.2855 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK (0.6097 0.6039) RiseTrig slew=(0.2812 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK (0.6159 0.6104) RiseTrig slew=(0.2843 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK (0.6268 0.6229) RiseTrig slew=(0.2855 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK (0.616 0.6104) RiseTrig slew=(0.2843 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK (0.6119 0.6061) RiseTrig slew=(0.283 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK (0.6106 0.6048) RiseTrig slew=(0.2814 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK (0.6256 0.6215) RiseTrig slew=(0.2855 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK (0.6098 0.6039) RiseTrig slew=(0.2812 0.2256)

tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK (0.6107 0.6049) RiseTrig slew=(0.2814 0.2256)

tx_core/tx_rs/cur_state_reg[3]/CLK (0.6293 0.6256) RiseTrig slew=(0.2854 0.2256)

tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK (0.6111 0.6053) RiseTrig slew=(0.2819 0.2256)

tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK (0.6111 0.6053) RiseTrig slew=(0.2819 0.2256)

tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK (0.6164 0.6109) RiseTrig slew=(0.2845 0.2256)

tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK (0.6102 0.6043) RiseTrig slew=(0.2813 0.2256)

tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK (0.627 0.6231) RiseTrig slew=(0.2855 0.2256)

tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK (0.6171 0.6127) RiseTrig slew=(0.2817 0.2225)

tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK (0.6212 0.6173) RiseTrig slew=(0.2815 0.2225)

tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK (0.6089 0.6032) RiseTrig slew=(0.2788 0.2225)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK (0.6216 0.6177) RiseTrig slew=(0.2814 0.2225)

tx_core/tx_rs/bvalid_reg[6]/CLK (0.6154 0.6105) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/bvalid_reg[0]/CLK (0.6016 0.5956) RiseTrig slew=(0.278 0.2225)

tx_core/tx_rs/bvalid_reg[3]/CLK (0.6112 0.6056) RiseTrig slew=(0.2809 0.2225)

tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK (0.6209 0.6169) RiseTrig slew=(0.2815 0.2225)

tx_core/tx_rs/crc_left_d_reg[3]/CLK (0.6153 0.6105) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK (0.6086 0.6029) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK (0.6152 0.6102) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK (0.615 0.6101) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK (0.6153 0.6104) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK (0.6127 0.6073) RiseTrig slew=(0.2814 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK (0.6082 0.6026) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK (0.6067 0.601) RiseTrig slew=(0.2786 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK (0.6083 0.6026) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK (0.6053 0.5994) RiseTrig slew=(0.2798 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK (0.6076 0.6019) RiseTrig slew=(0.2787 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK (0.6214 0.6175) RiseTrig slew=(0.2814 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK (0.6202 0.6162) RiseTrig slew=(0.2815 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK (0.6038 0.5979) RiseTrig slew=(0.2781 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK (0.6147 0.6097) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK (0.6185 0.6143) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK (0.6061 0.6003) RiseTrig slew=(0.2785 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK (0.6076 0.6018) RiseTrig slew=(0.2787 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK (0.61 0.6044) RiseTrig slew=(0.281 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK (0.6146 0.6095) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK (0.6083 0.6026) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK (0.6156 0.6108) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK (0.6128 0.6074) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK (0.6124 0.6069) RiseTrig slew=(0.281 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK (0.607 0.6012) RiseTrig slew=(0.2786 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK (0.6023 0.5963) RiseTrig slew=(0.278 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK (0.6147 0.6097) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK (0.6134 0.608) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK (0.6111 0.6056) RiseTrig slew=(0.2809 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK (0.6114 0.6059) RiseTrig slew=(0.281 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK (0.6016 0.5955) RiseTrig slew=(0.278 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK (0.6001 0.5939) RiseTrig slew=(0.2781 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK (0.6194 0.6153) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK (0.621 0.617) RiseTrig slew=(0.2815 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK (0.6081 0.6024) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK (0.6189 0.6147) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK (0.6084 0.6027) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK (0.6087 0.603) RiseTrig slew=(0.2807 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK (0.6126 0.6072) RiseTrig slew=(0.281 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK (0.6133 0.6079) RiseTrig slew=(0.2815 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK (0.6087 0.6031) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK (0.6143 0.6091) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK (0.6196 0.6154) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK (0.6051 0.5992) RiseTrig slew=(0.2784 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK (0.6061 0.6003) RiseTrig slew=(0.2785 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK (0.6076 0.6018) RiseTrig slew=(0.2787 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK (0.5994 0.5933) RiseTrig slew=(0.2785 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK (0.6087 0.603) RiseTrig slew=(0.2807 0.2225)

tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK (0.608 0.6024) RiseTrig slew=(0.2788 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK (0.6128 0.6074) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK (0.5986 0.5925) RiseTrig slew=(0.2781 0.2225)

tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK (0.6203 0.6163) RiseTrig slew=(0.2815 0.2225)

tx_core/tx_rs/crc_tx_d_reg[1]/CLK (0.6196 0.6155) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/crc_tx_d_reg[2]/CLK (0.6146 0.6096) RiseTrig slew=(0.2811 0.2225)

tx_core/tx_rs/crc_tx_d_reg[3]/CLK (0.6101 0.6045) RiseTrig slew=(0.2808 0.2225)

tx_core/tx_rs/crc_tx_d_reg[5]/CLK (0.6186 0.6144) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/crc_tx_d_reg[7]/CLK (0.6123 0.6068) RiseTrig slew=(0.2814 0.2225)

tx_core/tx_rs/crc_tx_d_reg[8]/CLK (0.6104 0.6048) RiseTrig slew=(0.2809 0.2225)

tx_core/tx_rs/crc_tx_d_reg[17]/CLK (0.6136 0.6082) RiseTrig slew=(0.2815 0.2225)

tx_core/tx_rs/crc_tx_d_reg[18]/CLK (0.6072 0.6014) RiseTrig slew=(0.2787 0.2225)

tx_core/tx_rs/crc_tx_d_reg[20]/CLK (0.6193 0.6152) RiseTrig slew=(0.2816 0.2225)

tx_core/tx_rs/crc_tx_d_reg[21]/CLK (0.6081 0.6024) RiseTrig slew=(0.2788 0.2225)

tx_core/axi_master/link_datain_0_d_reg[24]/CLK (0.5849 0.5815) RiseTrig slew=(0.2539 0.2092)

tx_core/axi_master/link_datain_2_d_reg[24]/CLK (0.5851 0.5817) RiseTrig slew=(0.2539 0.2092)

tx_core/axi_master/link_datain_2_d_reg[5]/CLK (0.5883 0.585) RiseTrig slew=(0.2539 0.2123)

tx_core/axi_master/haddr1_d_reg[29]/CLK (0.5879 0.5846) RiseTrig slew=(0.2539 0.2122)

tx_core/axi_master/haddr0_d_reg[5]/CLK (0.5853 0.5819) RiseTrig slew=(0.2539 0.2092)

tx_core/axi_master/haddr0_d_reg[8]/CLK (0.5884 0.585) RiseTrig slew=(0.254 0.2128)

tx_core/axi_master/haddr0_d_reg[26]/CLK (0.587 0.5837) RiseTrig slew=(0.2542 0.2121)

tx_core/axi_master/haddr0_d_reg[29]/CLK (0.5853 0.5819) RiseTrig slew=(0.2539 0.2093)

tx_core/axi_master/haddr2_d_reg[26]/CLK (0.5902 0.5868) RiseTrig slew=(0.2539 0.2126)

tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK (0.5894 0.5861) RiseTrig slew=(0.2541 0.2132)

tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK (0.5845 0.581) RiseTrig slew=(0.2547 0.2108)

tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK (0.5918 0.5884) RiseTrig slew=(0.2542 0.2139)

tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK (0.593 0.5897) RiseTrig slew=(0.2542 0.2142)

tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK (0.5906 0.5872) RiseTrig slew=(0.2542 0.2136)

tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK (0.5884 0.585) RiseTrig slew=(0.254 0.2127)

tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK (0.5866 0.5833) RiseTrig slew=(0.2543 0.2119)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK (0.5905 0.5871) RiseTrig slew=(0.2539 0.2127)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK (0.5896 0.5862) RiseTrig slew=(0.2539 0.2125)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK (0.585 0.5816) RiseTrig slew=(0.2539 0.2092)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK (0.5901 0.5868) RiseTrig slew=(0.2539 0.2126)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK (0.5819 0.5783) RiseTrig slew=(0.2543 0.2082)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK (0.5847 0.5812) RiseTrig slew=(0.2539 0.2091)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK (0.5836 0.5801) RiseTrig slew=(0.2539 0.2088)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK (0.5827 0.5792) RiseTrig slew=(0.2541 0.2085)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK (0.5943 0.5909) RiseTrig slew=(0.2542 0.2144)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK (0.5966 0.5932) RiseTrig slew=(0.2539 0.2146)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK (0.5808 0.5771) RiseTrig slew=(0.2545 0.2077)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK (0.582 0.5784) RiseTrig slew=(0.2549 0.2092)

tx_core/axi_slave/burst_addr_d_reg[4]/CLK (0.5827 0.5791) RiseTrig slew=(0.2541 0.2085)

tx_core/axi_slave/burst_addr_d_reg[5]/CLK (0.5853 0.5819) RiseTrig slew=(0.2539 0.2092)

tx_core/axi_slave/burst_addr_d_reg[6]/CLK (0.5824 0.5788) RiseTrig slew=(0.2542 0.2084)

tx_core/axi_slave/burst_addr_d_reg[7]/CLK (0.5853 0.5819) RiseTrig slew=(0.2539 0.2092)

tx_core/axi_slave/burst_addr_d_reg[8]/CLK (0.5833 0.5797) RiseTrig slew=(0.254 0.2087)

tx_core/axi_slave/burst_addr_d_reg[9]/CLK (0.5957 0.5923) RiseTrig slew=(0.254 0.2146)

tx_core/axi_slave/burst_addr_d_reg[15]/CLK (0.6 0.5966) RiseTrig slew=(0.2539 0.2144)

tx_core/axi_slave/burst_addr_d_reg[16]/CLK (0.6001 0.5966) RiseTrig slew=(0.2539 0.2144)

tx_core/axi_slave/burst_addr_d_reg[19]/CLK (0.5989 0.5955) RiseTrig slew=(0.2539 0.2145)

tx_core/axi_slave/burst_addr_d_reg[20]/CLK (0.6 0.5966) RiseTrig slew=(0.2539 0.2144)

tx_core/axi_slave/burst_addr_d_reg[25]/CLK (0.5958 0.5924) RiseTrig slew=(0.254 0.2146)

tx_core/axi_slave/burst_addr_d_reg[26]/CLK (0.5979 0.5945) RiseTrig slew=(0.2539 0.2146)

tx_core/tx_rs/bvalid_reg[1]/CLK (0.6005 0.597) RiseTrig slew=(0.2539 0.2143)

tx_core/tx_rs/bvalid_reg[2]/CLK (0.6006 0.5971) RiseTrig slew=(0.2539 0.2143)

tx_core/tx_rs/bvalid_reg[4]/CLK (0.5975 0.5941) RiseTrig slew=(0.2539 0.2146)

tx_core/tx_rs/bvalid_reg[7]/CLK (0.5774 0.5735) RiseTrig slew=(0.2544 0.2054)

tx_core/tx_rs/crc_left_d_reg[4]/CLK (0.6003 0.5969) RiseTrig slew=(0.2539 0.2144)

tx_core/tx_rs/crc_left_d_reg[5]/CLK (0.6006 0.5971) RiseTrig slew=(0.2539 0.2143)

tx_core/tx_rs/crc_left_d_reg[7]/CLK (0.6008 0.5973) RiseTrig slew=(0.2539 0.2143)

tx_core/tx_rs/crc_left_d_reg[8]/CLK (0.5853 0.5819) RiseTrig slew=(0.2539 0.2092)

tx_core/tx_rs/crc_left_d_reg[16]/CLK (0.5852 0.5818) RiseTrig slew=(0.2539 0.2092)

tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK (0.6003 0.5968) RiseTrig slew=(0.2539 0.2144)

tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK (0.5971 0.5937) RiseTrig slew=(0.2539 0.2146)

tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK (0.5774 0.5735) RiseTrig slew=(0.2544 0.2053)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK (0.5826 0.579) RiseTrig slew=(0.2541 0.2085)

tx_core/axi_master/link_datain_1_d_reg[24]/CLK (0.568 0.5655) RiseTrig slew=(0.2104 0.1919)

tx_core/axi_master/link_datain_1_d_reg[20]/CLK (0.5711 0.5685) RiseTrig slew=(0.2106 0.1922)

tx_core/axi_master/link_datain_1_d_reg[5]/CLK (0.5722 0.5695) RiseTrig slew=(0.2107 0.1924)

tx_core/axi_master/link_datain_2_d_reg[25]/CLK (0.5747 0.572) RiseTrig slew=(0.2103 0.1921)

tx_core/axi_master/link_datain_2_d_reg[19]/CLK (0.577 0.5741) RiseTrig slew=(0.2102 0.1921)

tx_core/axi_master/link_datain_2_d_reg[7]/CLK (0.5773 0.5744) RiseTrig slew=(0.2099 0.1918)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK (0.5649 0.5625) RiseTrig slew=(0.2096 0.1909)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK (0.5704 0.5678) RiseTrig slew=(0.2105 0.1921)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK (0.5735 0.5708) RiseTrig slew=(0.2104 0.1922)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK (0.5771 0.5742) RiseTrig slew=(0.2102 0.1921)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK (0.5782 0.5753) RiseTrig slew=(0.2099 0.192)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK (0.5771 0.5743) RiseTrig slew=(0.2099 0.1918)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK (0.5776 0.5747) RiseTrig slew=(0.2101 0.1921)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK (0.5784 0.5755) RiseTrig slew=(0.2099 0.1919)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK (0.5727 0.57) RiseTrig slew=(0.2105 0.1922)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK (0.5744 0.5716) RiseTrig slew=(0.2106 0.1924)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK (0.5711 0.5684) RiseTrig slew=(0.2106 0.1922)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK (0.5715 0.5689) RiseTrig slew=(0.2105 0.1922)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK (0.5766 0.5738) RiseTrig slew=(0.21 0.1919)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK (0.5725 0.5698) RiseTrig slew=(0.2105 0.1922)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK (0.5761 0.5733) RiseTrig slew=(0.2103 0.1922)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK (0.5699 0.5673) RiseTrig slew=(0.2106 0.1921)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK (0.572 0.5694) RiseTrig slew=(0.2105 0.1921)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK (0.5786 0.5757) RiseTrig slew=(0.2098 0.1919)

tx_core/tx_rs/crc_left_d_reg[10]/CLK (0.5759 0.573) RiseTrig slew=(0.2102 0.192)

tx_core/tx_rs/crc_left_d_reg[18]/CLK (0.5755 0.5727) RiseTrig slew=(0.2102 0.192)

tx_core/tx_rs/crc_left_d_reg[26]/CLK (0.576 0.5731) RiseTrig slew=(0.2101 0.192)

tx_core/axi_master/link_datain_0_d_reg[20]/CLK (0.585 0.5815) RiseTrig slew=(0.2163 0.1964)

tx_core/axi_master/link_datain_0_d_reg[17]/CLK (0.573 0.5701) RiseTrig slew=(0.2126 0.1959)

tx_core/axi_master/link_datain_0_d_reg[5]/CLK (0.5855 0.5819) RiseTrig slew=(0.2163 0.1963)

tx_core/axi_master/link_datain_0_d_reg[3]/CLK (0.5852 0.5817) RiseTrig slew=(0.2162 0.1963)

tx_core/axi_master/link_datain_0_d_reg[0]/CLK (0.5843 0.5809) RiseTrig slew=(0.2162 0.1964)

tx_core/axi_master/link_datain_1_d_reg[19]/CLK (0.5833 0.5799) RiseTrig slew=(0.2161 0.1966)

tx_core/axi_master/link_datain_2_d_reg[20]/CLK (0.5866 0.583) RiseTrig slew=(0.2163 0.1961)

tx_core/axi_master/link_datain_2_d_reg[3]/CLK (0.5835 0.5801) RiseTrig slew=(0.2161 0.1966)

tx_core/axi_master/link_datain_2_d_reg[0]/CLK (0.5842 0.5807) RiseTrig slew=(0.2162 0.1965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK (0.5785 0.5754) RiseTrig slew=(0.2146 0.1963)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK (0.5868 0.5832) RiseTrig slew=(0.2163 0.1961)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK (0.5783 0.5752) RiseTrig slew=(0.2146 0.1963)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK (0.5784 0.5752) RiseTrig slew=(0.2146 0.1963)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK (0.5784 0.5753) RiseTrig slew=(0.2146 0.1963)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK (0.5762 0.5732) RiseTrig slew=(0.2142 0.1965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK (0.5867 0.5831) RiseTrig slew=(0.2163 0.1961)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK (0.5745 0.5715) RiseTrig slew=(0.2134 0.1961)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK (0.577 0.5739) RiseTrig slew=(0.2143 0.1964)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK (0.5869 0.5833) RiseTrig slew=(0.2163 0.1961)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK (0.5854 0.5819) RiseTrig slew=(0.2162 0.1962)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK (0.5766 0.5735) RiseTrig slew=(0.2142 0.1964)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK (0.5865 0.5829) RiseTrig slew=(0.2163 0.1961)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK (0.579 0.5758) RiseTrig slew=(0.2153 0.1968)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK (0.5847 0.5812) RiseTrig slew=(0.2162 0.1964)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK (0.5843 0.5809) RiseTrig slew=(0.2162 0.1964)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK (0.5786 0.5754) RiseTrig slew=(0.2146 0.1963)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK (0.5743 0.5713) RiseTrig slew=(0.2133 0.1961)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK (0.582 0.5786) RiseTrig slew=(0.2159 0.1968)

