Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar 26 05:13:42 2025
| Host         : ZephyrusG14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_level_timing_summary_routed.rpt -pb basys3_top_level_timing_summary_routed.pb -rpx basys3_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   37          
TIMING-20  Warning           Non-clocked latch               33          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1539)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3650)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1539)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[cond_branch]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[fcs_opcode][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[fcs_opcode][2]/Q (HIGH)

 There are 1312 register/latch pins with no clock driven by root clock pin: slow_clock_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3650)
---------------------------------------------------
 There are 3650 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.448        0.000                      0                   18        0.220        0.000                      0                   18        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.448        0.000                      0                   18        0.220        0.000                      0                   18        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.606ns (15.686%)  route 3.257ns (84.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          2.320     7.864    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/pwropt
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.150     8.014 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.938     8.952    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X0Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.470    14.811    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    14.999    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.399    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.580ns (16.120%)  route 3.018ns (83.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          2.329     7.873    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt
    SLICE_X8Y7           LUT2 (Prop_lut2_I1_O)        0.124     7.997 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.689     8.686    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X0Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.487    14.828    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.620    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.604ns (18.429%)  route 2.673ns (81.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          2.329     7.873    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt
    SLICE_X8Y7           LUT2 (Prop_lut2_I1_O)        0.148     8.021 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.345     8.366    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.485    14.826    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.014    
                         clock uncertainty           -0.035    14.978    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.414    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.580ns (17.315%)  route 2.770ns (82.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          2.030     7.574    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.698 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.740     8.438    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X0Y3          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.476    14.817    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.609    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.580ns (17.888%)  route 2.662ns (82.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          2.320     7.864    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.988 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.343     8.331    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_6
    RAMB36_X0Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.482    14.823    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.615    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.602ns (22.504%)  route 2.073ns (77.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          1.332     6.877    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.146     7.023 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.741     7.763    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_8
    RAMB36_X2Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.490    14.831    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.491    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.580ns (20.220%)  route 2.288ns (79.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          1.472     7.017    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/pwropt
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.141 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.816     7.957    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_4
    RAMB36_X1Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.486    14.827    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.101    
                         clock uncertainty           -0.035    15.065    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.705    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.917%)  route 2.066ns (78.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          1.332     6.877    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.001 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.734     7.735    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_7
    RAMB36_X2Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.485    14.826    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.690    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.602ns (24.875%)  route 1.818ns (75.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          1.472     7.017    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.163 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.346     7.508    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_10
    RAMB36_X2Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.488    14.829    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.489    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.580ns (25.493%)  route 1.695ns (74.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.567     5.088    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          1.007     6.552    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_1
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.688     7.363    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_5
    RAMB36_X1Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.488    14.829    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.103    
                         clock uncertainty           -0.035    15.067    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.707    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.586%)  route 0.149ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          0.149     1.737    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.834     1.961    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.070     1.517    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.722    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.059     1.501    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112     1.718    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.052     1.494    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.157     1.745    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.834     1.961    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.066     1.513    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 slow_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  slow_clock_reg[1]/Q
                         net (fo=2, routed)           0.298     1.873    slow_clock[1]
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.098     1.971 r  slow_clock[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    slow_clock[1]_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.107     1.553    slow_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.187ns (32.101%)  route 0.396ns (67.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.240     1.828    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.046     1.874 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.156     2.030    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X1Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.873     2.001    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.007     1.510    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 slow_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.844%)  route 0.459ns (71.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  slow_clock_reg[0]/Q
                         net (fo=2, routed)           0.459     2.046    slow_clock__0[0]
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.091 r  slow_clock[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    slow_clock[0]_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    slow_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.960%)  route 0.530ns (74.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.240     1.828    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/pwropt_1
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.291     2.164    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB36_X1Y3          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.869     1.997    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.568    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.721%)  route 0.566ns (75.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=13, routed)          0.273     1.861    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt
    SLICE_X48Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.294     2.200    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_5
    RAMB36_X1Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.878     2.006    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.577    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.189ns (17.033%)  route 0.921ns (82.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=13, routed)          0.765     2.353    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.048     2.401 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.156     2.557    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.877     2.005    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.756    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.003     1.759    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.798    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3650 Endpoints
Min Delay          3650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.255ns  (logic 2.690ns (16.549%)  route 13.565ns (83.451%))
  Logic Levels:           14  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.599    11.795    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.124    11.919 r  cpu/ex_state/ir_data_in[0]_i_56/O
                         net (fo=1, routed)           0.402    12.321    cpu/ex_state/ir_data_in[0]_i_56_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.719 r  cpu/ex_state/ir_data_in_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.719    cpu/ex_state/ir_data_in_reg[0]_i_41_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  cpu/ex_state/ir_data_in_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.833    cpu/ex_state/ir_data_in_reg[0]_i_25_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.947 r  cpu/ex_state/ir_data_in_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           1.096    14.043    cpu/ex_state/ir_data_in_reg[0]_i_9_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.167 r  cpu/ex_state/ir_data_in[0]_i_3/O
                         net (fo=1, routed)           0.975    15.142    cpu/ex_state/ir_data_in[0]_i_3_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.266 r  cpu/ex_state/ir_data_in[0]_i_2/O
                         net (fo=1, routed)           0.865    16.131    cpu/ex_state/ir_data_in[0]_i_2_n_1
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    16.255 r  cpu/ex_state/ir_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    16.255    cpu/memory_unit/ir_data_in_reg[31]_2[0]
    SLICE_X38Y25         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.094ns  (logic 3.355ns (20.847%)  route 12.739ns (79.153%))
  Logic Levels:           16  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    11.676    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.800 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    11.800    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.332 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.446    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.560    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.674    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.913 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[2]
                         net (fo=1, routed)           0.662    13.575    cpu/ex_state/ir_data_in_reg[31]_i_10_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.302    13.877 r  cpu/ex_state/ir_data_in[30]_i_3/O
                         net (fo=1, routed)           1.030    14.907    cpu/ex_state/ir_data_in[30]_i_3_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.031 r  cpu/ex_state/ir_data_in[30]_i_2/O
                         net (fo=1, routed)           0.939    15.970    cpu/ex_state/ir_data_in[30]_i_2_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.124    16.094 r  cpu/ex_state/ir_data_in[30]_i_1/O
                         net (fo=1, routed)           0.000    16.094    cpu/memory_unit/ir_data_in_reg[31]_2[30]
    SLICE_X41Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.656ns  (logic 3.479ns (22.222%)  route 12.177ns (77.778%))
  Logic Levels:           16  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    11.676    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.800 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    11.800    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.332 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.446    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.560    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.674 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.674    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.008 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[1]
                         net (fo=1, routed)           0.665    13.673    cpu/ex_state/ir_data_in_reg[31]_i_10_n_7
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.303    13.976 r  cpu/ex_state/ir_data_in[29]_i_3/O
                         net (fo=1, routed)           0.600    14.577    cpu/ex_state/ir_data_in[29]_i_3_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    14.701 r  cpu/ex_state/ir_data_in[29]_i_2/O
                         net (fo=1, routed)           0.803    15.504    cpu/ex_state/ir_data_in[29]_i_2_n_1
    SLICE_X40Y31         LUT4 (Prop_lut4_I3_O)        0.152    15.656 r  cpu/ex_state/ir_data_in[29]_i_1/O
                         net (fo=1, routed)           0.000    15.656    cpu/memory_unit/ir_data_in_reg[31]_2[29]
    SLICE_X40Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_logic/o_pc_load_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.637ns  (logic 2.594ns (16.589%)  route 13.043ns (83.411%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.102     2.808    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=54, routed)          1.311     4.243    dbus/regs_reg[31][0]_0
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.367 r  dbus/regs[1][14]_i_5/O
                         net (fo=10, routed)          1.290     5.657    cpu/memory_unit/regs_reg[30][7]
    SLICE_X38Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.781 r  cpu/memory_unit/regs[1][10]_i_1/O
                         net (fo=37, routed)          1.944     7.725    cpu/ex_state/ir_rs2_reg[31][10]
    SLICE_X50Y22         LUT3 (Prop_lut3_I2_O)        0.150     7.875 r  cpu/ex_state/ir_data_in[10]_i_10/O
                         net (fo=26, routed)          3.699    11.574    cpu/ex_state/iv_rs1_reg[14]_0[3]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.328    11.902 r  cpu/ex_state/o_pc_load_reg_i_121/O
                         net (fo=1, routed)           0.000    11.902    cpu/ex_state/o_pc_load_reg_i_121_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.452 r  cpu/ex_state/o_pc_load_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.452    cpu/ex_state/o_pc_load_reg_i_75_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.566 r  cpu/ex_state/o_pc_load_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.566    cpu/ex_state/o_pc_load_reg_i_29_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.680 r  cpu/ex_state/o_pc_load_reg_i_9/CO[3]
                         net (fo=1, routed)           1.466    14.147    cpu/ex_state/ex_logic/data5
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.271 r  cpu/ex_state/o_pc_load_reg_i_5/O
                         net (fo=1, routed)           0.665    14.936    cpu/ex_state/o_pc_load_reg_i_5_n_1
    SLICE_X45Y29         LUT5 (Prop_lut5_I2_O)        0.124    15.060 r  cpu/ex_state/o_pc_load_reg_i_1/O
                         net (fo=1, routed)           0.577    15.637    cpu/ex_logic/iv_instruction_reg[0]
    SLICE_X44Y31         LDCE                                         r  cpu/ex_logic/o_pc_load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.633ns  (logic 3.119ns (19.952%)  route 12.514ns (80.048%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    11.676    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.800 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    11.800    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.332 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.645 r  cpu/ex_state/ir_data_in_reg[19]_i_8/O[3]
                         net (fo=1, routed)           0.958    13.603    cpu/ex_state/ir_data_in_reg[19]_i_8_n_5
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.306    13.909 r  cpu/ex_state/ir_data_in[19]_i_3/O
                         net (fo=1, routed)           0.280    14.189    cpu/ex_state/ir_data_in[19]_i_3_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.313 r  cpu/ex_state/ir_data_in[19]_i_2/O
                         net (fo=1, routed)           1.168    15.481    cpu/ex_state/ir_data_in[19]_i_2_n_1
    SLICE_X36Y31         LUT4 (Prop_lut4_I3_O)        0.152    15.633 r  cpu/ex_state/ir_data_in[19]_i_1/O
                         net (fo=1, routed)           0.000    15.633    cpu/memory_unit/ir_data_in_reg[31]_2[19]
    SLICE_X36Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.457ns  (logic 3.221ns (20.838%)  route 12.236ns (79.162%))
  Logic Levels:           15  (CARRY4=4 FDCE=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    11.676    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.800 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    11.800    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.332 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.446    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.560 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.560    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.782 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[0]
                         net (fo=1, routed)           0.802    13.584    cpu/ex_state/ir_data_in_reg[27]_i_8_n_8
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.299    13.883 r  cpu/ex_state/ir_data_in[24]_i_3/O
                         net (fo=1, routed)           0.665    14.548    cpu/ex_state/ir_data_in[24]_i_3_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    14.672 r  cpu/ex_state/ir_data_in[24]_i_2/O
                         net (fo=1, routed)           0.661    15.333    cpu/ex_state/ir_data_in[24]_i_2_n_1
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.124    15.457 r  cpu/ex_state/ir_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    15.457    cpu/memory_unit/ir_data_in_reg[31]_2[24]
    SLICE_X38Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.450ns  (logic 3.231ns (20.913%)  route 12.219ns (79.087%))
  Logic Levels:           14  (CARRY4=3 FDCE=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    11.676    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.800 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    11.800    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.332 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.446    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.759 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.795    13.554    cpu/ex_state/ir_data_in_reg[23]_i_8_n_5
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.306    13.860 r  cpu/ex_state/ir_data_in[23]_i_3/O
                         net (fo=1, routed)           0.582    14.442    cpu/ex_state/ir_data_in[23]_i_3_n_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.566 r  cpu/ex_state/ir_data_in[23]_i_2/O
                         net (fo=1, routed)           0.734    15.300    cpu/ex_state/ir_data_in[23]_i_2_n_1
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.150    15.450 r  cpu/ex_state/ir_data_in[23]_i_1/O
                         net (fo=1, routed)           0.000    15.450    cpu/memory_unit/ir_data_in_reg[31]_2[23]
    SLICE_X38Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.350ns  (logic 2.773ns (18.066%)  route 12.577ns (81.934%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.102     2.808    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=54, routed)          1.325     4.258    dbus/regs_reg[31][0]_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.382 f  dbus/regs[1][2]_i_2/O
                         net (fo=1, routed)           0.439     4.821    cpu/memory_unit/regs_reg[30][2]
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.124     4.945 r  cpu/memory_unit/regs[1][2]_i_1/O
                         net (fo=38, routed)          3.692     8.637    cpu/ex_state/ir_rs2_reg[31][2]
    SLICE_X53Y24         LUT3 (Prop_lut3_I2_O)        0.124     8.761 r  cpu/ex_state/ir_data_in[2]_i_10/O
                         net (fo=26, routed)          0.911     9.673    cpu/ex_state/forwarded_rs1[2]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.797 r  cpu/ex_state/ir_data_in[3]_i_20/O
                         net (fo=1, routed)           0.000     9.797    cpu/ex_state/ir_data_in[3]_i_20_n_1
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.195 r  cpu/ex_state/ir_data_in_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.195    cpu/ex_state/ir_data_in_reg[3]_i_12_n_1
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.529 r  cpu/ex_state/ir_data_in_reg[7]_i_19/O[1]
                         net (fo=1, routed)           1.159    11.688    cpu/ex_state/ir_data_in_reg[7]_i_19_n_7
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.303    11.991 r  cpu/ex_state/ir_data_in[5]_i_6/O
                         net (fo=1, routed)           1.127    13.118    cpu/ex_state/ir_data_in[5]_i_6_n_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I2_O)        0.124    13.242 r  cpu/ex_state/ir_data_in[5]_i_3/O
                         net (fo=1, routed)           1.167    14.409    cpu/ex_state/ir_data_in[5]_i_3_n_1
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.533 r  cpu/ex_state/ir_data_in[5]_i_2/O
                         net (fo=1, routed)           0.665    15.198    cpu/ex_state/ir_data_in[5]_i_2_n_1
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.152    15.350 r  cpu/ex_state/ir_data_in[5]_i_1/O
                         net (fo=1, routed)           0.000    15.350    cpu/memory_unit/ir_data_in_reg[31]_2[5]
    SLICE_X37Y23         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.307ns  (logic 1.834ns (11.981%)  route 13.473ns (88.019%))
  Logic Levels:           11  (FDCE=1 LUT4=2 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.102     2.808    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=54, routed)          1.326     4.259    dbus/regs_reg[31][0]_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I3_O)        0.124     4.383 r  dbus/regs[1][4]_i_2/O
                         net (fo=1, routed)           1.123     5.505    cpu/memory_unit/regs_reg[30][4]
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.629 f  cpu/memory_unit/regs[1][4]_i_1/O
                         net (fo=44, routed)          1.307     6.937    cpu/ex_state/ir_rs2_reg[31][4]
    SLICE_X42Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.061 f  cpu/ex_state/ir_data_in[4]_i_9/O
                         net (fo=107, routed)         3.760    10.821    cpu/ex_state/iv_rs2_reg[4]_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.945 r  cpu/ex_state/ir_data_in[19]_i_22/O
                         net (fo=4, routed)           1.457    12.402    cpu/ex_state/ir_data_in[19]_i_22_n_1
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.526 r  cpu/ex_state/ir_data_in[17]_i_11/O
                         net (fo=2, routed)           0.452    12.978    cpu/ex_state/ir_data_in[17]_i_11_n_1
    SLICE_X32Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.102 r  cpu/ex_state/ir_data_in[16]_i_6/O
                         net (fo=1, routed)           0.941    14.043    cpu/ex_state/ex_logic/data7[16]
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.167 r  cpu/ex_state/ir_data_in[16]_i_2/O
                         net (fo=1, routed)           1.016    15.183    cpu/ex_state/ir_data_in[16]_i_2_n_1
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.124    15.307 r  cpu/ex_state/ir_data_in[16]_i_1/O
                         net (fo=1, routed)           0.000    15.307    cpu/memory_unit/ir_data_in_reg[31]_2[16]
    SLICE_X37Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.265ns  (logic 3.127ns (20.485%)  route 12.138ns (79.515%))
  Logic Levels:           14  (CARRY4=3 FDCE=1 LUT3=3 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[27]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cpu/memory_unit/ir_data_in_reg[27]/Q
                         net (fo=3, routed)           0.989     1.408    cpu/memory_unit/dbus_addr[27]
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.299     1.707 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=23, routed)          1.940     3.647    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.771 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674     4.445    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124     4.569 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006     5.575    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124     5.699 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831     8.531    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.683 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    10.870    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    11.196 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    11.676    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.800 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    11.800    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.332 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.446 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.446    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.685 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.287    12.972    cpu/ex_state/ir_data_in_reg[23]_i_8_n_6
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.274 r  cpu/ex_state/ir_data_in[22]_i_3/O
                         net (fo=1, routed)           0.795    14.069    cpu/ex_state/ir_data_in[22]_i_3_n_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.193 r  cpu/ex_state/ir_data_in[22]_i_2/O
                         net (fo=1, routed)           0.948    15.141    cpu/ex_state/ir_data_in[22]_i_2_n_1
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.124    15.265 r  cpu/ex_state/ir_data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    15.265    cpu/memory_unit/ir_data_in_reg[31]_2[22]
    SLICE_X38Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[20]/G
    SLICE_X44Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[20]/Q
                         net (fo=1, routed)           0.086     0.244    cpu/de_logic/de_imm_data[20]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  cpu/de_logic/iv_imm[20]_i_1/O
                         net (fo=1, routed)           0.000     0.289    cpu/ex_state/iv_imm_reg[31]_1[20]
    SLICE_X45Y24         FDCE                                         r  cpu/ex_state/iv_imm_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_control_signal_reg[rs1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[0]/C
    SLICE_X47Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_state/iv_instruction_reg[0]/Q
                         net (fo=12, routed)          0.114     0.255    cpu/de_state/iv_instruction_reg_n_1_[0]
    SLICE_X46Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  cpu/de_state/iv_control_signal[rs1][3]_i_1/O
                         net (fo=1, routed)           0.000     0.300    cpu/ex_state/iv_control_signal_reg[rs1][4]_0[3]
    SLICE_X46Y20         FDCE                                         r  cpu/ex_state/iv_control_signal_reg[rs1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[12]/G
    SLICE_X42Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/de_logic/o_imm_reg[12]/Q
                         net (fo=1, routed)           0.082     0.260    cpu/de_logic/de_imm_data[12]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.305 r  cpu/de_logic/iv_imm[12]_i_1/O
                         net (fo=1, routed)           0.000     0.305    cpu/ex_state/iv_imm_reg[31]_1[12]
    SLICE_X43Y25         FDCE                                         r  cpu/ex_state/iv_imm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][3]/C
    SLICE_X45Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][3]/Q
                         net (fo=1, routed)           0.170     0.311    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[3]
    SLICE_X45Y22         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][1]/C
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][1]/Q
                         net (fo=1, routed)           0.176     0.317    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[1]
    SLICE_X45Y20         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][0]/C
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][0]/Q
                         net (fo=1, routed)           0.191     0.332    cpu/memory_unit/ir_control_sig_reg[rd][4]_8[0]
    SLICE_X45Y19         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_control_signal_reg[rd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[8]/C
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_state/iv_instruction_reg[8]/Q
                         net (fo=2, routed)           0.149     0.290    cpu/de_state/iv_instruction_reg_n_1_[8]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.045     0.335 r  cpu/de_state/iv_control_signal[rd][1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    cpu/ex_state/iv_control_signal_reg[rd][4]_1[1]
    SLICE_X45Y20         FDCE                                         r  cpu/ex_state/iv_control_signal_reg[rd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[11]/C
    SLICE_X46Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/de_state/iv_pc_reg[11]/Q
                         net (fo=1, routed)           0.090     0.238    cpu/de_state/iv_pc_reg_n_1_[11]
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.101     0.339 r  cpu/de_state/iv_pc[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    cpu/ex_state/iv_pc_reg[31]_0[10]
    SLICE_X46Y22         FDCE                                         r  cpu/ex_state/iv_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[7]/C
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cpu/de_state/iv_pc_reg[7]/Q
                         net (fo=1, routed)           0.090     0.238    cpu/de_state/iv_pc_reg_n_1_[7]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.101     0.339 r  cpu/de_state/iv_pc[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    cpu/ex_state/iv_pc_reg[31]_0[6]
    SLICE_X54Y20         FDCE                                         r  cpu/ex_state/iv_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.204ns (59.836%)  route 0.137ns (40.164%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[21]/G
    SLICE_X44Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[21]/Q
                         net (fo=1, routed)           0.137     0.295    cpu/de_logic/de_imm_data[21]
    SLICE_X45Y24         LUT2 (Prop_lut2_I0_O)        0.046     0.341 r  cpu/de_logic/iv_imm[21]_i_1/O
                         net (fo=1, routed)           0.000     0.341    cpu/ex_state/iv_imm_reg[31]_1[21]
    SLICE_X45Y24         FDCE                                         r  cpu/ex_state/iv_imm_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1200 Endpoints
Min Delay          1200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.710ns  (logic 2.978ns (17.822%)  route 13.732ns (82.178%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.599    17.369    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.493 r  cpu/ex_state/ir_data_in[0]_i_56/O
                         net (fo=1, routed)           0.402    17.895    cpu/ex_state/ir_data_in[0]_i_56_n_1
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.293 r  cpu/ex_state/ir_data_in_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.293    cpu/ex_state/ir_data_in_reg[0]_i_41_n_1
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.407 r  cpu/ex_state/ir_data_in_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.407    cpu/ex_state/ir_data_in_reg[0]_i_25_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.521 r  cpu/ex_state/ir_data_in_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           1.096    19.617    cpu/ex_state/ir_data_in_reg[0]_i_9_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I5_O)        0.124    19.741 r  cpu/ex_state/ir_data_in[0]_i_3/O
                         net (fo=1, routed)           0.975    20.715    cpu/ex_state/ir_data_in[0]_i_3_n_1
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  cpu/ex_state/ir_data_in[0]_i_2/O
                         net (fo=1, routed)           0.865    21.704    cpu/ex_state/ir_data_in[0]_i_2_n_1
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    21.828 r  cpu/ex_state/ir_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    21.828    cpu/memory_unit/ir_data_in_reg[31]_2[0]
    SLICE_X38Y25         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.549ns  (logic 3.643ns (22.014%)  route 12.906ns (77.986%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.134 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.134    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.248    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.487 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[2]
                         net (fo=1, routed)           0.662    19.149    cpu/ex_state/ir_data_in_reg[31]_i_10_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.302    19.451 r  cpu/ex_state/ir_data_in[30]_i_3/O
                         net (fo=1, routed)           1.030    20.481    cpu/ex_state/ir_data_in[30]_i_3_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.605 r  cpu/ex_state/ir_data_in[30]_i_2/O
                         net (fo=1, routed)           0.939    21.543    cpu/ex_state/ir_data_in[30]_i_2_n_1
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.124    21.667 r  cpu/ex_state/ir_data_in[30]_i_1/O
                         net (fo=1, routed)           0.000    21.667    cpu/memory_unit/ir_data_in_reg[31]_2[30]
    SLICE_X41Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.111ns  (logic 3.767ns (23.382%)  route 12.344ns (76.618%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.134 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.134    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  cpu/ex_state/ir_data_in_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.248    cpu/ex_state/ir_data_in_reg[27]_i_8_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.582 r  cpu/ex_state/ir_data_in_reg[31]_i_10/O[1]
                         net (fo=1, routed)           0.665    19.247    cpu/ex_state/ir_data_in_reg[31]_i_10_n_7
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.303    19.550 r  cpu/ex_state/ir_data_in[29]_i_3/O
                         net (fo=1, routed)           0.600    20.150    cpu/ex_state/ir_data_in[29]_i_3_n_1
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.274 r  cpu/ex_state/ir_data_in[29]_i_2/O
                         net (fo=1, routed)           0.803    21.078    cpu/ex_state/ir_data_in[29]_i_2_n_1
    SLICE_X40Y31         LUT4 (Prop_lut4_I3_O)        0.152    21.230 r  cpu/ex_state/ir_data_in[29]_i_1/O
                         net (fo=1, routed)           0.000    21.230    cpu/memory_unit/ir_data_in_reg[31]_2[29]
    SLICE_X40Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.088ns  (logic 3.407ns (21.177%)  route 12.681ns (78.823%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.219 r  cpu/ex_state/ir_data_in_reg[19]_i_8/O[3]
                         net (fo=1, routed)           0.958    19.177    cpu/ex_state/ir_data_in_reg[19]_i_8_n_5
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.306    19.483 r  cpu/ex_state/ir_data_in[19]_i_3/O
                         net (fo=1, routed)           0.280    19.763    cpu/ex_state/ir_data_in[19]_i_3_n_1
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.887 r  cpu/ex_state/ir_data_in[19]_i_2/O
                         net (fo=1, routed)           1.168    21.055    cpu/ex_state/ir_data_in[19]_i_2_n_1
    SLICE_X36Y31         LUT4 (Prop_lut4_I3_O)        0.152    21.207 r  cpu/ex_state/ir_data_in[19]_i_1/O
                         net (fo=1, routed)           0.000    21.207    cpu/memory_unit/ir_data_in_reg[31]_2[19]
    SLICE_X36Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_logic/o_pc_load_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.062ns  (logic 2.518ns (15.676%)  route 13.544ns (84.324%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.560     5.081    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=32, routed)          2.271     7.870    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124     7.994 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=4, routed)           1.599     9.592    cpu/memory_unit/regs_reg[30][31][24]
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.716 f  cpu/memory_unit/regs[1][10]_i_4/O
                         net (fo=1, routed)           0.452    10.168    cpu/memory_unit/regs[1][10]_i_4_n_1
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.292 r  cpu/memory_unit/regs[1][10]_i_3/O
                         net (fo=1, routed)           0.872    11.165    cpu/memory_unit/regs[1][10]_i_3_n_1
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.289 r  cpu/memory_unit/regs[1][10]_i_1/O
                         net (fo=37, routed)          1.944    13.233    cpu/ex_state/ir_rs2_reg[31][10]
    SLICE_X50Y22         LUT3 (Prop_lut3_I2_O)        0.150    13.383 r  cpu/ex_state/ir_data_in[10]_i_10/O
                         net (fo=26, routed)          3.699    17.081    cpu/ex_state/iv_rs1_reg[14]_0[3]
    SLICE_X32Y30         LUT4 (Prop_lut4_I1_O)        0.328    17.409 r  cpu/ex_state/o_pc_load_reg_i_121/O
                         net (fo=1, routed)           0.000    17.409    cpu/ex_state/o_pc_load_reg_i_121_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.959 r  cpu/ex_state/o_pc_load_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000    17.959    cpu/ex_state/o_pc_load_reg_i_75_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.073 r  cpu/ex_state/o_pc_load_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.073    cpu/ex_state/o_pc_load_reg_i_29_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.187 r  cpu/ex_state/o_pc_load_reg_i_9/CO[3]
                         net (fo=1, routed)           1.466    19.654    cpu/ex_state/ex_logic/data5
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.124    19.778 r  cpu/ex_state/o_pc_load_reg_i_5/O
                         net (fo=1, routed)           0.665    20.443    cpu/ex_state/o_pc_load_reg_i_5_n_1
    SLICE_X45Y29         LUT5 (Prop_lut5_I2_O)        0.124    20.567 r  cpu/ex_state/o_pc_load_reg_i_1/O
                         net (fo=1, routed)           0.577    21.144    cpu/ex_logic/iv_instruction_reg[0]
    SLICE_X44Y31         LDCE                                         r  cpu/ex_logic/o_pc_load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.912ns  (logic 3.509ns (22.052%)  route 12.403ns (77.948%))
  Logic Levels:           14  (CARRY4=4 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.134 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.134    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.356 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[0]
                         net (fo=1, routed)           0.802    19.158    cpu/ex_state/ir_data_in_reg[27]_i_8_n_8
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.299    19.457 r  cpu/ex_state/ir_data_in[24]_i_3/O
                         net (fo=1, routed)           0.665    20.121    cpu/ex_state/ir_data_in[24]_i_3_n_1
    SLICE_X38Y30         LUT6 (Prop_lut6_I0_O)        0.124    20.245 r  cpu/ex_state/ir_data_in[24]_i_2/O
                         net (fo=1, routed)           0.661    20.907    cpu/ex_state/ir_data_in[24]_i_2_n_1
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.124    21.031 r  cpu/ex_state/ir_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    21.031    cpu/memory_unit/ir_data_in_reg[31]_2[24]
    SLICE_X38Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.905ns  (logic 3.519ns (22.125%)  route 12.386ns (77.875%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.333 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.795    19.128    cpu/ex_state/ir_data_in_reg[23]_i_8_n_5
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.306    19.434 r  cpu/ex_state/ir_data_in[23]_i_3/O
                         net (fo=1, routed)           0.582    20.016    cpu/ex_state/ir_data_in[23]_i_3_n_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    20.140 r  cpu/ex_state/ir_data_in[23]_i_2/O
                         net (fo=1, routed)           0.734    20.874    cpu/ex_state/ir_data_in[23]_i_2_n_1
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.150    21.024 r  cpu/ex_state/ir_data_in[23]_i_1/O
                         net (fo=1, routed)           0.000    21.024    cpu/memory_unit/ir_data_in_reg[31]_2[23]
    SLICE_X38Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.771ns  (logic 1.634ns (10.361%)  route 14.137ns (89.639%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.560     5.081    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=32, routed)          2.192     7.791    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.915 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=3, routed)           2.130    10.045    cpu/memory_unit/regs_reg[30][31][17]
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.169 r  cpu/memory_unit/regs[1][3]_i_3/O
                         net (fo=2, routed)           0.466    10.635    cpu/memory_unit/regs[1][3]_i_3_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.759 r  cpu/memory_unit/regs[1][3]_i_1/O
                         net (fo=45, routed)          2.070    12.829    cpu/ex_state/ir_rs2_reg[31][3]
    SLICE_X42Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.953 r  cpu/ex_state/ir_data_in[3]_i_8/O
                         net (fo=105, routed)         3.377    16.330    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X34Y24         LUT5 (Prop_lut5_I1_O)        0.124    16.454 r  cpu/ex_state/ir_data_in[11]_i_19/O
                         net (fo=4, routed)           1.184    17.638    cpu/ex_state/ir_data_in[11]_i_19_n_1
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.762 r  cpu/ex_state/ir_data_in[5]_i_10/O
                         net (fo=2, routed)           0.974    18.736    cpu/ex_state/ir_data_in[5]_i_10_n_1
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.860 r  cpu/ex_state/ir_data_in[4]_i_5/O
                         net (fo=1, routed)           0.946    19.807    cpu/ex_state/ex_logic/data7[4]
    SLICE_X37Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.931 r  cpu/ex_state/ir_data_in[4]_i_2/O
                         net (fo=1, routed)           0.798    20.729    cpu/ex_state/ir_data_in[4]_i_2_n_1
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.124    20.853 r  cpu/ex_state/ir_data_in[4]_i_1/O
                         net (fo=1, routed)           0.000    20.853    cpu/memory_unit/ir_data_in_reg[31]_2[4]
    SLICE_X37Y23         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.720ns  (logic 3.415ns (21.724%)  route 12.305ns (78.276%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.020 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.020    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.259 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.287    18.546    cpu/ex_state/ir_data_in_reg[23]_i_8_n_6
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.302    18.848 r  cpu/ex_state/ir_data_in[22]_i_3/O
                         net (fo=1, routed)           0.795    19.643    cpu/ex_state/ir_data_in[22]_i_3_n_1
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124    19.767 r  cpu/ex_state/ir_data_in[22]_i_2/O
                         net (fo=1, routed)           0.948    20.715    cpu/ex_state/ir_data_in[22]_i_2_n_1
    SLICE_X38Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.839 r  cpu/ex_state/ir_data_in[22]_i_1/O
                         net (fo=1, routed)           0.000    20.839    cpu/memory_unit/ir_data_in_reg[31]_2[22]
    SLICE_X38Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.713ns  (logic 3.391ns (21.580%)  route 12.322ns (78.420%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.598     5.119    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     6.001 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.501     7.502    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_0[4]
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=3, routed)           1.595     9.221    cpu/memory_unit/regs_reg[30][31][10]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.345 r  cpu/memory_unit/regs[1][12]_i_6/O
                         net (fo=1, routed)           0.674    10.019    cpu/memory_unit/regs[1][12]_i_6_n_1
    SLICE_X36Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.143 r  cpu/memory_unit/regs[1][12]_i_3/O
                         net (fo=1, routed)           1.006    11.149    cpu/memory_unit/regs[1][12]_i_3_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.273 r  cpu/memory_unit/regs[1][12]_i_1/O
                         net (fo=37, routed)          2.831    14.104    cpu/ex_state/ir_rs2_reg[31][12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.152    14.256 r  cpu/ex_state/ir_rs2[12]_i_1/O
                         net (fo=12, routed)          2.187    16.444    cpu/ex_state/iv_rs2_reg[31]_0[10]
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.326    16.770 r  cpu/ex_state/ir_data_in[12]_i_10/O
                         net (fo=6, routed)           0.480    17.250    cpu/ex_state/ir_data_in[12]_i_10_n_1
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.124    17.374 r  cpu/ex_state/ir_data_in[15]_i_17/O
                         net (fo=1, routed)           0.000    17.374    cpu/ex_state/ir_data_in[15]_i_17_n_1
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.906 r  cpu/ex_state/ir_data_in_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.906    cpu/ex_state/ir_data_in_reg[15]_i_8_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.240 r  cpu/ex_state/ir_data_in_reg[19]_i_8/O[1]
                         net (fo=1, routed)           0.846    19.086    cpu/ex_state/ir_data_in_reg[19]_i_8_n_7
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.303    19.389 r  cpu/ex_state/ir_data_in[17]_i_3/O
                         net (fo=1, routed)           0.452    19.841    cpu/ex_state/ir_data_in[17]_i_3_n_1
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.965 r  cpu/ex_state/ir_data_in[17]_i_2/O
                         net (fo=1, routed)           0.749    20.714    cpu/ex_state/ir_data_in[17]_i_2_n_1
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.118    20.832 r  cpu/ex_state/ir_data_in[17]_i_1/O
                         net (fo=1, routed)           0.000    20.832    cpu/memory_unit/ir_data_in_reg[31]_2[17]
    SLICE_X37Y31         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.249ns (40.646%)  route 0.364ns (59.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.474    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.678 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.364     2.042    ibus/ibus_word[2]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.045     2.087 r  ibus/iv_instruction[2]_i_1/O
                         net (fo=1, routed)           0.000     2.087    cpu/de_state/iv_instruction_reg[31]_0[2]
    SLICE_X55Y20         FDCE                                         r  cpu/de_state/iv_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.249ns (36.113%)  route 0.440ns (63.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.472    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.676 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.440     2.117    cpu/ex_logic/douta[0]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.162 r  cpu/ex_logic/iv_instruction[0]_i_1/O
                         net (fo=1, routed)           0.000     2.162    cpu/de_state/iv_instruction_reg[31]_0[0]
    SLICE_X47Y20         FDCE                                         r  cpu/de_state/iv_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.247ns (33.576%)  route 0.489ns (66.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.479    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.683 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.489     2.172    ibus/ibus_word[3]
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.043     2.215 r  ibus/iv_instruction[3]_i_1/O
                         net (fo=1, routed)           0.000     2.215    cpu/de_state/iv_instruction_reg[31]_0[3]
    SLICE_X55Y20         FDCE                                         r  cpu/de_state/iv_instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.298ns (38.494%)  route 0.476ns (61.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.598     1.481    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.685 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.199     1.885    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[14].ram.ram_douta[4]
    SLICE_X50Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.930 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.277     2.207    ibus/ibus_word[27]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.049     2.256 r  ibus/iv_instruction[27]_i_1/O
                         net (fo=1, routed)           0.000     2.256    cpu/de_state/iv_instruction_reg[31]_0[27]
    SLICE_X50Y15         FDCE                                         r  cpu/de_state/iv_instruction_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.231ns (28.544%)  route 0.578ns (71.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=27, routed)          0.274     1.863    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.908 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=1, routed)           0.304     2.211    ibus/ibus_word[30]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.256 r  ibus/iv_instruction[30]_i_1/O
                         net (fo=1, routed)           0.000     2.256    cpu/de_state/iv_instruction_reg[31]_0[30]
    SLICE_X50Y15         FDCE                                         r  cpu/de_state/iv_instruction_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.231ns (28.405%)  route 0.582ns (71.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=27, routed)          0.270     1.859    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.312     2.215    ibus/ibus_word[26]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.260 r  ibus/iv_instruction[26]_i_1/O
                         net (fo=1, routed)           0.000     2.260    cpu/de_state/iv_instruction_reg[31]_0[26]
    SLICE_X50Y15         FDCE                                         r  cpu/de_state/iv_instruction_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.232ns (28.207%)  route 0.591ns (71.793%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=27, routed)          0.226     1.814    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=1, routed)           0.365     2.224    ibus/ibus_word[31]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.046     2.270 r  ibus/iv_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     2.270    cpu/de_state/iv_instruction_reg[31]_0[31]
    SLICE_X50Y15         FDCE                                         r  cpu/de_state/iv_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.249ns (30.615%)  route 0.564ns (69.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.596     1.479    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.683 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.564     2.248    cpu/ex_logic/douta[2]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.293 r  cpu/ex_logic/iv_instruction[4]_i_1/O
                         net (fo=1, routed)           0.000     2.293    cpu/de_state/iv_instruction_reg[31]_0[4]
    SLICE_X44Y17         FDCE                                         r  cpu/de_state/iv_instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.230ns (27.042%)  route 0.621ns (72.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y11         FDRE                                         r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=27, routed)          0.260     1.848    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.893 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=1, routed)           0.360     2.254    ibus/ibus_word[25]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.044     2.298 r  ibus/iv_instruction[25]_i_1/O
                         net (fo=1, routed)           0.000     2.298    cpu/de_state/iv_instruction_reg[31]_0[25]
    SLICE_X50Y15         FDCE                                         r  cpu/de_state/iv_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.248ns (29.379%)  route 0.596ns (70.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.474    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.678 r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.596     2.275    cpu/ex_logic/douta[1]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.044     2.319 r  cpu/ex_logic/iv_instruction[1]_i_1/O
                         net (fo=1, routed)           0.000     2.319    cpu/de_state/iv_instruction_reg[31]_0[1]
    SLICE_X47Y20         FDCE                                         r  cpu/de_state/iv_instruction_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/data_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.855ns  (logic 1.565ns (11.298%)  route 12.290ns (88.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1347, routed)       12.290    13.731    cpu/memory_unit/btnC_IBUF
    SLICE_X28Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.855 r  cpu/memory_unit/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000    13.855    gpio/D[4]
    SLICE_X28Y36         FDCE                                         r  gpio/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.442     4.783    gpio/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  gpio/data_in_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            slow_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.788ns  (logic 1.591ns (11.541%)  route 12.197ns (88.459%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       12.197    13.638    btnC_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.150    13.788 r  slow_clock[1]_i_1/O
                         net (fo=1, routed)           0.000    13.788    slow_clock[1]_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            slow_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.762ns  (logic 1.565ns (11.374%)  route 12.197ns (88.626%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       12.197    13.638    btnC_IBUF
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.124    13.762 r  slow_clock[0]_i_1/O
                         net (fo=1, routed)           0.000    13.762    slow_clock[0]_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445     4.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  slow_clock_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/data_in_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.679ns  (logic 1.441ns (10.537%)  route 12.238ns (89.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       12.238    13.679    gpio/btnC_IBUF
    SLICE_X28Y36         FDCE                                         f  gpio/data_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.442     4.783    gpio/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  gpio/data_in_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/data_in_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.679ns  (logic 1.441ns (10.537%)  route 12.238ns (89.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       12.238    13.679    gpio/btnC_IBUF
    SLICE_X28Y36         FDCE                                         f  gpio/data_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.442     4.783    gpio/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  gpio/data_in_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/data_in_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.679ns  (logic 1.441ns (10.537%)  route 12.238ns (89.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       12.238    13.679    gpio/btnC_IBUF
    SLICE_X28Y36         FDCE                                         f  gpio/data_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.442     4.783    gpio/clk_IBUF_BUFG
    SLICE_X28Y36         FDCE                                         r  gpio/data_in_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/data_in_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.102ns  (logic 1.441ns (11.001%)  route 11.660ns (88.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       11.660    13.102    gpio/btnC_IBUF
    SLICE_X38Y42         FDCE                                         f  gpio/data_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.444     4.785    gpio/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  gpio/data_in_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/data_in_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.102ns  (logic 1.441ns (11.001%)  route 11.660ns (88.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       11.660    13.102    gpio/btnC_IBUF
    SLICE_X38Y42         FDCE                                         f  gpio/data_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.444     4.785    gpio/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  gpio/data_in_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.048ns  (logic 1.441ns (11.046%)  route 11.607ns (88.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       11.607    13.048    gpio/btnC_IBUF
    SLICE_X32Y33         FDCE                                         f  gpio/led_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.438     4.779    gpio/clk_IBUF_BUFG
    SLICE_X32Y33         FDCE                                         r  gpio/led_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            gpio/led_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.177ns  (logic 1.441ns (11.836%)  route 10.736ns (88.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1347, routed)       10.736    12.177    gpio/btnC_IBUF
    SLICE_X40Y36         FDCE                                         f  gpio/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.442     4.783    gpio/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  gpio/led_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.405%)  route 0.197ns (54.595%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[5]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[5]/Q
                         net (fo=17, routed)          0.197     0.361    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.015%)  route 0.246ns (59.985%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[13]/C
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[13]/Q
                         net (fo=17, routed)          0.246     0.410    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.421%)  route 0.252ns (60.579%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[4]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[4]/Q
                         net (fo=17, routed)          0.252     0.416    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.767%)  route 0.277ns (66.233%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[2]/C
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/instruction_fetch_unit/pc_reg[2]/Q
                         net (fo=18, routed)          0.277     0.418    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.679%)  route 0.260ns (61.321%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[8]/C
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[8]/Q
                         net (fo=17, routed)          0.260     0.424    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y8          RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.863     1.991    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.202%)  route 0.284ns (66.798%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[2]/C
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/instruction_fetch_unit/pc_reg[2]/Q
                         net (fo=18, routed)          0.284     0.425    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y8          RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.863     1.991    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.730%)  route 0.271ns (62.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[15]/C
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[15]/Q
                         net (fo=10, routed)          0.271     0.435    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.497%)  route 0.273ns (62.503%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[11]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[11]/Q
                         net (fo=17, routed)          0.273     0.437    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.703%)  route 0.318ns (71.297%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[15]/C
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/memory_unit/ir_data_in_reg[15]/Q
                         net (fo=8, routed)           0.318     0.446    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X34Y37         FDRE                                         r  dbus/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.458%)  route 0.299ns (64.542%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[9]/C
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/instruction_fetch_unit/pc_reg[9]/Q
                         net (fo=17, routed)          0.299     0.463    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.864     1.992    ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  ibus/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





