/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [6:0] _04_;
  reg [4:0] _05_;
  wire [7:0] _06_;
  wire [2:0] _07_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_4z[0] ? celloutsig_0_5z : _00_);
  assign celloutsig_0_26z = ~(_03_ | celloutsig_0_4z[4]);
  assign celloutsig_0_2z = ~(_02_ | celloutsig_0_1z);
  assign celloutsig_0_43z = celloutsig_0_26z ^ celloutsig_0_4z[7];
  assign celloutsig_1_18z = celloutsig_1_1z ^ celloutsig_1_15z[3];
  assign celloutsig_0_13z = celloutsig_0_3z ^ celloutsig_0_6z;
  assign celloutsig_0_21z = celloutsig_0_14z[1] ^ celloutsig_0_17z;
  assign celloutsig_0_17z = ~(in_data[52] ^ celloutsig_0_9z);
  assign celloutsig_0_19z = ~(celloutsig_0_10z ^ celloutsig_0_12z);
  reg [7:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 8'h00;
    else _17_ <= in_data[57:50];
  assign { _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0] } = _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= in_data[107:101];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= celloutsig_1_6z[8:4];
  reg [2:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z };
  assign { _07_[2], _03_, _07_[0] } = _20_;
  assign celloutsig_0_31z = { celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_3z } / { 1'h1, celloutsig_0_16z[2:1] };
  assign celloutsig_0_33z = { _06_[2], celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_7z } / { 1'h1, celloutsig_0_16z[4:1] };
  assign celloutsig_0_4z = { _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0] } / { 1'h1, in_data[64:60], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_2z[6:2], _04_ } / { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_16z = { in_data[90:85], celloutsig_0_13z } / { 1'h1, in_data[60:55] };
  assign celloutsig_1_10z = { celloutsig_1_7z[18:17], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } == in_data[159:155];
  assign celloutsig_0_18z = { _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0], celloutsig_0_3z } == in_data[82:74];
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_8z } == { _02_, _06_[4:2], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_5z = { in_data[128:114], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } <= { in_data[107:102], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_4z[5:0] <= { _06_[4:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[144:142];
  assign celloutsig_0_6z = { _06_[0], celloutsig_0_3z, celloutsig_0_5z, _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0], celloutsig_0_3z, _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0], celloutsig_0_5z, celloutsig_0_1z } && { in_data[12:10], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[66:59] || { _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0] };
  assign celloutsig_0_27z = { _03_, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_13z, _07_[2], _03_, _07_[0], celloutsig_0_23z } || { in_data[25:20], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[147] & ~(in_data[167]);
  assign celloutsig_1_19z = celloutsig_1_5z & ~(celloutsig_1_3z[2]);
  assign celloutsig_0_8z = celloutsig_0_7z & ~(celloutsig_0_4z[0]);
  assign celloutsig_1_2z = in_data[161:153] * in_data[163:155];
  assign celloutsig_0_45z = { celloutsig_0_31z[2:1], celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_33z, celloutsig_0_24z } != { celloutsig_0_11z[1:0], celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_43z, celloutsig_0_11z };
  assign celloutsig_0_1z = { in_data[52:47], _06_[7], _00_, _02_, _06_[4:2], _01_, _06_[0] } != in_data[73:60];
  assign celloutsig_0_23z = { _03_, _07_[2], _03_, _07_[0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z } != { celloutsig_0_20z[5:1], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z } !== { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } | { _04_, celloutsig_1_6z };
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_7z[10:2], _04_, celloutsig_1_3z };
  assign celloutsig_0_10z = & { celloutsig_0_7z, celloutsig_0_4z[7:1] };
  assign celloutsig_0_7z = _06_[7] & in_data[73];
  assign celloutsig_0_12z = celloutsig_0_6z & celloutsig_0_11z[2];
  assign celloutsig_1_3z = celloutsig_1_2z[8:1] << { in_data[155:150], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = { _06_[3:2], _01_, _06_[0], celloutsig_0_6z } >> { _06_[4:2], _01_, celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_4z[6:4] >> { in_data[57:56], celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[49:43], celloutsig_0_2z } >> { in_data[40:34], celloutsig_0_19z };
  assign celloutsig_1_15z = _04_ >>> { _05_, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_46z = { celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_23z, celloutsig_0_13z } ^ { _06_[7], _00_, _02_, celloutsig_0_19z };
  assign celloutsig_0_38z = ~((in_data[73] & celloutsig_0_5z) | (celloutsig_0_7z & celloutsig_0_28z));
  assign celloutsig_0_28z = ~((celloutsig_0_17z & celloutsig_0_16z[0]) | (celloutsig_0_19z & celloutsig_0_8z));
  assign { _06_[6:5], _06_[1] } = { _00_, _02_, _01_ };
  assign _07_[1] = _03_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
