# Reading pref.tcl
# do FinalProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject {C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:45 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject" C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block.v 
# -- Compiling module register_block
# 
# Top level modules:
# 	register_block
# End time: 19:24:45 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject {C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:45 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject" C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block_tb.v 
# -- Compiling module register_block_tb
# 
# Top level modules:
# 	register_block_tb
# End time: 19:24:45 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  register_block_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" register_block_tb 
# Start time: 19:24:45 on Jan 19,2024
# Loading work.register_block_tb
# Loading work.register_block
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Read data 1:         42
# Read data 2:         17
# ** Note: $finish    : C:/Users/Baris/Desktop/quartusProjects/CSE331/FinalProject/register_block_tb.v(51)
#    Time: 40 ps  Iteration: 1  Instance: /register_block_tb
# End time: 19:24:59 on Jan 19,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
