//Test 
`timescale 1ns/1ns

module test_state;

	logic clk,
	logic rst,
	logic in;
	logic out;
	
	state_machine dut (
						.clk(clk),
						.rst(rst)),
						.X(in),
						.Y(out)
									);

	endmodule						  
			