Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: transcoder_7_segments.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "transcoder_7_segments.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "transcoder_7_segments"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : transcoder_7_segments
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" in Library work.
Entity <transcoder_7_segments> compiled.
Entity <transcoder_7_segments> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <transcoder_7_segments> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <transcoder_7_segments> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" line 64: Mux is complete : default of case is discarded
INFO:Xst:1561 - "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" line 84: Mux is complete : default of case is discarded
WARNING:Xst:819 - "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" line 73: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <first_digit>, <second_digit>, <third_digit>, <fourth_digit>
Entity <transcoder_7_segments> analyzed. Unit <transcoder_7_segments> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <transcoder_7_segments>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd".
    Found 16x7-bit ROM for signal <segments_data>.
    Found 2-bit up counter for signal <counter>.
    Found 4-bit 4-to-1 multiplexer for signal <current_digit_code>.
    Found 4-bit register for signal <first_digit>.
    Found 4-bit register for signal <fourth_digit>.
    Found 4-bit register for signal <second_digit>.
    Found 4-bit register for signal <third_digit>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <transcoder_7_segments> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 4
 4-bit register                                        : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <transcoder_7_segments> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block transcoder_7_segments, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : transcoder_7_segments.ngr
Top Level Output File Name         : transcoder_7_segments
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 25
#      LUT2                        : 5
#      LUT3                        : 8
#      LUT4                        : 7
#      MUXF5                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 18
#      FD                          : 1
#      FDE                         : 16
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 6
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       15  out of   1920     0%  
 Number of Slice Flip Flops:             18  out of   3840     0%  
 Number of 4 input LUTs:                 20  out of   3840     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    173     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
key_detected                       | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.050ns (Maximum Frequency: 246.914MHz)
   Minimum input arrival time before clock: 1.941ns
   Maximum output required time after clock: 11.028ns
   Maximum combinational path delay: 11.555ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'key_detected'
  Clock period: 4.050ns (frequency: 246.914MHz)
  Total number of paths / destination ports: 35 / 18
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 1)
  Source:            counter_1 (FF)
  Destination:       third_digit_0 (FF)
  Source Clock:      key_detected rising
  Destination Clock: key_detected rising

  Data Path: counter_1 to third_digit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.720   1.260  counter_1 (counter_1)
     LUT2:I0->O            4   0.551   0.917  second_digit_cmp_eq00001 (second_digit_cmp_eq0000)
     FDE:CE                    0.602          second_digit_0
    ----------------------------------------
    Total                      4.050ns (1.873ns logic, 2.177ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'key_detected'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 1)
  Source:            hex_code<0> (PAD)
  Destination:       third_digit_0 (FF)
  Destination Clock: key_detected rising

  Data Path: hex_code<0> to third_digit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.917  hex_code_0_IBUF (hex_code_0_IBUF)
     FDE:D                     0.203          third_digit_0
    ----------------------------------------
    Total                      1.941ns (1.024ns logic, 0.917ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'key_detected'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              11.028ns (Levels of Logic = 4)
  Source:            first_digit_1 (FF)
  Destination:       segments_data<6> (PAD)
  Source Clock:      key_detected rising

  Data Path: first_digit_1 to segments_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.996  first_digit_1 (first_digit_1)
     LUT3:I1->O            1   0.551   0.000  Mmux_current_digit_code_41 (Mmux_current_digit_code_41)
     MUXF5:I0->O           7   0.360   1.405  Mmux_current_digit_code_2_f5_0 (current_digit_code<1>)
     LUT4:I0->O            1   0.551   0.801  Mrom_segments_data21 (segments_data_2_OBUF)
     OBUF:I->O                 5.644          segments_data_2_OBUF (segments_data<2>)
    ----------------------------------------
    Total                     11.028ns (7.826ns logic, 3.202ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Delay:               11.555ns (Levels of Logic = 5)
  Source:            digit_selec<0> (PAD)
  Destination:       segments_data<6> (PAD)

  Data Path: digit_selec<0> to segments_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.821   1.422  digit_selec_0_IBUF (digit_selec_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  Mmux_current_digit_code_3 (Mmux_current_digit_code_3)
     MUXF5:I1->O           7   0.360   1.405  Mmux_current_digit_code_2_f5 (current_digit_code<0>)
     LUT4:I0->O            1   0.551   0.801  Mrom_segments_data111 (segments_data_1_OBUF)
     OBUF:I->O                 5.644          segments_data_1_OBUF (segments_data<1>)
    ----------------------------------------
    Total                     11.555ns (7.927ns logic, 3.628ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.12 secs
 
--> 

Total memory usage is 4534092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

