// Seed: 3465166052
module module_0 ();
  reg id_1 = 1 === 1;
  initial @(negedge id_1) id_1 <= 1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_13[1] <= id_3;
    if (id_10 || 1)
      assert (id_14);
      else begin : LABEL_0
        if (id_2 && ~1) begin : LABEL_0
          id_2 = id_8;
        end
      end
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_16 = id_8;
endmodule
