# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:33 on Oct 02,2025
# vlog -reportprogress 300 tb_full_adder.v 
# -- Compiling module full_adder
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:41:33 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:41:33 on Oct 02,2025
# Loading work.top
# Loading work.full_adder
# ------------------------------
# --------> Full Adder <--------
# ------------------------------
# | a | b | Cin | Sum | Carry  |
# ------------------------------
# | 0 | 0 | 0 |  0  |    0   |
# | 0 | 0 | 1 |  1  |    0   |
# | 0 | 1 | 0 |  1  |    0   |
# | 0 | 1 | 1 |  0  |    1   |
# | 1 | 0 | 0 |  1  |    0   |
# | 1 | 0 | 1 |  0  |    1   |
# | 1 | 1 | 0 |  0  |    1   |
# | 1 | 1 | 1 |  1  |    1   |
# --------------------------------
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:08 on Oct 02,2025
# vlog -reportprogress 300 tb_full_adder.v 
# -- Compiling module full_adder
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:43:08 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:43:12 on Oct 02,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:43:12 on Oct 02,2025
# Loading work.top
# Loading work.full_adder
# ------------------------------
# --------> Full Adder <--------
# ------------------------------
# | a | b | Cin | Sum | Carry  |
# ------------------------------
# | 0 | 0 |  0  |  0  |    0   |
# | 0 | 0 |  1  |  1  |    0   |
# | 0 | 1 |  0  |  1  |    0   |
# | 0 | 1 |  1  |  0  |    1   |
# | 1 | 0 |  0  |  1  |    0   |
# | 1 | 0 |  1  |  0  |    1   |
# | 1 | 1 |  0  |  0  |    1   |
# | 1 | 1 |  1  |  1  |    1   |
# --------------------------------
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:39 on Oct 02,2025
# vlog -reportprogress 300 tb_full_adder.v 
# -- Compiling module full_adder
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:43:39 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:43:40 on Oct 02,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:43:40 on Oct 02,2025
# Loading work.top
# Loading work.full_adder
# ------------------------------
# --------> Full Adder <--------
# ------------------------------
# | a | b | Cin | Sum | Carry  |
# ------------------------------
# | 0 | 0 |  0  |  0  |    0   |
# | 0 | 0 |  1  |  1  |    0   |
# | 0 | 1 |  0  |  1  |    0   |
# | 0 | 1 |  1  |  0  |    1   |
# | 1 | 0 |  0  |  1  |    0   |
# | 1 | 0 |  1  |  0  |    1   |
# | 1 | 1 |  0  |  0  |    1   |
# | 1 | 1 |  1  |  1  |    1   |
# ------------------------------
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:54 on Oct 02,2025
# vlog -reportprogress 300 tb_full_adder.v 
# -- Compiling module full_adder
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:53:54 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:53:55 on Oct 02,2025, Elapsed time: 0:10:15
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:53:55 on Oct 02,2025
# Loading work.top
# Loading work.full_adder
# ------------------------------
# --------> Full Adder <--------
# ------------------------------
# | a | b | Cin | Sum | Carry  |
# ------------------------------
# | 0 | 0 |  0  |  0  |    0   |
# | 0 | 0 |  1  |  1  |    0   |
# | 0 | 1 |  0  |  1  |    0   |
# | 0 | 1 |  1  |  0  |    1   |
# | 1 | 0 |  0  |  1  |    0   |
# | 1 | 0 |  1  |  0  |    1   |
# | 1 | 1 |  0  |  0  |    1   |
# | 1 | 1 |  1  |  1  |    1   |
# ------------------------------
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:49 on Oct 02,2025
# vlog -reportprogress 300 tb_full_adder.v 
# -- Compiling module full_adder
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:57:49 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:57:50 on Oct 02,2025, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 23:57:50 on Oct 02,2025
# Loading work.top
# Loading work.full_adder
# ------------------------------
# --------> Full Adder <--------
# ------------------------------
# | a | b | Cin | Sum | Carry  |
# ------------------------------
# | 0 | 0 |  0  |  0  |    0   |
# | 0 | 0 |  1  |  1  |    0   |
# | 0 | 1 |  0  |  1  |    0   |
# | 0 | 1 |  1  |  0  |    1   |
# | 1 | 0 |  0  |  1  |    0   |
# | 1 | 0 |  1  |  0  |    1   |
# | 1 | 1 |  0  |  0  |    1   |
# | 1 | 1 |  1  |  1  |    1   |
# ------------------------------
