Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  2 16:00:21 2024
| Host         : LegionY7000P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basys3_control_sets_placed.rpt
| Design       : basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              35 |           10 |
| No           | Yes                   | No                     |              17 |            4 |
| Yes          | No                    | No                     |            1024 |          398 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |               9 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------+------------------+------------------+----------------+
|       Clock Signal       |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG           |                                     |                  |                1 |              1 |
|  cd/clk_sys              |                                     | cd/SR[0]         |                2 |              3 |
|  myCLK_BUFG              | my_ct/E[0]                          | cd/SR[0]         |                3 |              4 |
|  clk_IBUF_BUFG           | my_ct/FSM_onehot_AN[4]_i_2_n_0      | cd/SR[0]         |                2 |              5 |
| ~myCLK_BUFG              | my_SCPU/pc/PCWre                    | cd/SR[0]         |                4 |             13 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_18[0] |                  |               15 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_3[0]  |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/E[0]                     |                  |               10 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_0[0]  |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_1[0]  |                  |               14 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_10[0] |                  |               18 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_11[0] |                  |               19 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_16[0] |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_13[0] |                  |                9 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_12[0] |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_14[0] |                  |               14 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_15[0] |                  |               18 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_17[0] |                  |               12 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_24[0] |                  |               10 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_19[0] |                  |               10 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_23[0] |                  |                8 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_8[0]  |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_27[0] |                  |                9 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_21[0] |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_25[0] |                  |               14 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_9[0]  |                  |               14 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_20[0] |                  |               14 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_6[0]  |                  |               17 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_29[0] |                  |               17 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_7[0]  |                  |               13 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_22[0] |                  |               13 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_26[0] |                  |               14 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_4[0]  |                  |               10 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_28[0] |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_30[0] |                  |               12 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_5[0]  |                  |               11 |             32 |
| ~myCLK_BUFG              | my_SCPU/pc/Memory[127][7]_i_7_2[0]  |                  |                6 |             32 |
|  clk_IBUF_BUFG           |                                     | cd/SR[0]         |               12 |             49 |
|  my_key/key_r_reg_0_BUFG | my_SCPU/pc/p_0_in1_out              |                  |               12 |             96 |
+--------------------------+-------------------------------------+------------------+------------------+----------------+


