# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do final_project_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/vga_clk.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:05 on Apr 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/vga_clk.v 
# -- Compiling module vga_clk
# 
# Top level modules:
# 	vga_clk
# End time: 22:50:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ece_385/final_project/db {D:/ece_385/final_project/db/vga_clk_altpll1.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:05 on Apr 17,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ece_385/final_project/db" D:/ece_385/final_project/db/vga_clk_altpll1.v 
# -- Compiling module vga_clk_altpll1
# 
# Top level modules:
# 	vga_clk_altpll1
# End time: 22:50:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/lut.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:05 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/lut.sv 
# -- Compiling package lut_sv_unit
# -- Compiling module sin_lut
# -- Compiling module cos_lut
# -- Compiling module ray_lut
# 
# Top level modules:
# 	ray_lut
# End time: 22:50:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/VGA_controller.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:05 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 22:50:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/WriteUpdate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:05 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/WriteUpdate.sv 
# -- Compiling module increment_write
# 
# Top level modules:
# 	increment_write
# End time: 22:50:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/ang_lut.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:05 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/ang_lut.sv 
# -- Compiling package ang_lut_sv_unit
# -- Compiling module y_ang_lut
# -- Compiling module x_ang_lut
# 
# Top level modules:
# 	y_ang_lut
# 	x_ang_lut
# End time: 22:50:06 on Apr 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/vector.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:06 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/vector.sv 
# -- Compiling package vector_sv_unit
# -- Compiling module add_vector
# -- Compiling module sub_vector
# -- Compiling module mult_real
# -- Compiling module dot_product_scale
# -- Compiling module sqrt_real_32
# -- Compiling module sqrt_real
# 
# Top level modules:
# 	add_vector
# 	sub_vector
# 	dot_product_scale
# 	sqrt_real_32
# 	sqrt_real
# End time: 22:50:06 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/frame_buffer.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:06 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/frame_buffer.sv 
# -- Compiling package frame_buffer_sv_unit
# -- Compiling module frame_buffer
# 
# Top level modules:
# 	frame_buffer
# End time: 22:50:06 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/collision_detection.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:06 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/collision_detection.sv 
# -- Compiling package collision_detection_sv_unit
# -- Compiling module collision_detection
# ** Warning: D:/ece_385/final_project/collision_detection.sv(24): (vlog-2182) 'bsqr' might be read before written in always_comb or always @* block.
# 
# 
# Top level modules:
# 	collision_detection
# End time: 22:50:06 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/sphere_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:06 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/sphere_reg.sv 
# -- Compiling package sphere_reg_sv_unit
# -- Compiling module sphere_reg
# 
# Top level modules:
# 	sphere_reg
# End time: 22:50:06 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/color_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:07 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/color_mapper.sv 
# -- Compiling package color_mapper_sv_unit
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 22:50:07 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece_385/final_project {D:/ece_385/final_project/final_top_level.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:07 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project" D:/ece_385/final_project/final_top_level.sv 
# -- Compiling package final_top_level_sv_unit
# -- Compiling module final_top_level
# 
# Top level modules:
# 	final_top_level
# End time: 22:50:07 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ece_385/final_project/output_files {D:/ece_385/final_project/output_files/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:50:07 on Apr 17,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece_385/final_project/output_files" D:/ece_385/final_project/output_files/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:50:07 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "final_project_top_run_msim_rtl_verilog.do" 
# Start time: 22:50:07 on Apr 17,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.final_top_level_sv_unit
# Loading work.final_top_level
# Loading work.sphere_reg_sv_unit
# Loading work.sphere_reg
# Loading work.color_mapper_sv_unit
# Loading work.color_mapper
# Loading work.collision_detection_sv_unit
# Loading work.collision_detection
# Loading work.vector_sv_unit
# Loading work.dot_product_scale
# Loading work.mult_real
# Loading work.sqrt_real
# Loading work.VGA_controller
# Loading work.frame_buffer_sv_unit
# Loading work.frame_buffer
# Loading work.increment_write
# Loading work.ang_lut_sv_unit
# Loading work.y_ang_lut
# Loading work.x_ang_lut
# Loading work.lut_sv_unit
# Loading work.ray_lut
# Loading work.sin_lut
# Loading work.cos_lut
# Loading work.vga_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3015) D:/ece_385/final_project/final_top_level.sv(23): [PCDPC] - Port size (24) does not match connection size (192) for port 'nextcol'. The port definition is at: D:/ece_385/final_project/sphere_reg.sv(7).
# 
#         Region: /testbench/ftl/firstsph
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 60000  Instance: testbench.ftl.vga_clk_instance.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
{sim:/testbench/KEY[0]}
add wave -position insertpoint  \
sim:/testbench/ftl/yang/WriteY
add wave -position insertpoint  \
sim:/testbench/ftl/yang/dPhi
add wave -position insertpoint  \
sim:/testbench/ftl/xang/WriteX
add wave -position insertpoint  \
sim:/testbench/ftl/xang/dTheta
add wave -position insertpoint  \
sim:/testbench/ftl/rl/phi
add wave -position insertpoint  \
sim:/testbench/ftl/rl/theta
add wave -position insertpoint  \
sim:/testbench/ftl/rl/x
add wave -position insertpoint  \
sim:/testbench/ftl/rl/y
add wave -position insertpoint  \
sim:/testbench/ftl/rl/z
add wave -position insertpoint  \
sim:/testbench/ftl/cd/sphere \
sim:/testbench/ftl/cd/ray \
sim:/testbench/ftl/cd/tbest \
sim:/testbench/ftl/cd/tnew \
sim:/testbench/ftl/cd/collide \
sim:/testbench/ftl/cd/v \
sim:/testbench/ftl/cd/bsqr \
sim:/testbench/ftl/cd/cdot \
sim:/testbench/ftl/cd/vsqr \
sim:/testbench/ftl/cd/disc \
sim:/testbench/ftl/cd/sqrt \
sim:/testbench/ftl/cd/rad \
sim:/testbench/ftl/cd/radsq
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.final_top_level_sv_unit
# Loading work.final_top_level
# Loading work.sphere_reg_sv_unit
# Loading work.sphere_reg
# Loading work.color_mapper_sv_unit
# Loading work.color_mapper
# Loading work.collision_detection_sv_unit
# Loading work.collision_detection
# Loading work.vector_sv_unit
# Loading work.dot_product_scale
# Loading work.mult_real
# Loading work.sqrt_real
# Loading work.VGA_controller
# Loading work.frame_buffer_sv_unit
# Loading work.frame_buffer
# Loading work.increment_write
# Loading work.ang_lut_sv_unit
# Loading work.y_ang_lut
# Loading work.x_ang_lut
# Loading work.lut_sv_unit
# Loading work.ray_lut
# Loading work.sin_lut
# Loading work.cos_lut
# ** Warning: (vsim-3015) D:/ece_385/final_project/final_top_level.sv(23): [PCDPC] - Port size (24) does not match connection size (192) for port 'nextcol'. The port definition is at: D:/ece_385/final_project/sphere_reg.sv(7).
# 
#         Region: /testbench/ftl/firstsph
run 7ms
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 60000  Instance: testbench.ftl.vga_clk_instance.altpll_component.cycloneiii_pll.pll3
restart
# Loading sv_std.std
# Loading work.testbench
# Loading work.final_top_level_sv_unit
# Loading work.final_top_level
# Loading work.sphere_reg_sv_unit
# Loading work.sphere_reg
# Loading work.color_mapper_sv_unit
# Loading work.color_mapper
# Loading work.collision_detection_sv_unit
# Loading work.collision_detection
# Loading work.vector_sv_unit
# Loading work.dot_product_scale
# Loading work.mult_real
# Loading work.sqrt_real
# Loading work.VGA_controller
# Loading work.frame_buffer_sv_unit
# Loading work.frame_buffer
# Loading work.increment_write
# Loading work.ang_lut_sv_unit
# Loading work.y_ang_lut
# Loading work.x_ang_lut
# Loading work.lut_sv_unit
# Loading work.ray_lut
# Loading work.sin_lut
# Loading work.cos_lut
# ** Warning: (vsim-3015) D:/ece_385/final_project/final_top_level.sv(23): [PCDPC] - Port size (24) does not match connection size (192) for port 'nextcol'. The port definition is at: D:/ece_385/final_project/sphere_reg.sv(7).
# 
#         Region: /testbench/ftl/firstsph
add wave -position insertpoint  \
sim:/testbench/ftl/fb/Write \
sim:/testbench/ftl/fb/WriteX \
sim:/testbench/ftl/fb/WriteY \
sim:/testbench/ftl/fb/WriteColor \
sim:/testbench/ftl/fb/DrawX \
sim:/testbench/ftl/fb/DrawY \
sim:/testbench/ftl/fb/ReadColor \
sim:/testbench/ftl/fb/Write_Index \
sim:/testbench/ftl/fb/Read_Index
add wave -position insertpoint  \
sim:/testbench/ftl/VGA_R \
sim:/testbench/ftl/VGA_G \
sim:/testbench/ftl/VGA_B
run 6ms
# GetModuleFileName: The specified module could not be found.
# 
# 
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 60000  Instance: testbench.ftl.vga_clk_instance.altpll_component.cycloneiii_pll.pll3
run 6ms
# End time: 23:32:19 on Apr 17,2018, Elapsed time: 0:42:12
# Errors: 0, Warnings: 3
