{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542740327465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542740327466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 13:58:47 2018 " "Processing started: Tue Nov 20 13:58:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542740327466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542740327466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542740327466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542740328121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomsegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomsegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomSegmento-random_arq " "Found design unit 1: randomSegmento-random_arq" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328941 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomSegmento " "Found entity 1: randomSegmento" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrar-Behavioral " "Found design unit 1: mostrar-Behavioral" {  } { { "mostrar.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/mostrar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrar " "Found entity 1: mostrar" {  } { { "mostrar.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/mostrar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328952 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328958 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-registefile_arc " "Found design unit 1: registefile-registefile_arc" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328963 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Registro.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328979 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740328984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328985 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328991 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/IR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328996 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740328996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740328996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329000 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740329000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740329005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329009 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740329009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329014 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740329014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-sevenseg_arch " "Found design unit 1: sevenseg-sevenseg_arch" {  } { { "sevenseg.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329020 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sevenseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740329020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSS-MuxSS_arc " "Found design unit 1: MuxSS-MuxSS_arc" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329027 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSS " "Found entity 1: MuxSS" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542740329027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542740329027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542740329276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(185) " "Verilog HDL or VHDL warning at Principal.vhd(185): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542740329279 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addressIns Principal.vhd(191) " "VHDL Signal Declaration warning at Principal.vhd(191): used implicit default value for signal \"addressIns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542740329280 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muldatos Principal.vhd(196) " "VHDL Signal Declaration warning at Principal.vhd(196): used implicit default value for signal \"muldatos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542740329280 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatosRF Principal.vhd(202) " "Verilog HDL or VHDL warning at Principal.vhd(202): object \"DatosRF\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542740329280 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329283 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "my_rom memoria.vhd(17) " "VHDL Signal Declaration warning at memoria.vhd(17): used implicit default value for signal \"my_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoria.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542740329286 "|Principal|memoria:memoriaIns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329293 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(44) " "VHDL Process Statement warning at registefile.vhd(44): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329295 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(45) " "VHDL Process Statement warning at registefile.vhd(45): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329295 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329305 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329307 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329308 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329308 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329310 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329312 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329313 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329314 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329314 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329314 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329326 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329327 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(58) " "VHDL Process Statement warning at UC.vhd(58): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329339 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(61) " "VHDL Process Statement warning at UC.vhd(61): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329339 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(64) " "VHDL Process Statement warning at UC.vhd(64): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329339 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(67) " "VHDL Process Statement warning at UC.vhd(67): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329339 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(70) " "VHDL Process Statement warning at UC.vhd(70): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329339 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(73) " "VHDL Process Statement warning at UC.vhd(73): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(76) " "VHDL Process Statement warning at UC.vhd(76): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(79) " "VHDL Process Statement warning at UC.vhd(79): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(82) " "VHDL Process Statement warning at UC.vhd(82): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(85) " "VHDL Process Statement warning at UC.vhd(85): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(88) " "VHDL Process Statement warning at UC.vhd(88): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(91) " "VHDL Process Statement warning at UC.vhd(91): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329340 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "est_sig UC.vhd(25) " "VHDL Process Statement warning at UC.vhd(25): inferring latch(es) for signal or variable \"est_sig\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542740329341 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WRegister UC.vhd(25) " "Inferred latch for \"est_sig.WRegister\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329341 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteSUB UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteSUB\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329341 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteMUL UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteMUL\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329341 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADD UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteADD\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADDI UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteADDI\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarMem UC.vhd(25) " "Inferred latch for \"est_sig.GuarMem\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.LeerMem UC.vhd(25) " "Inferred latch for \"est_sig.LeerMem\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirLM UC.vhd(25) " "Inferred latch for \"est_sig.CalDirLM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarDir UC.vhd(25) " "Inferred latch for \"est_sig.GuarDir\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirSM UC.vhd(25) " "Inferred latch for \"est_sig.CalDirSM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBgt UC.vhd(25) " "Inferred latch for \"est_sig.ExBgt\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBne UC.vhd(25) " "Inferred latch for \"est_sig.ExBne\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBeq UC.vhd(25) " "Inferred latch for \"est_sig.ExBeq\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExJ UC.vhd(25) " "Inferred latch for \"est_sig.ExJ\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329342 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WM UC.vhd(25) " "Inferred latch for \"est_sig.WM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Inp UC.vhd(25) " "Inferred latch for \"est_sig.Inp\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.OutSS UC.vhd(25) " "Inferred latch for \"est_sig.OutSS\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.RM UC.vhd(25) " "Inferred latch for \"est_sig.RM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Dir UC.vhd(25) " "Inferred latch for \"est_sig.Dir\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Decode UC.vhd(25) " "Inferred latch for \"est_sig.Decode\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Fetch UC.vhd(25) " "Inferred latch for \"est_sig.Fetch\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329343 "|Principal|UC:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar mostrar:mostrarNum " "Elaborating entity \"mostrar\" for hierarchy \"mostrar:mostrarNum\"" {  } { { "Principal.vhd" "mostrarNum" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSegmento randomSegmento:ranSeg " "Elaborating entity \"randomSegmento\" for hierarchy \"randomSegmento:ranSeg\"" {  } { { "Principal.vhd" "ranSeg" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329352 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i1 randomSegmento.vhd(39) " "VHDL Process Statement warning at randomSegmento.vhd(39): signal \"count_i1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i2 randomSegmento.vhd(43) " "VHDL Process Statement warning at randomSegmento.vhd(43): signal \"count_i2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i3 randomSegmento.vhd(48) " "VHDL Process Statement warning at randomSegmento.vhd(48): signal \"count_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 randomSegmento.vhd(53) " "VHDL Process Statement warning at randomSegmento.vhd(53): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 randomSegmento.vhd(72) " "VHDL Process Statement warning at randomSegmento.vhd(72): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 randomSegmento.vhd(91) " "VHDL Process Statement warning at randomSegmento.vhd(91): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE randomSegmento.vhd(110) " "VHDL warning at randomSegmento.vhd(110): comparison between unequal length operands always returns FALSE" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 110 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1542740329355 "|Principal|randomSegmento:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches sieteS.vhd(29) " "VHDL Process Statement warning at sieteS.vhd(29): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329361 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(42) " "VHDL Process Statement warning at sieteS.vhd(42): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329364 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(55) " "VHDL Process Statement warning at sieteS.vhd(55): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542740329364 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS0 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"iSS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542740329364 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS1 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"iSS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542740329364 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS2 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"iSS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[0\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[1\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[2\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[3\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[4\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[5\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[6\] sieteS.vhd(23) " "Inferred latch for \"iSS2\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[0\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329365 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[1\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[2\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[3\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[4\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[5\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[6\] sieteS.vhd(23) " "Inferred latch for \"iSS1\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[0\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[1\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[2\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[3\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[4\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329366 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[5\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329367 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[6\] sieteS.vhd(23) " "Inferred latch for \"iSS0\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329367 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSS MuxSS:MuxSevenSeg " "Elaborating entity \"MuxSS\" for hierarchy \"MuxSS:MuxSevenSeg\"" {  } { { "Principal.vhd" "MuxSevenSeg" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542740329371 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] MuxSS.vhd(31) " "Inferred latch for \"S3\[0\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329373 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] MuxSS.vhd(31) " "Inferred latch for \"S3\[1\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] MuxSS.vhd(31) " "Inferred latch for \"S3\[2\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] MuxSS.vhd(31) " "Inferred latch for \"S3\[3\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] MuxSS.vhd(31) " "Inferred latch for \"S3\[4\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] MuxSS.vhd(31) " "Inferred latch for \"S3\[5\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] MuxSS.vhd(31) " "Inferred latch for \"S3\[6\]\" at MuxSS.vhd(31)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] MuxSS.vhd(27) " "Inferred latch for \"S2\[0\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] MuxSS.vhd(27) " "Inferred latch for \"S2\[1\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] MuxSS.vhd(27) " "Inferred latch for \"S2\[2\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] MuxSS.vhd(27) " "Inferred latch for \"S2\[3\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] MuxSS.vhd(27) " "Inferred latch for \"S2\[4\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329374 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] MuxSS.vhd(27) " "Inferred latch for \"S2\[5\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] MuxSS.vhd(27) " "Inferred latch for \"S2\[6\]\" at MuxSS.vhd(27)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] MuxSS.vhd(23) " "Inferred latch for \"S1\[0\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] MuxSS.vhd(23) " "Inferred latch for \"S1\[1\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] MuxSS.vhd(23) " "Inferred latch for \"S1\[2\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] MuxSS.vhd(23) " "Inferred latch for \"S1\[3\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] MuxSS.vhd(23) " "Inferred latch for \"S1\[4\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] MuxSS.vhd(23) " "Inferred latch for \"S1\[5\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] MuxSS.vhd(23) " "Inferred latch for \"S1\[6\]\" at MuxSS.vhd(23)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] MuxSS.vhd(19) " "Inferred latch for \"S0\[0\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] MuxSS.vhd(19) " "Inferred latch for \"S0\[1\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329375 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] MuxSS.vhd(19) " "Inferred latch for \"S0\[2\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329376 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] MuxSS.vhd(19) " "Inferred latch for \"S0\[3\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329376 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] MuxSS.vhd(19) " "Inferred latch for \"S0\[4\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329376 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] MuxSS.vhd(19) " "Inferred latch for \"S0\[5\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329376 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] MuxSS.vhd(19) " "Inferred latch for \"S0\[6\]\" at MuxSS.vhd(19)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542740329376 "|Principal|MuxSS:MuxSevenSeg"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ledsV\[2\] ledsV\[2\] " "Net \"ledsV\[2\]\", which fans out to \"ledsV\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "randomSegmento:ranSeg\|ledsVerdes\[2\] " "Net is fed by \"randomSegmento:ranSeg\|ledsVerdes\[2\]\"" {  } { { "randomSegmento.vhd" "ledsVerdes\[2\]" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/randomSegmento.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542740329590 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "MuxSS:MuxSevenSeg\|ledo " "Net is fed by \"MuxSS:MuxSevenSeg\|ledo\"" {  } { { "MuxSS.vhd" "ledo" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/MuxSS.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542740329590 ""}  } { { "Principal.vhd" "ledsV\[2\]" { Text "C:/Users/josedanilo/Documents/GitHub/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1542740329590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542740329901 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 13:58:49 2018 " "Processing ended: Tue Nov 20 13:58:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542740329901 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542740329901 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542740329901 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542740329901 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 35 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 35 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542740330569 ""}
