$comment
	File created using the following command:
		vcd file OperatorMUX.msim.vcd -direction
$end
$date
	Wed Dec 02 01:31:25 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module OperatorMUX_vlg_vec_tst $end
$var reg 5 ! Operador [4:0] $end
$var wire 1 " ADD_CA $end
$var wire 1 # ADD_CO $end
$var wire 1 $ AND_S $end
$var wire 1 % BEQN $end
$var wire 1 & BEQO $end
$var wire 1 ' BEQZ $end
$var wire 1 ( CLI $end
$var wire 1 ) COMP $end
$var wire 1 * CR $end
$var wire 1 + JMP $end
$var wire 1 , JSR $end
$var wire 1 - MOV $end
$var wire 1 . MULT $end
$var wire 1 / None $end
$var wire 1 0 NOT_S $end
$var wire 1 1 OR_S $end
$var wire 1 2 POP $end
$var wire 1 3 PUSH $end
$var wire 1 4 RTN $end
$var wire 1 5 SLI $end
$var wire 1 6 SR $end
$var wire 1 7 SRA_S $end
$var wire 1 8 STP $end
$var wire 1 9 STR $end
$var wire 1 : SUB $end
$var wire 1 ; sampler $end
$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B None~output_o $end
$var wire 1 C ADD_CA~output_o $end
$var wire 1 D ADD_CO~output_o $end
$var wire 1 E SUB~output_o $end
$var wire 1 F COMP~output_o $end
$var wire 1 G MULT~output_o $end
$var wire 1 H AND_S~output_o $end
$var wire 1 I OR_S~output_o $end
$var wire 1 J NOT_S~output_o $end
$var wire 1 K SR~output_o $end
$var wire 1 L SRA_S~output_o $end
$var wire 1 M CR~output_o $end
$var wire 1 N MOV~output_o $end
$var wire 1 O STR~output_o $end
$var wire 1 P JSR~output_o $end
$var wire 1 Q RTN~output_o $end
$var wire 1 R STP~output_o $end
$var wire 1 S JMP~output_o $end
$var wire 1 T BEQZ~output_o $end
$var wire 1 U BEQN~output_o $end
$var wire 1 V BEQO~output_o $end
$var wire 1 W PUSH~output_o $end
$var wire 1 X POP~output_o $end
$var wire 1 Y SLI~output_o $end
$var wire 1 Z CLI~output_o $end
$var wire 1 [ Operador[4]~input_o $end
$var wire 1 \ Operador[3]~input_o $end
$var wire 1 ] Operador[0]~input_o $end
$var wire 1 ^ Operador[1]~input_o $end
$var wire 1 _ Operador[2]~input_o $end
$var wire 1 ` ADD_CA~0_combout $end
$var wire 1 a None~0_combout $end
$var wire 1 b ADD_CA~1_combout $end
$var wire 1 c ADD_CO~0_combout $end
$var wire 1 d ADD_CO~1_combout $end
$var wire 1 e SUB~0_combout $end
$var wire 1 f COMP~0_combout $end
$var wire 1 g COMP~1_combout $end
$var wire 1 h MULT~0_combout $end
$var wire 1 i AND_S~0_combout $end
$var wire 1 j AND_S~1_combout $end
$var wire 1 k OR_S~0_combout $end
$var wire 1 l NOT_S~0_combout $end
$var wire 1 m SR~0_combout $end
$var wire 1 n SRA_S~0_combout $end
$var wire 1 o CR~0_combout $end
$var wire 1 p MOV~0_combout $end
$var wire 1 q STR~0_combout $end
$var wire 1 r JSR~0_combout $end
$var wire 1 s RTN~0_combout $end
$var wire 1 t STP~0_combout $end
$var wire 1 u JMP~0_combout $end
$var wire 1 v BEQZ~0_combout $end
$var wire 1 w BEQN~0_combout $end
$var wire 1 x BEQO~0_combout $end
$var wire 1 y PUSH~0_combout $end
$var wire 1 z POP~0_combout $end
$var wire 1 { SLI~0_combout $end
$var wire 1 | None~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
1/
00
01
02
03
04
05
06
07
08
09
0:
x;
0<
1=
x>
1?
1@
1A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
$end
#50000
b1 !
1]
0;
1b
0a
1C
0B
1"
0/
#100000
b11 !
b10 !
0]
1^
1;
1c
0`
0b
1a
0C
1B
0"
1/
1d
0a
1D
0B
1#
0/
#150000
b11 !
1]
0;
1e
0d
1E
0D
1:
0#
#200000
b111 !
b101 !
b100 !
0]
0^
1_
1;
1f
0c
0e
1d
0E
1D
0:
1#
1g
0d
1F
0D
1)
0#
#250000
b101 !
1]
0;
1h
0g
1G
0F
1.
0)
#300000
b111 !
b110 !
0]
1^
1;
1i
0f
0h
1g
0G
1F
0.
1)
1j
0g
1H
0F
1$
0)
#350000
b111 !
1]
0;
1k
0j
1I
0H
11
0$
#400000
b1111 !
b1011 !
b1001 !
b1000 !
0]
0^
0_
1\
1;
0i
1`
1r
0k
1P
0I
1,
01
0r
1l
0P
1J
0,
10
#450000
b1001 !
1]
0;
1m
0l
1K
0J
16
00
#500000
b1011 !
b1010 !
0]
1^
1;
1c
0`
0m
1l
0K
1J
06
10
1n
0l
1L
0J
17
00
#550000
b1011 !
1]
0;
1o
0n
1M
0L
1*
07
#600000
b1111 !
b1101 !
b1100 !
0]
0^
1_
1;
1f
0c
0o
1n
0M
1L
0*
17
1p
0n
1N
0L
1-
07
#650000
b1101 !
1]
0;
1q
0p
1O
0N
19
0-
#700000
b1111 !
b1110 !
0]
1^
1;
1i
0f
0q
1p
0O
1N
09
1-
1r
0p
1P
0N
1,
0-
#750000
b1111 !
1]
0;
1s
0r
1Q
0P
14
0,
#800000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0]
0^
0_
0\
1[
1;
0i
1`
1z
0s
1X
0Q
12
04
0z
1t
0X
1R
02
18
#850000
b10001 !
1]
0;
1u
0t
1S
0R
1+
08
#900000
b10011 !
b10010 !
0]
1^
1;
1c
0`
0u
1t
0S
1R
0+
18
1v
0t
1T
0R
1'
08
#950000
b10011 !
1]
0;
1w
0v
1U
0T
1%
0'
#1000000
