
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  3 2021 11:42:22 CET (Dec  3 2021 10:42:22 UTC)

// Verification Directory fv/counter8b 

module counter8b(clk, rst, countOUT);
  input clk, rst;
  output [7:0] countOUT;
  wire clk, rst;
  wire [7:0] countOUT;
  wire [7:0] lstcnt;
  wire n_2, n_4, n_5, n_6, n_7, n_9, n_11, n_13;
  wire n_15, n_16, n_20, n_21, n_22, n_23, n_24, n_27;
  wire n_33, n_39, n_45, n_51;
  IND2D1BWP7T g140(.A1 (n_13), .B1 (countOUT[6]), .ZN (n_16));
  IND2D1BWP7T g143(.A1 (n_11), .B1 (countOUT[5]), .ZN (n_13));
  IND2D1BWP7T g146(.A1 (n_9), .B1 (countOUT[4]), .ZN (n_11));
  DFCNQD1BWP7T \lstcnt_reg[2] (.CDN (n_15), .CP (clk), .D (n_6), .Q
       (lstcnt[2]));
  IND2D1BWP7T g149(.A1 (n_7), .B1 (countOUT[3]), .ZN (n_9));
  DFCNQD1BWP7T \lstcnt_reg[1] (.CDN (n_15), .CP (clk), .D (n_4), .Q
       (lstcnt[1]));
  MOAI22D0BWP7T g150(.A1 (n_5), .A2 (lstcnt[2]), .B1 (n_5), .B2
       (lstcnt[2]), .ZN (n_6));
  IND2D1BWP7T g152(.A1 (n_5), .B1 (lstcnt[2]), .ZN (n_7));
  CKXOR2D1BWP7T g153(.A1 (lstcnt[0]), .A2 (lstcnt[1]), .Z (n_4));
  ND2D1BWP7T g155(.A1 (lstcnt[0]), .A2 (lstcnt[1]), .ZN (n_5));
  BUFFD4BWP7T g159(.I (lstcnt[2]), .Z (countOUT[2]));
  INVD0BWP7T g158(.I (rst), .ZN (n_15));
  BUFFD4BWP7T g157(.I (lstcnt[0]), .Z (countOUT[0]));
  BUFFD4BWP7T g160(.I (lstcnt[1]), .Z (countOUT[1]));
  XNR2D1BWP7T g2(.A1 (n_16), .A2 (lstcnt[7]), .ZN (n_20));
  XNR2D1BWP7T g169(.A1 (n_13), .A2 (lstcnt[6]), .ZN (n_21));
  XNR2D1BWP7T g170(.A1 (n_11), .A2 (lstcnt[5]), .ZN (n_22));
  XNR2D1BWP7T g171(.A1 (n_9), .A2 (lstcnt[4]), .ZN (n_23));
  XNR2D1BWP7T g172(.A1 (n_7), .A2 (lstcnt[3]), .ZN (n_24));
  INVD4BWP7T drc_bufs173(.I (n_27), .ZN (countOUT[3]));
  INVD4BWP7T drc_bufs179(.I (n_33), .ZN (countOUT[4]));
  INVD4BWP7T drc_bufs185(.I (n_39), .ZN (countOUT[6]));
  INVD4BWP7T drc_bufs191(.I (n_45), .ZN (countOUT[5]));
  INVD4BWP7T drc_bufs197(.I (n_51), .ZN (countOUT[7]));
  DFCND1BWP7T \lstcnt_reg[0] (.CDN (n_15), .CP (clk), .D (n_2), .Q
       (lstcnt[0]), .QN (n_2));
  DFCND0BWP7T \lstcnt_reg[3] (.CDN (n_15), .CP (clk), .D (n_24), .Q
       (lstcnt[3]), .QN (n_27));
  DFCND0BWP7T \lstcnt_reg[4] (.CDN (n_15), .CP (clk), .D (n_23), .Q
       (lstcnt[4]), .QN (n_33));
  DFCND0BWP7T \lstcnt_reg[6] (.CDN (n_15), .CP (clk), .D (n_21), .Q
       (lstcnt[6]), .QN (n_39));
  DFCND0BWP7T \lstcnt_reg[5] (.CDN (n_15), .CP (clk), .D (n_22), .Q
       (lstcnt[5]), .QN (n_45));
  DFCND0BWP7T \lstcnt_reg[7] (.CDN (n_15), .CP (clk), .D (n_20), .Q
       (lstcnt[7]), .QN (n_51));
endmodule

