WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2508369 heartbeat IPC: 3.987 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5014898 heartbeat IPC: 3.99 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6271144 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6271144 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13950242 heartbeat IPC: 1.119 cumulative IPC: 0.6511 (Simulation time: 00 hr 01 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 27713434 heartbeat IPC: 0.7266 cumulative IPC: 0.6996 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 43030306 heartbeat IPC: 0.6529 cumulative IPC: 0.6801 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 55051599 heartbeat IPC: 0.8319 cumulative IPC: 0.7175 (Simulation time: 00 hr 04 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 68170984 heartbeat IPC: 0.7622 cumulative IPC: 0.727 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 83831658 heartbeat IPC: 0.6385 cumulative IPC: 0.7091 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 96500378 heartbeat IPC: 0.7893 cumulative IPC: 0.7204 (Simulation time: 00 hr 07 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 109335665 heartbeat IPC: 0.7791 cumulative IPC: 0.7277 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 125533545 heartbeat IPC: 0.6174 cumulative IPC: 0.7127 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 137852774 heartbeat IPC: 0.8117 cumulative IPC: 0.722 (Simulation time: 00 hr 10 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_48.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 139512539 cumulative IPC: 0.7168 (Simulation time: 00 hr 10 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 139512539 cumulative IPC: 0.7168 (Simulation time: 00 hr 10 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_48.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7168 instructions: 100000000 cycles: 139512539
CPU 0 Branch Prediction Accuracy: 80.98% MPKI: 32.97 Average ROB Occupancy at Mispredict: 11.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.702
BRANCH_INDIRECT: 19.5
BRANCH_CONDITIONAL: 8.66
BRANCH_DIRECT_CALL: 1.32
BRANCH_INDIRECT_CALL: 1.85
BRANCH_RETURN: 0.916

L1D TOTAL        ACCESS:   33251182 HIT:   30427923 MISS:    2823259
L1D LOAD         ACCESS:   21960885 HIT:   20753892 MISS:    1206993
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   11232075 HIT:    9672068 MISS:    1560007
L1D TRANSLATION  ACCESS:      58222 HIT:       1963 MISS:      56259
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 36.87 cycles
L1I TOTAL        ACCESS:    9217516 HIT:    6277082 MISS:    2940434
L1I LOAD         ACCESS:    9217516 HIT:    6277082 MISS:    2940434
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 15.68 cycles
L2C TOTAL        ACCESS:    4435046 HIT:    3069640 MISS:    1365406
L2C LOAD         ACCESS:    3322944 HIT:    2358140 MISS:     964804
L2C RFO          ACCESS:     429571 HIT:     178662 MISS:     250909
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     626789 HIT:     529212 MISS:      97577
L2C TRANSLATION  ACCESS:      55742 HIT:       3626 MISS:      52116
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 85.43 cycles
LLC TOTAL        ACCESS:    1600882 HIT:    1164871 MISS:     436011
LLC LOAD         ACCESS:     964804 HIT:     765017 MISS:     199787
LLC RFO          ACCESS:     250909 HIT:     127491 MISS:     123418
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     333053 HIT:     260178 MISS:      72875
LLC TRANSLATION  ACCESS:      52116 HIT:      12185 MISS:      39931
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 208.5 cycles
cpu0_DTLB TOTAL        ACCESS:   25580398 HIT:   24895000 MISS:     685398
cpu0_DTLB LOAD         ACCESS:   25580398 HIT:   24895000 MISS:     685398
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.91 cycles
cpu0_ITLB TOTAL        ACCESS:    8248978 HIT:    7312223 MISS:     936755
cpu0_ITLB LOAD         ACCESS:    8248978 HIT:    7312223 MISS:     936755
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0_STLB TOTAL        ACCESS:     980793 HIT:     940899 MISS:      39894
cpu0_STLB LOAD         ACCESS:     980793 HIT:     940899 MISS:      39894
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 233.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     120539
  ROW_BUFFER_MISS:     242592
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      29820
  FULL:     129863
