
*** Running vivado
    with args -log design_1_IO_Mapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IO_Mapper_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_IO_Mapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 576.191 ; gain = 183.941
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_IO_Mapper_0_0
Command: synth_design -top design_1_IO_Mapper_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1421.277 ; gain = 440.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_IO_Mapper_0_0' [c:/FPGA/FPGA_FUN/GraviTris/GraviTris.gen/sources_1/bd/design_1/ip/design_1_IO_Mapper_0_0/synth/design_1_IO_Mapper_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'IO_Mapper' [C:/FPGA/FPGA_FUN/GraviTris/GraviTris.srcs/sources_1/imports/new/IO_Mapper.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'IO_Mapper' (0#1) [C:/FPGA/FPGA_FUN/GraviTris/GraviTris.srcs/sources_1/imports/new/IO_Mapper.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_IO_Mapper_0_0' (0#1) [c:/FPGA/FPGA_FUN/GraviTris/GraviTris.gen/sources_1/bd/design_1/ip/design_1_IO_Mapper_0_0/synth/design_1_IO_Mapper_0_0.v:53]
WARNING: [Synth 8-7129] Port portA[31] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portA[30] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portA[26] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portA[15] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[31] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[30] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[29] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[28] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[27] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[26] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[25] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[24] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[23] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[22] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[21] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[20] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[19] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[18] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[17] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[16] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[15] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[14] in module IO_Mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[13] in module IO_Mapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.559 ; gain = 550.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.559 ; gain = 550.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1531.559 ; gain = 550.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1531.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1552.066 ; gain = 0.914
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port portA[31] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portA[30] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portA[26] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portA[15] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[31] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[30] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[29] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[28] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[27] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[26] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[25] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[24] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[23] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[22] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[21] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[20] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[19] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[18] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[17] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[16] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[15] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[14] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port portB[13] in module design_1_IO_Mapper_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |    43|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1552.066 ; gain = 570.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1552.066 ; gain = 550.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1552.066 ; gain = 570.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1552.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1552.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 56285005
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1552.066 ; gain = 960.262
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/FPGA_FUN/GraviTris/GraviTris.runs/design_1_IO_Mapper_0_0_synth_1/design_1_IO_Mapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_IO_Mapper_0_0, cache-ID = fcc0e4ccca20c56f
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/FPGA_FUN/GraviTris/GraviTris.runs/design_1_IO_Mapper_0_0_synth_1/design_1_IO_Mapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_IO_Mapper_0_0_utilization_synth.rpt -pb design_1_IO_Mapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 27 10:56:31 2024...
