Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:30:18 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adda_hdmi_top_timing_summary_routed.rpt -pb adda_hdmi_top_timing_summary_routed.pb -rpx adda_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : adda_hdmi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.188        0.000                      0                  361        0.114        0.000                      0                  361       -0.808       -3.365                       9                   219  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk                           {0.000 10.000}       20.000          50.000          
  clk_out1_clock              {0.000 10.000}       20.000          50.000          
  clk_out2_clock              {0.000 20.000}       40.000          25.000          
  clkfbout_clock              {0.000 10.000}       20.000          50.000          
inst_hdmi_clock/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_hdmi_clock         {0.000 3.368}        6.737           148.438         
  clk_out2_hdmi_clock         {0.000 0.674}        1.347           742.188         
  clkfbout_hdmi_clock         {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clock                   17.576        0.000                      0                   20        0.215        0.000                      0                   20        9.500        0.000                       0                    14  
  clk_out2_clock                   34.601        0.000                      0                  122        0.114        0.000                      0                  122       19.500        0.000                       0                    60  
  clkfbout_clock                                                                                                                                                               17.845        0.000                       0                     3  
inst_hdmi_clock/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_hdmi_clock               1.188        0.000                      0                  219        0.142        0.000                      0                  219        2.868        0.000                       0                   127  
  clk_out2_hdmi_clock                                                                                                                                                          -0.808       -3.365                       9                    10  
  clkfbout_hdmi_clock                                                                                                                                                          20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       17.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.576ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.842ns (36.163%)  route 1.486ns (63.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  inst_gen_wave_data/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.902     0.701    inst_gen_wave_data/rom_addr_reg__0[2]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.299     1.000 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.584     1.584    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.708 r  inst_gen_wave_data/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.708    inst_gen_wave_data/p_0_in[6]
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
                         clock pessimism              0.628    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.029    19.285    inst_gen_wave_data/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.285    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 17.576    

Slack (MET) :             17.580ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.842ns (36.194%)  route 1.484ns (63.806%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  inst_gen_wave_data/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.902     0.701    inst_gen_wave_data/rom_addr_reg__0[2]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.299     1.000 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.582     1.582    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.124     1.706 r  inst_gen_wave_data/rom_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.706    inst_gen_wave_data/p_0_in[8]
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[8]/C
                         clock pessimism              0.628    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.031    19.287    inst_gen_wave_data/rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         19.287    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 17.580    

Slack (MET) :             17.596ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.868ns (36.868%)  route 1.486ns (63.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  inst_gen_wave_data/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.902     0.701    inst_gen_wave_data/rom_addr_reg__0[2]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.299     1.000 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.584     1.584    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I1_O)        0.150     1.734 r  inst_gen_wave_data/rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.734    inst_gen_wave_data/p_0_in[7]
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
                         clock pessimism              0.628    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.075    19.331    inst_gen_wave_data/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.331    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 17.596    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.868ns (36.899%)  route 1.484ns (63.101%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.201 f  inst_gen_wave_data/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.902     0.701    inst_gen_wave_data/rom_addr_reg__0[2]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.299     1.000 r  inst_gen_wave_data/rom_addr[9]_i_2/O
                         net (fo=4, routed)           0.582     1.582    inst_gen_wave_data/rom_addr[9]_i_2_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I2_O)        0.150     1.732 r  inst_gen_wave_data/rom_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.732    inst_gen_wave_data/p_0_in[9]
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
                         clock pessimism              0.628    19.358    
                         clock uncertainty           -0.102    19.256    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.075    19.331    inst_gen_wave_data/rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         19.331    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 17.598    

Slack (MET) :             17.758ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.419ns (32.264%)  route 0.880ns (67.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  inst_gen_wave_data/rom_addr_reg[4]/Q
                         net (fo=4, routed)           0.880     0.679    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.535    18.690    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.588    19.277    
                         clock uncertainty           -0.102    19.175    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.738    18.437    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                 17.758    

Slack (MET) :             17.770ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.580ns (26.900%)  route 1.576ns (73.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.576     1.412    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.536 r  inst_gen_wave_data/rom_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.536    inst_gen_wave_data/p_0_in[1]
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
                         clock pessimism              0.650    19.380    
                         clock uncertainty           -0.102    19.278    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.029    19.307    inst_gen_wave_data/rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 17.770    

Slack (MET) :             17.780ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.580ns (26.999%)  route 1.568ns (73.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.568     1.404    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X36Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.528 r  inst_gen_wave_data/rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.528    inst_gen_wave_data/p_0_in[3]
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[3]/C
                         clock pessimism              0.650    19.380    
                         clock uncertainty           -0.102    19.278    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.031    19.309    inst_gen_wave_data/rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 17.780    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.419ns (33.028%)  route 0.850ns (66.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  inst_gen_wave_data/rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.850     0.649    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.535    18.690    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.588    19.277    
                         clock uncertainty           -0.102    19.175    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    18.434    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                 17.785    

Slack (MET) :             17.790ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.606ns (27.771%)  route 1.576ns (72.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.576     1.412    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.150     1.562 r  inst_gen_wave_data/rom_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.562    inst_gen_wave_data/p_0_in[2]
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[2]/C
                         clock pessimism              0.650    19.380    
                         clock uncertainty           -0.102    19.278    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    19.353    inst_gen_wave_data/rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                 17.790    

Slack (MET) :             17.796ns  (required time - arrival time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock rise@20.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.608ns (27.938%)  route 1.568ns (72.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.752    -0.620    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           1.568     1.404    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.152     1.556 r  inst_gen_wave_data/rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.556    inst_gen_wave_data/p_0_in[4]
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.064    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.155 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.575    18.730    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[4]/C
                         clock pessimism              0.650    19.380    
                         clock uncertainty           -0.102    19.278    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)        0.075    19.353    inst_gen_wave_data/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                 17.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[8]/Q
                         net (fo=3, routed)           0.308    -0.025    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873    -0.692    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.241    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.751%)  route 0.318ns (69.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.318    -0.015    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873    -0.692    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.241    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.081%)  route 0.328ns (69.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[3]/Q
                         net (fo=5, routed)           0.328    -0.005    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873    -0.692    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.241    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.856%)  route 0.331ns (70.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.331    -0.002    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873    -0.692    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.241    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.058%)  route 0.146ns (43.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.146    -0.187    inst_gen_wave_data/rom_addr_reg__0[1]
    SLICE_X36Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.142 r  inst_gen_wave_data/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    inst_gen_wave_data/p_0_in[5]
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.706    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[5]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092    -0.382    inst_gen_wave_data/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.179    -0.154    inst_gen_wave_data/rom_addr_reg__0[6]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.042    -0.112 r  inst_gen_wave_data/rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    inst_gen_wave_data/p_0_in[7]
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.706    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.107    -0.367    inst_gen_wave_data/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.181    -0.152    inst_gen_wave_data/rom_addr_reg__0[6]
    SLICE_X37Y5          LUT5 (Prop_lut5_I1_O)        0.043    -0.109 r  inst_gen_wave_data/rom_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    inst_gen_wave_data/p_0_in[9]
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.706    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.107    -0.367    inst_gen_wave_data/rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.938%)  route 0.183ns (49.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  inst_gen_wave_data/rom_addr_reg[3]/Q
                         net (fo=5, routed)           0.183    -0.150    inst_gen_wave_data/rom_addr_reg__0[3]
    SLICE_X36Y5          LUT5 (Prop_lut5_I0_O)        0.049    -0.101 r  inst_gen_wave_data/rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    inst_gen_wave_data/p_0_in[4]
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.859    -0.706    inst_gen_wave_data/clk_out1
    SLICE_X36Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[4]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.107    -0.367    inst_gen_wave_data/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.453%)  route 0.322ns (71.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  inst_gen_wave_data/rom_addr_reg[9]/Q
                         net (fo=2, routed)           0.322    -0.024    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873    -0.692    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.294    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_gen_wave_data/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.388%)  route 0.323ns (71.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.590    -0.474    inst_gen_wave_data/clk_out1
    SLICE_X37Y5          FDRE                                         r  inst_gen_wave_data/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  inst_gen_wave_data/rom_addr_reg[7]/Q
                         net (fo=4, routed)           0.323    -0.023    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873    -0.692    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y2          RAMB18E1                                     r  inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.424    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.295    inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y2      inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y2      inst_gen_wave_data/inst_rom8x1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    inst_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y5      inst_gen_wave_data/rom_addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y5      inst_gen_wave_data/rom_addr_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.601ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 0.890ns (16.712%)  route 4.435ns (83.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 38.725 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 f  inst_wave_mix/timer_reg[18]/Q
                         net (fo=2, routed)           1.092     0.905    inst_wave_mix/timer_reg_n_0_[18]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.029 r  inst_wave_mix/state[2]_i_14/O
                         net (fo=1, routed)           0.797     1.826    inst_wave_mix/state[2]_i_14_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     1.950 r  inst_wave_mix/state[2]_i_4/O
                         net (fo=34, routed)          2.546     4.495    inst_wave_mix/state[2]_i_4_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.124     4.619 r  inst_wave_mix/timer[12]_i_1/O
                         net (fo=1, routed)           0.000     4.619    inst_wave_mix/timer__0[12]
    SLICE_X36Y14         FDRE                                         r  inst_wave_mix/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.570    38.725    inst_wave_mix/CLK
    SLICE_X36Y14         FDRE                                         r  inst_wave_mix/timer_reg[12]/C
                         clock pessimism              0.588    39.313    
                         clock uncertainty           -0.123    39.190    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.031    39.221    inst_wave_mix/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         39.221    
                         arrival time                          -4.619    
  -------------------------------------------------------------------
                         slack                                 34.601    

Slack (MET) :             34.602ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.890ns (16.721%)  route 4.433ns (83.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 38.725 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 f  inst_wave_mix/timer_reg[18]/Q
                         net (fo=2, routed)           1.092     0.905    inst_wave_mix/timer_reg_n_0_[18]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.029 r  inst_wave_mix/state[2]_i_14/O
                         net (fo=1, routed)           0.797     1.826    inst_wave_mix/state[2]_i_14_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     1.950 r  inst_wave_mix/state[2]_i_4/O
                         net (fo=34, routed)          2.543     4.493    inst_wave_mix/state[2]_i_4_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.124     4.617 r  inst_wave_mix/timer[11]_i_1/O
                         net (fo=1, routed)           0.000     4.617    inst_wave_mix/timer__0[11]
    SLICE_X36Y14         FDRE                                         r  inst_wave_mix/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.570    38.725    inst_wave_mix/CLK
    SLICE_X36Y14         FDRE                                         r  inst_wave_mix/timer_reg[11]/C
                         clock pessimism              0.588    39.313    
                         clock uncertainty           -0.123    39.190    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.029    39.219    inst_wave_mix/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         39.219    
                         arrival time                          -4.617    
  -------------------------------------------------------------------
                         slack                                 34.602    

Slack (MET) :             34.840ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.890ns (17.498%)  route 4.196ns (82.502%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 38.725 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 f  inst_wave_mix/timer_reg[18]/Q
                         net (fo=2, routed)           1.092     0.905    inst_wave_mix/timer_reg_n_0_[18]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.029 r  inst_wave_mix/state[2]_i_14/O
                         net (fo=1, routed)           0.797     1.826    inst_wave_mix/state[2]_i_14_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     1.950 r  inst_wave_mix/state[2]_i_4/O
                         net (fo=34, routed)          2.307     4.256    inst_wave_mix/state[2]_i_4_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.124     4.380 r  inst_wave_mix/timer[10]_i_1/O
                         net (fo=1, routed)           0.000     4.380    inst_wave_mix/timer__0[10]
    SLICE_X36Y14         FDRE                                         r  inst_wave_mix/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.570    38.725    inst_wave_mix/CLK
    SLICE_X36Y14         FDRE                                         r  inst_wave_mix/timer_reg[10]/C
                         clock pessimism              0.588    39.313    
                         clock uncertainty           -0.123    39.190    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.031    39.221    inst_wave_mix/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         39.221    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 34.840    

Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 0.890ns (17.514%)  route 4.192ns (82.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 38.724 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 f  inst_wave_mix/timer_reg[18]/Q
                         net (fo=2, routed)           1.092     0.905    inst_wave_mix/timer_reg_n_0_[18]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.029 r  inst_wave_mix/state[2]_i_14/O
                         net (fo=1, routed)           0.797     1.826    inst_wave_mix/state[2]_i_14_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     1.950 r  inst_wave_mix/state[2]_i_4/O
                         net (fo=34, routed)          2.302     4.252    inst_wave_mix/state[2]_i_4_n_0
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.376 r  inst_wave_mix/timer[13]_i_1/O
                         net (fo=1, routed)           0.000     4.376    inst_wave_mix/timer__0[13]
    SLICE_X36Y15         FDRE                                         r  inst_wave_mix/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.569    38.724    inst_wave_mix/CLK
    SLICE_X36Y15         FDRE                                         r  inst_wave_mix/timer_reg[13]/C
                         clock pessimism              0.588    39.312    
                         clock uncertainty           -0.123    39.189    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.029    39.218    inst_wave_mix/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         39.218    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                 34.842    

Slack (MET) :             34.942ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.890ns (18.157%)  route 4.012ns (81.843%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 r  inst_wave_mix/timer_reg[17]/Q
                         net (fo=2, routed)           0.824     0.636    inst_wave_mix/timer_reg_n_0_[17]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.760 r  inst_wave_mix/state[2]_i_11/O
                         net (fo=2, routed)           0.887     1.648    inst_wave_mix/state[2]_i_11_n_0
    SLICE_X35Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.772 r  inst_wave_mix/timer[31]_i_3/O
                         net (fo=32, routed)          2.300     4.072    inst_wave_mix/timer[31]_i_3_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.196 r  inst_wave_mix/timer[0]_i_1/O
                         net (fo=1, routed)           0.000     4.196    inst_wave_mix/timer__0[0]
    SLICE_X35Y19         FDRE                                         r  inst_wave_mix/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.489    38.644    inst_wave_mix/CLK
    SLICE_X35Y19         FDRE                                         r  inst_wave_mix/timer_reg[0]/C
                         clock pessimism              0.588    39.232    
                         clock uncertainty           -0.123    39.109    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.029    39.138    inst_wave_mix/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         39.138    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                 34.942    

Slack (MET) :             34.953ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.828ns (16.720%)  route 4.124ns (83.280%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 38.725 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.747    -0.625    inst_wave_mix/CLK
    SLICE_X36Y13         FDRE                                         r  inst_wave_mix/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.169 r  inst_wave_mix/timer_reg[6]/Q
                         net (fo=2, routed)           0.877     0.708    inst_wave_mix/timer_reg_n_0_[6]
    SLICE_X35Y12         LUT4 (Prop_lut4_I1_O)        0.124     0.832 r  inst_wave_mix/state[2]_i_9/O
                         net (fo=2, routed)           0.793     1.625    inst_wave_mix/state[2]_i_9_n_0
    SLICE_X35Y11         LUT5 (Prop_lut5_I4_O)        0.124     1.749 r  inst_wave_mix/timer[31]_i_4/O
                         net (fo=32, routed)          2.454     4.203    inst_wave_mix/timer[31]_i_4_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     4.327 r  inst_wave_mix/timer[6]_i_1/O
                         net (fo=1, routed)           0.000     4.327    inst_wave_mix/timer__0[6]
    SLICE_X36Y13         FDRE                                         r  inst_wave_mix/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.570    38.725    inst_wave_mix/CLK
    SLICE_X36Y13         FDRE                                         r  inst_wave_mix/timer_reg[6]/C
                         clock pessimism              0.650    39.375    
                         clock uncertainty           -0.123    39.252    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    39.281    inst_wave_mix/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         39.281    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                 34.953    

Slack (MET) :             34.959ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.890ns (18.084%)  route 4.031ns (81.916%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 r  inst_wave_mix/timer_reg[17]/Q
                         net (fo=2, routed)           0.824     0.636    inst_wave_mix/timer_reg_n_0_[17]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.760 r  inst_wave_mix/state[2]_i_11/O
                         net (fo=2, routed)           0.887     1.648    inst_wave_mix/state[2]_i_11_n_0
    SLICE_X35Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.772 r  inst_wave_mix/timer[31]_i_3/O
                         net (fo=32, routed)          2.320     4.092    inst_wave_mix/timer[31]_i_3_n_0
    SLICE_X33Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.216 r  inst_wave_mix/timer[23]_i_1/O
                         net (fo=1, routed)           0.000     4.216    inst_wave_mix/timer__0[23]
    SLICE_X33Y18         FDRE                                         r  inst_wave_mix/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.490    38.645    inst_wave_mix/CLK
    SLICE_X33Y18         FDRE                                         r  inst_wave_mix/timer_reg[23]/C
                         clock pessimism              0.622    39.267    
                         clock uncertainty           -0.123    39.144    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)        0.031    39.175    inst_wave_mix/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         39.175    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 34.959    

Slack (MET) :             34.962ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 0.916ns (18.589%)  route 4.012ns (81.411%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 r  inst_wave_mix/timer_reg[17]/Q
                         net (fo=2, routed)           0.824     0.636    inst_wave_mix/timer_reg_n_0_[17]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.760 r  inst_wave_mix/state[2]_i_11/O
                         net (fo=2, routed)           0.887     1.648    inst_wave_mix/state[2]_i_11_n_0
    SLICE_X35Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.772 r  inst_wave_mix/timer[31]_i_3/O
                         net (fo=32, routed)          2.300     4.072    inst_wave_mix/timer[31]_i_3_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.150     4.222 r  inst_wave_mix/timer[30]_i_1/O
                         net (fo=1, routed)           0.000     4.222    inst_wave_mix/timer__0[30]
    SLICE_X35Y19         FDRE                                         r  inst_wave_mix/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.489    38.644    inst_wave_mix/CLK
    SLICE_X35Y19         FDRE                                         r  inst_wave_mix/timer_reg[30]/C
                         clock pessimism              0.588    39.232    
                         clock uncertainty           -0.123    39.109    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)        0.075    39.184    inst_wave_mix/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         39.184    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 34.962    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.890ns (18.174%)  route 4.007ns (81.826%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 38.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.666    -0.706    inst_wave_mix/CLK
    SLICE_X32Y16         FDRE                                         r  inst_wave_mix/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.188 r  inst_wave_mix/timer_reg[17]/Q
                         net (fo=2, routed)           0.824     0.636    inst_wave_mix/timer_reg_n_0_[17]
    SLICE_X33Y15         LUT4 (Prop_lut4_I3_O)        0.124     0.760 r  inst_wave_mix/state[2]_i_11/O
                         net (fo=2, routed)           0.887     1.648    inst_wave_mix/state[2]_i_11_n_0
    SLICE_X35Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.772 r  inst_wave_mix/timer[31]_i_3/O
                         net (fo=32, routed)          2.295     4.067    inst_wave_mix/timer[31]_i_3_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.191 r  inst_wave_mix/timer[24]_i_1/O
                         net (fo=1, routed)           0.000     4.191    inst_wave_mix/timer__0[24]
    SLICE_X32Y18         FDRE                                         r  inst_wave_mix/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.490    38.645    inst_wave_mix/CLK
    SLICE_X32Y18         FDRE                                         r  inst_wave_mix/timer_reg[24]/C
                         clock pessimism              0.622    39.267    
                         clock uncertainty           -0.123    39.144    
    SLICE_X32Y18         FDRE (Setup_fdre_C_D)        0.077    39.221    inst_wave_mix/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         39.221    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.086ns  (required time - arrival time)
  Source:                 inst_wave_mix/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.828ns (17.171%)  route 3.994ns (82.829%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 38.725 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.233 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.473    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.372 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.747    -0.625    inst_wave_mix/CLK
    SLICE_X36Y13         FDRE                                         r  inst_wave_mix/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.169 r  inst_wave_mix/timer_reg[6]/Q
                         net (fo=2, routed)           0.877     0.708    inst_wave_mix/timer_reg_n_0_[6]
    SLICE_X35Y12         LUT4 (Prop_lut4_I1_O)        0.124     0.832 r  inst_wave_mix/state[2]_i_9/O
                         net (fo=2, routed)           0.793     1.625    inst_wave_mix/state[2]_i_9_n_0
    SLICE_X35Y11         LUT5 (Prop_lut5_I4_O)        0.124     1.749 r  inst_wave_mix/timer[31]_i_4/O
                         net (fo=32, routed)          2.324     4.073    inst_wave_mix/timer[31]_i_4_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     4.197 r  inst_wave_mix/timer[7]_i_1/O
                         net (fo=1, routed)           0.000     4.197    inst_wave_mix/timer__0[7]
    SLICE_X36Y13         FDRE                                         r  inst_wave_mix/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    35.465 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.064    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.155 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          1.570    38.725    inst_wave_mix/CLK
    SLICE_X36Y13         FDRE                                         r  inst_wave_mix/timer_reg[7]/C
                         clock pessimism              0.650    39.375    
                         clock uncertainty           -0.123    39.252    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.031    39.283    inst_wave_mix/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         39.283    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                 35.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.992%)  route 0.230ns (62.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.558    -0.506    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  inst_wave_mix/wr_ram_addr_reg[3]/Q
                         net (fo=5, routed)           0.230    -0.135    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.249    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.664%)  route 0.244ns (63.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.558    -0.506    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  inst_wave_mix/wr_ram_addr_reg[5]/Q
                         net (fo=3, routed)           0.244    -0.121    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.249    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.376%)  route 0.247ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.558    -0.506    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  inst_wave_mix/wr_ram_addr_reg[1]/Q
                         net (fo=7, routed)           0.247    -0.118    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.249    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.131%)  route 0.258ns (66.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.559    -0.505    inst_wave_mix/CLK
    SLICE_X33Y13         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  inst_wave_mix/wr_ram_addr_reg[9]/Q
                         net (fo=2, routed)           0.258    -0.119    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130    -0.302    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.649%)  route 0.283ns (63.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.557    -0.507    inst_wave_mix/CLK
    SLICE_X32Y17         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  inst_wave_mix/wr_ram_addr_reg[0]/Q
                         net (fo=8, routed)           0.283    -0.060    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.249    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.379%)  route 0.308ns (68.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.559    -0.505    inst_wave_mix/CLK
    SLICE_X33Y13         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  inst_wave_mix/wr_ram_addr_reg[8]/Q
                         net (fo=3, routed)           0.308    -0.056    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.249    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.677%)  route 0.289ns (69.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.559    -0.505    inst_wave_mix/CLK
    SLICE_X33Y13         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  inst_wave_mix/wr_ram_addr_reg[7]/Q
                         net (fo=4, routed)           0.289    -0.088    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129    -0.303    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.398%)  route 0.307ns (70.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.558    -0.506    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  inst_wave_mix/wr_ram_addr_reg[2]/Q
                         net (fo=6, routed)           0.307    -0.071    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.303    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/wr_ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.558    -0.506    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  inst_wave_mix/wr_ram_addr_reg[1]/Q
                         net (fo=7, routed)           0.145    -0.220    inst_wave_mix/wr_ram_addr_reg_n_0_[1]
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.175 r  inst_wave_mix/wr_ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    inst_wave_mix/wr_ram_addr[5]
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.824    -0.741    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[5]/C
                         clock pessimism              0.235    -0.506    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.092    -0.414    inst_wave_mix/wr_ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_wave_mix/wr_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.875%)  route 0.315ns (71.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.571 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.090    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.558    -0.506    inst_wave_mix/CLK
    SLICE_X33Y16         FDRE                                         r  inst_wave_mix/wr_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  inst_wave_mix/wr_ram_addr_reg[4]/Q
                         net (fo=4, routed)           0.315    -0.063    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.928    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.122 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.594    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.565 r  inst_clock/inst/clkout2_buf/O
                         net (fo=59, routed)          0.865    -0.700    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.302    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y6      inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    inst_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y12     inst_wave_mix/cnt_data_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y19     inst_wave_mix/timer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y14     inst_wave_mix/timer_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y14     inst_wave_mix/timer_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y14     inst_wave_mix/timer_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y13     inst_wave_mix/wr_ram_addr_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y13     inst_wave_mix/wr_ram_addr_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19     inst_wave_mix/timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19     inst_wave_mix/timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y13     inst_wave_mix/wr_ram_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y13     inst_wave_mix/wr_ram_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y13     inst_wave_mix/wr_ram_addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y13     inst_wave_mix/wr_ram_addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     inst_wave_mix/cnt_data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19     inst_wave_mix/timer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y14     inst_wave_mix/timer_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y14     inst_wave_mix/timer_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y14     inst_wave_mix/timer_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     inst_wave_mix/cnt_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y12     inst_wave_mix/cnt_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y10     inst_wave_mix/cnt_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  inst_hdmi_clock/inst/clk_in1
  To Clock:  inst_hdmi_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_hdmi_clock/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_hdmi_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_clock
  To Clock:  clk_out1_hdmi_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/hdmi_td_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 3.765ns (71.869%)  route 1.474ns (28.131%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 8.235 - 6.737 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.711     1.714    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.168 r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.010     5.179    inst_wave_mix/inst_hdmi_background/doutb[2]
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.303 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.303    inst_wave_mix/inst_hdmi_background_n_11
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.835 r  inst_wave_mix/hdmi_td_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    inst_wave_mix/hdmi_td_r1_carry_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  inst_wave_mix/hdmi_td_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.949    inst_wave_mix/hdmi_td_r1_carry__0_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 r  inst_wave_mix/hdmi_td_r1_carry__1/CO[2]
                         net (fo=3, routed)           0.464     6.640    inst_wave_mix/hdmi_td_r1
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.313     6.953 r  inst_wave_mix/hdmi_td_r[16]_i_1/O
                         net (fo=1, routed)           0.000     6.953    inst_wave_mix/hdmi_td_r[16]_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.495     8.235    inst_wave_mix/clk_out1
    SLICE_X33Y17         FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[16]/C
                         clock pessimism              0.105     8.340    
                         clock uncertainty           -0.228     8.112    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.029     8.141    inst_wave_mix/hdmi_td_r_reg[16]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/hdmi_td_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 3.765ns (72.283%)  route 1.444ns (27.717%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 8.235 - 6.737 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.711     1.714    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.168 r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.010     5.179    inst_wave_mix/inst_hdmi_background/doutb[2]
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.303 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.303    inst_wave_mix/inst_hdmi_background_n_11
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.835 r  inst_wave_mix/hdmi_td_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    inst_wave_mix/hdmi_td_r1_carry_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  inst_wave_mix/hdmi_td_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.949    inst_wave_mix/hdmi_td_r1_carry__0_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  inst_wave_mix/hdmi_td_r1_carry__1/CO[2]
                         net (fo=3, routed)           0.434     6.610    inst_wave_mix/inst_hdmi_background/hdmi_td_r_reg[0][0]
    SLICE_X33Y17         LUT4 (Prop_lut4_I2_O)        0.313     6.923 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r[0]_i_1/O
                         net (fo=1, routed)           0.000     6.923    inst_wave_mix/inst_hdmi_background_n_13
    SLICE_X33Y17         FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.495     8.235    inst_wave_mix/clk_out1
    SLICE_X33Y17         FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[0]/C
                         clock pessimism              0.105     8.340    
                         clock uncertainty           -0.228     8.112    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.031     8.143    inst_wave_mix/hdmi_td_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/hdmi_td_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.760ns (72.256%)  route 1.444ns (27.744%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 8.235 - 6.737 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.711     1.714    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.168 r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.010     5.179    inst_wave_mix/inst_hdmi_background/doutb[2]
    SLICE_X35Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.303 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r1_carry_i_4/O
                         net (fo=1, routed)           0.000     5.303    inst_wave_mix/inst_hdmi_background_n_11
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.835 r  inst_wave_mix/hdmi_td_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.835    inst_wave_mix/hdmi_td_r1_carry_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.949 r  inst_wave_mix/hdmi_td_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.949    inst_wave_mix/hdmi_td_r1_carry__0_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 r  inst_wave_mix/hdmi_td_r1_carry__1/CO[2]
                         net (fo=3, routed)           0.434     6.610    inst_wave_mix/inst_hdmi_background/hdmi_td_r_reg[0][0]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.308     6.918 r  inst_wave_mix/inst_hdmi_background/hdmi_td_r[8]_i_1/O
                         net (fo=1, routed)           0.000     6.918    inst_wave_mix/inst_hdmi_background_n_12
    SLICE_X33Y17         FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.495     8.235    inst_wave_mix/clk_out1
    SLICE_X33Y17         FDRE                                         r  inst_wave_mix/hdmi_td_r_reg[8]/C
                         clock pessimism              0.105     8.340    
                         clock uncertainty           -0.228     8.112    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.075     8.187    inst_wave_mix/hdmi_td_r_reg[8]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.966ns (24.269%)  route 3.014ns (75.731%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.308 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.862     5.728    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.568     8.308    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]/C
                         clock pessimism              0.105     8.413    
                         clock uncertainty           -0.228     8.185    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429     7.756    inst_wave_mix/inst_hdmi_background/cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.966ns (24.269%)  route 3.014ns (75.731%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.308 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.862     5.728    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.568     8.308    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]/C
                         clock pessimism              0.105     8.413    
                         clock uncertainty           -0.228     8.185    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429     7.756    inst_wave_mix/inst_hdmi_background/cnt_v_reg[11]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.966ns (24.269%)  route 3.014ns (75.731%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.308 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.862     5.728    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.568     8.308    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]/C
                         clock pessimism              0.105     8.413    
                         clock uncertainty           -0.228     8.185    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429     7.756    inst_wave_mix/inst_hdmi_background/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.966ns (24.269%)  route 3.014ns (75.731%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.308 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.862     5.728    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.568     8.308    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[9]/C
                         clock pessimism              0.105     8.413    
                         clock uncertainty           -0.228     8.185    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429     7.756    inst_wave_mix/inst_hdmi_background/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.966ns (25.143%)  route 2.876ns (74.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 8.310 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.724     5.590    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.570     8.310    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y17         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]/C
                         clock pessimism              0.105     8.415    
                         clock uncertainty           -0.228     8.187    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429     7.758    inst_wave_mix/inst_hdmi_background/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.966ns (25.143%)  route 2.876ns (74.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 8.310 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.724     5.590    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.570     8.310    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y17         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]/C
                         clock pessimism              0.105     8.415    
                         clock uncertainty           -0.228     8.187    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429     7.758    inst_wave_mix/inst_hdmi_background/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_hdmi_clock rise@6.737ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.966ns (25.143%)  route 2.876ns (74.857%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 8.310 - 6.737 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.450ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.666     1.666    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.745     1.748    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X40Y19         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.419     2.167 f  inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/Q
                         net (fo=7, routed)           0.724     2.891    inst_wave_mix/inst_hdmi_background/cnt_h_reg_n_0_[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.299     3.190 f  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4/O
                         net (fo=2, routed)           0.584     3.774    inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_4_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     3.898 r  inst_wave_mix/inst_hdmi_background/cnt_h[12]_i_2/O
                         net (fo=27, routed)          0.844     4.742    inst_wave_mix/inst_hdmi_background/cnt_v
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.866 r  inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1/O
                         net (fo=13, routed)          0.724     5.590    inst_wave_mix/inst_hdmi_background/cnt_v[0]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      6.737     6.737 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.737 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          1.477     8.214    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     5.050 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.649    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.740 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         1.570     8.310    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X39Y17         FDRE                                         r  inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]/C
                         clock pessimism              0.105     8.415    
                         clock uncertainty           -0.228     8.187    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429     7.758    inst_wave_mix/inst_hdmi_background/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561     0.563    inst_wave_mix/clk_out1
    SLICE_X33Y14         FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  inst_wave_mix/rd_ram_addr_reg[5]/Q
                         net (fo=3, routed)           0.260     0.963    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.869     0.871    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.821    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.795%)  route 0.276ns (66.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561     0.563    inst_wave_mix/clk_out1
    SLICE_X33Y14         FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  inst_wave_mix/rd_ram_addr_reg[1]/Q
                         net (fo=7, routed)           0.276     0.980    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.869     0.871    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.821    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.584     0.586    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X42Y22         FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     0.750 f  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.061     0.811    inst_hdmi_trans/inst_encode_chn_r/din_q_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.856 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]_i_1/O
                         net (fo=2, routed)           0.000     0.856    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]_i_1_n_0
    SLICE_X43Y22         FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.850     0.852    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X43Y22         FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                         clock pessimism             -0.253     0.599    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.092     0.691    inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.975%)  route 0.287ns (67.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561     0.563    inst_wave_mix/clk_out1
    SLICE_X33Y14         FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  inst_wave_mix/rd_ram_addr_reg[3]/Q
                         net (fo=5, routed)           0.287     0.990    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.869     0.871    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.821    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.681%)  route 0.271ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561     0.563    inst_wave_mix/clk_out1
    SLICE_X32Y14         FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  inst_wave_mix/rd_ram_addr_reg[8]/Q
                         net (fo=3, routed)           0.271     0.998    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.869     0.871    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.821    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.465%)  route 0.132ns (41.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.584     0.586    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X43Y21         FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/Q
                         net (fo=6, routed)           0.132     0.859    inst_hdmi_trans/inst_encode_chn_g/cnt[1]
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.904 r  inst_hdmi_trans/inst_encode_chn_g/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.904    inst_hdmi_trans/inst_encode_chn_g/cnt[3]_i_1__0_n_0
    SLICE_X42Y21         FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.851     0.853    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X42Y21         FDCE                                         r  inst_hdmi_trans/inst_encode_chn_g/cnt_reg[3]/C
                         clock pessimism             -0.254     0.599    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.120     0.719    inst_hdmi_trans/inst_encode_chn_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst_wave_mix/rd_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.433%)  route 0.286ns (63.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.561     0.563    inst_wave_mix/clk_out1
    SLICE_X32Y14         FDRE                                         r  inst_wave_mix/rd_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  inst_wave_mix/rd_ram_addr_reg[6]/Q
                         net (fo=5, routed)           0.286     1.013    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.869     0.871    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y6          RAMB18E1                                     r  inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.821    inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_wave_mix/inst_hdmi_background/y_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_wave_mix/inst_hdmi_background/rd_ram_en_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.205%)  route 0.134ns (41.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.585     0.587    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X36Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/y_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     0.728 f  inst_wave_mix/inst_hdmi_background/y_vld_reg/Q
                         net (fo=7, routed)           0.134     0.861    inst_wave_mix/inst_hdmi_background/y_vld_reg_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.906 r  inst_wave_mix/inst_hdmi_background/rd_ram_en_r_i_1/O
                         net (fo=1, routed)           0.000     0.906    inst_wave_mix/inst_hdmi_background/rd_ram_en_r_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/rd_ram_en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.852     0.854    inst_wave_mix/inst_hdmi_background/clk_out1
    SLICE_X37Y18         FDRE                                         r  inst_wave_mix/inst_hdmi_background/rd_ram_en_r_reg/C
                         clock pessimism             -0.254     0.600    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.091     0.691    inst_wave_mix/inst_hdmi_background/rd_ram_en_r_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.590     0.592    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X42Y15         FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/Q
                         net (fo=2, routed)           0.121     0.877    inst_hdmi_trans/inst_encode_chn_b/din_q_reg_n_0_[0]
    SLICE_X42Y15         FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.857     0.859    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X42Y15         FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/C
                         clock pessimism             -0.267     0.592    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.063     0.655    inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_hdmi_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_clock rise@0.000ns - clk_out1_hdmi_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.544     0.544    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.589     0.591    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X41Y16         FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/Q
                         net (fo=6, routed)           0.144     0.876    inst_hdmi_trans/inst_encode_chn_b/cnt[1]
    SLICE_X40Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.921 r  inst_hdmi_trans/inst_encode_chn_b/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.921    inst_hdmi_trans/inst_encode_chn_b/cnt[3]_i_1__1_n_0
    SLICE_X40Y16         FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inst_clock/inst/clkout1_buf/O
                         net (fo=14, routed)          0.811     0.811    inst_hdmi_clock/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    inst_hdmi_clock/inst/clk_out1_hdmi_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_hdmi_clock/inst/clkout1_buf/O
                         net (fo=125, routed)         0.856     0.858    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X40Y16         FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/C
                         clock pessimism             -0.254     0.604    
    SLICE_X40Y16         FDCE (Hold_fdce_C_D)         0.091     0.695    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.737       4.161      RAMB18_X2Y6      inst_wave_mix/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y16   inst_hdmi_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y21     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y26     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y25     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y18     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y17     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y20     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y19     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y22     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X40Y15     inst_hdmi_trans/inst_encode_chn_b/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y15     inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y15     inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y15     inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y15     inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X43Y15     inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X43Y15     inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_hdmi_trans/inst_encode_chn_r/de_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_hdmi_trans/inst_encode_chn_r/de_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X33Y17     inst_wave_mix/hdmi_td_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X41Y23     inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X42Y23     inst_hdmi_trans/inst_encode_chn_r/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_hdmi_trans/inst_encode_chn_r/de_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_hdmi_trans/inst_encode_chn_r/de_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y19     inst_wave_mix/inst_hdmi_background/cnt_h_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y19     inst_wave_mix/inst_hdmi_background/cnt_h_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y19     inst_wave_mix/inst_hdmi_background/cnt_h_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y16     inst_wave_mix/inst_hdmi_background/cnt_v_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y18     inst_wave_mix/inst_hdmi_background/cnt_v_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X32Y14     inst_wave_mix/rd_ram_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_hdmi_clock
  To Clock:  clk_out2_hdmi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.365ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_hdmi_clock
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y17   inst_hdmi_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y21     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y26     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y25     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y18     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y17     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y20     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y19     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y22     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_clock
  To Clock:  clkfbout_hdmi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y18   inst_hdmi_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  inst_hdmi_clock/inst/mmcm_adv_inst/CLKFBOUT



