Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: cnt_dac.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cnt_dac.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cnt_dac"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : cnt_dac
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\christopher\Dropbox\workspace\modelado14\cnt_dac\cnt_dac.vhd" into library work
Parsing entity <cnt_dac>.
Parsing architecture <RTL> of entity <cnt_dac>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cnt_dac> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\christopher\Dropbox\workspace\modelado14\cnt_dac\cnt_dac.vhd" Line 144. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cnt_dac>.
    Related source file is "C:\Users\christopher\Dropbox\workspace\modelado14\cnt_dac\cnt_dac.vhd".
    Found 1-bit register for signal <SYNC>.
    Found 1-bit register for signal <CEcounter>.
    Found 1-bit register for signal <sclkPulseCounter>.
    Found 4-bit register for signal <muxSelect>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit adder for signal <sclkPulseCounter[0]_PWR_4_o_add_3_OUT<0>> created at line 55.
    Found 4-bit adder for signal <muxSelect[3]_GND_4_o_add_6_OUT> created at line 82.
    Found 16x1-bit Read Only RAM for signal <endTx>
    Found 1-bit 10-to-1 multiplexer for signal <D1> created at line 94.
    Found 1-bit 10-to-1 multiplexer for signal <D2> created at line 94.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_4_o_Mux_16_o> created at line 158.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cnt_dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 3
 4-bit register                                        : 1
# Multiplexers                                         : 7
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 3-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cnt_dac>.
The following registers are absorbed into counter <sclkPulseCounter_0>: 1 register on signal <sclkPulseCounter_0>.
The following registers are absorbed into counter <muxSelect>: 1 register on signal <muxSelect>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_endTx> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <muxSelect>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <endTx>         |          |
    -----------------------------------------------------------------------
Unit <cnt_dac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 1-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Multiplexers                                         : 5
 1-bit 10-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
-------------------

Optimizing unit <cnt_dac> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cnt_dac, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cnt_dac.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 1
#      LUT6                        : 6
# FlipFlops/Latches                : 9
#      FDC                         : 5
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 18
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  54576     0%  
 Number of Slice LUTs:                   17  out of  27288     0%  
    Number used as Logic:                17  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     17
   Number with an unused Flip Flop:       8  out of     17    47%  
   Number with an unused LUT:             0  out of     17     0%  
   Number of fully used LUT-FF pairs:     9  out of     17    52%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    218    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 5     |
sclkPulseCounter_0                 | NONE(muxSelect_0)      | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.216ns (Maximum Frequency: 451.233MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 5.934ns
   Maximum combinational path delay: 6.289ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            sclkPulseCounter_0 (FF)
  Destination:       sclkPulseCounter_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: sclkPulseCounter_0 to sclkPulseCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  sclkPulseCounter_0 (sclkPulseCounter_0)
     INV:I->O              1   0.206   0.579  Mcount_sclkPulseCounter_0_xor<0>11_INV_0 (Mcount_sclkPulseCounter_0)
     FDC:D                     0.102          sclkPulseCounter_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclkPulseCounter_0'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            muxSelect_0 (FF)
  Destination:       muxSelect_0 (FF)
  Source Clock:      sclkPulseCounter_0 rising
  Destination Clock: sclkPulseCounter_0 rising

  Data Path: muxSelect_0 to muxSelect_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   0.882  muxSelect_0 (muxSelect_0)
     INV:I->O              1   0.206   0.579  Mcount_muxSelect_xor<0>11_INV_0 (Mcount_muxSelect)
     FDCE:D                    0.102          muxSelect_0
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 2)
  Source:            DATO_OK (PAD)
  Destination:       state_FSM_FFd2 (FF)
  Destination Clock: CLK rising

  Data Path: DATO_OK to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  DATO_OK_IBUF (DATO_OK_IBUF)
     LUT6:I0->O            1   0.203   0.000  state_FSM_FFd2-In1 (state_FSM_FFd2-In)
     FDC:D                     0.102          state_FSM_FFd2
    ----------------------------------------
    Total                      2.542ns (1.527ns logic, 1.015ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclkPulseCounter_0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.481ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       muxSelect_0 (FF)
  Destination Clock: sclkPulseCounter_0 rising

  Data Path: RST to muxSelect_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  RST_IBUF (RST_IBUF)
     FDCE:CLR                  0.430          muxSelect_0
    ----------------------------------------
    Total                      2.481ns (1.652ns logic, 0.829ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            sclkPulseCounter_0 (FF)
  Destination:       SCLK (PAD)
  Source Clock:      CLK rising

  Data Path: sclkPulseCounter_0 to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  sclkPulseCounter_0 (sclkPulseCounter_0)
     OBUF:I->O                 2.571          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclkPulseCounter_0'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              5.934ns (Levels of Logic = 3)
  Source:            muxSelect_0 (FF)
  Destination:       D1 (PAD)
  Source Clock:      sclkPulseCounter_0 rising

  Data Path: muxSelect_0 to D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.247  muxSelect_0 (muxSelect_0)
     LUT6:I0->O            1   0.203   0.684  Mmux_D111 (Mmux_D11)
     LUT4:I2->O            1   0.203   0.579  Mmux_D113 (D1_OBUF)
     OBUF:I->O                 2.571          D1_OBUF (D1)
    ----------------------------------------
    Total                      5.934ns (3.424ns logic, 2.510ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 2
-------------------------------------------------------------------------
Delay:               6.289ns (Levels of Logic = 4)
  Source:            DATO1<6> (PAD)
  Destination:       D1 (PAD)

  Data Path: DATO1<6> to D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  DATO1_6_IBUF (DATO1_6_IBUF)
     LUT6:I2->O            1   0.203   0.684  Mmux_D111 (Mmux_D11)
     LUT4:I2->O            1   0.203   0.579  Mmux_D113 (D1_OBUF)
     OBUF:I->O                 2.571          D1_OBUF (D1)
    ----------------------------------------
    Total                      6.289ns (4.199ns logic, 2.090ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLK               |    2.078|         |         |         |
sclkPulseCounter_0|    3.012|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclkPulseCounter_0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLK               |    1.483|         |         |         |
sclkPulseCounter_0|    2.216|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.75 secs
 
--> 

Total memory usage is 260936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

