{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699131755399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699131755399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 02:32:35 2023 " "Processing started: Sun Nov 05 02:32:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699131755399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131755399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bent_Kurg_Adder -c Bent_Kurg_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bent_Kurg_Adder -c Bent_Kurg_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131755399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699131755712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699131755712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_org.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench_org.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench_org.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/testbench_org.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench_org.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/testbench_org.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131762074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131762074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bent_kurg_adder.vhd 10 5 " "Found 10 design units, including 5 entities, in source file bent_kurg_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-trivial " "Found design unit 1: andgate-trivial" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xorgate-trivial " "Found design unit 2: xorgate-trivial" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 abcgate-trivial " "Found design unit 3: abcgate-trivial" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Cin_map_G-trivial " "Found design unit 4: Cin_map_G-trivial" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 brent_kung-rtl " "Found design unit 5: brent_kung-rtl" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorgate " "Found entity 2: xorgate" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "3 abcgate " "Found entity 3: abcgate" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "4 Cin_map_G " "Found entity 4: Cin_map_G" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "5 brent_kung " "Found entity 5: brent_kung" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131762074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_brent_kung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_brent_kung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_test-tb_rtl " "Found design unit 1: tb_test-tb_rtl" {  } { { "tb_brent_kung.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/tb_brent_kung.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_test " "Found entity 1: tb_test" {  } { { "tb_brent_kung.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/tb_brent_kung.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699131762074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131762074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "brent_kung " "Elaborating entity \"brent_kung\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699131762090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p6 Bent_Kurg_Adder.vhd(92) " "Verilog HDL or VHDL warning at Bent_Kurg_Adder.vhd(92): object \"p6\" assigned a value but never read" {  } { { "Bent_Kurg_Adder.vhd" "" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699131762090 "|brent_kung"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cin_map_G Cin_map_G:\\order_1:0:if_gen:G_1_0 " "Elaborating entity \"Cin_map_G\" for hierarchy \"Cin_map_G:\\order_1:0:if_gen:G_1_0\"" {  } { { "Bent_Kurg_Adder.vhd" "\\order_1:0:if_gen:G_1_0" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699131762090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorgate xorgate:\\order_1:0:P_1 " "Elaborating entity \"xorgate\" for hierarchy \"xorgate:\\order_1:0:P_1\"" {  } { { "Bent_Kurg_Adder.vhd" "\\order_1:0:P_1" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699131762090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:\\order_1:1:if_gen2:G_1 " "Elaborating entity \"andgate\" for hierarchy \"andgate:\\order_1:1:if_gen2:G_1\"" {  } { { "Bent_Kurg_Adder.vhd" "\\order_1:1:if_gen2:G_1" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699131762090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abcgate abcgate:\\order_2:0:G_2 " "Elaborating entity \"abcgate\" for hierarchy \"abcgate:\\order_2:0:G_2\"" {  } { { "Bent_Kurg_Adder.vhd" "\\order_2:0:G_2" { Text "E:/M.tech/IITB/Sem_1/EE 671 VLSI Design/Assignments/Assignment 3/Bent_Kurg_Adder.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699131762106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699131762575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699131762903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699131762903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699131762934 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699131762934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699131762934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699131762934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699131762934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 02:32:42 2023 " "Processing ended: Sun Nov 05 02:32:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699131762934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699131762934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699131762934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699131762934 ""}
