Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Apr  1 12:05:40 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                21454        0.024        0.000                      0                21454        2.000        0.000                       0                  8205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out2_linebuffer_test_clk_wiz_0_0    {0.000 19.789}       39.579          25.266          
  clkfbout_linebuffer_test_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                                {0.000 5.000}        10.000          100.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_linebuffer_test_clk_wiz_0_0_1  {0.000 19.789}       39.579          25.266          
  clkfbout_linebuffer_test_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0          4.452        0.000                      0                  427        0.135        0.000                      0                  427        4.500        0.000                       0                   127  
  clk_out2_linebuffer_test_clk_wiz_0_0         32.128        0.000                      0                  264        0.136        0.000                      0                  264       19.289        0.000                       0                    82  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                                      0.308        0.000                      0                20319        0.024        0.000                      0                20319        3.750        0.000                       0                  7992  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0_1        4.453        0.000                      0                  427        0.135        0.000                      0                  427        4.500        0.000                       0                   127  
  clk_out2_linebuffer_test_clk_wiz_0_0_1       32.130        0.000                      0                  264        0.136        0.000                      0                  264       19.289        0.000                       0                    82  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0          4.452        0.000                      0                  427        0.069        0.000                      0                  427  
clk_out2_linebuffer_test_clk_wiz_0_0_1  clk_out2_linebuffer_test_clk_wiz_0_0         32.128        0.000                      0                  264        0.054        0.000                      0                  264  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1        4.452        0.000                      0                  427        0.069        0.000                      0                  427  
clk_out2_linebuffer_test_clk_wiz_0_0    clk_out2_linebuffer_test_clk_wiz_0_0_1       32.128        0.000                      0                  264        0.054        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.376        0.000                      0                  444        0.318        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.070    -0.287    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.076    -0.422    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.144%)  route 0.311ns (70.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.311    -0.057    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243    -0.193    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/Q
                         net (fo=2, routed)           0.068    -0.289    linebuffer_test_i/i_buf_controller_0/inst/o_data[22]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.071    -0.427    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.590    -0.471    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.218    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism              0.249    -0.455    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.075    -0.380    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/Q
                         net (fo=8, routed)           0.266    -0.062    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.417    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.234    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.120    -0.235    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.072    -0.424    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.232    linebuffer_test_i/i_buf_controller_0/inst/o_data[18]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.075    -0.421    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.503%)  route 0.169ns (54.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.497    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/Q
                         net (fo=2, routed)           0.169    -0.187    linebuffer_test_i/i_buf_controller_0/inst/o_data[1]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.076    -0.385    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.094    -0.212    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.167    linebuffer_test_i/test_pattern_generator_0/inst/vsync0
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.247    -0.457    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.091    -0.366    linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.871%)  route 0.126ns (47.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.203    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.703    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/C
                         clock pessimism              0.249    -0.454    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.047    -0.407    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_stop_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_stop_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y14     linebuffer_test_i/i_buf_controller_0/inst/h_count_stop_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.952ns (13.985%)  route 5.855ns (86.015%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.289 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.559     4.329    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.453 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.655     6.109    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.542    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.762    
                         clock uncertainty           -0.082    38.680    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.237    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 32.128    

Slack (MET) :             32.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.952ns (15.015%)  route 5.388ns (84.985%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.298 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.333     4.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.227 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.415     5.642    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.551    38.298    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.771    
                         clock uncertainty           -0.082    38.689    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.246    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 32.604    

Slack (MET) :             32.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.952ns (15.025%)  route 5.384ns (84.975%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.294 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.265     4.035    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.159 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.478     5.637    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.547    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.767    
                         clock uncertainty           -0.082    38.685    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.242    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                 32.604    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.952ns (16.172%)  route 4.935ns (83.828%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.291 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.560     4.330    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.454 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.734     5.188    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.544    38.291    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.764    
                         clock uncertainty           -0.082    38.682    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.239    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.073ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.282 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.355     4.126    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.124     4.250 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.907     5.156    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.535    38.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.755    
                         clock uncertainty           -0.082    38.673    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.230    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 33.073    

Slack (MET) :             33.391ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 0.952ns (17.175%)  route 4.591ns (82.825%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.287 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.122     3.892    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.016 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.828     4.844    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.540    38.287    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.760    
                         clock uncertainty           -0.082    38.678    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.235    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.952ns (18.627%)  route 4.159ns (81.373%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.288 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.855     0.612    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     0.736 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.676     1.412    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.536 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.328     1.864    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     1.988 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.591     3.579    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.709     4.412    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.541    38.288    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.761    
                         clock uncertainty           -0.082    38.679    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.236    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.232    -0.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.811%)  route 0.238ns (59.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=9, routed)           0.238    -0.098    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.020%)  route 0.246ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.563    -0.498    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y38         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/Q
                         net (fo=9, routed)           0.246    -0.088    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.428%)  route 0.252ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.252    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.495%)  route 0.251ns (60.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.251    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.414%)  route 0.252ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=9, routed)           0.252    -0.083    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.207%)  route 0.265ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=9, routed)           0.265    -0.071    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.132%)  route 0.266ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=9, routed)           0.266    -0.069    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.870    -0.693    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.423    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.240    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.736%)  route 0.295ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=9, routed)           0.295    -0.041    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.690%)  route 0.296ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=9, routed)           0.296    -0.040    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y35     linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y35     linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 1.995ns (21.663%)  route 7.214ns (78.337%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.460    10.143    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.267 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.437    10.703    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124    10.827 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.707    11.534    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.658 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.533    12.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    12.499    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 1.995ns (21.663%)  route 7.214ns (78.337%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.460    10.143    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.267 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.437    10.703    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124    10.827 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.707    11.534    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.658 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.533    12.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    12.499    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 1.995ns (21.663%)  route 7.214ns (78.337%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.460    10.143    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.267 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.437    10.703    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124    10.827 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.707    11.534    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.658 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.533    12.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    12.499    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 1.995ns (21.663%)  route 7.214ns (78.337%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.460    10.143    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.267 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.437    10.703    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y32         LUT3 (Prop_lut3_I1_O)        0.124    10.827 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.707    11.534    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.124    11.658 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.533    12.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X6Y34          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    12.499    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.067ns (22.678%)  route 7.048ns (77.322%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.766    10.448    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.116    10.564 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.642    11.207    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.328    11.535 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.562    12.097    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.205    12.455    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.067ns (22.678%)  route 7.048ns (77.322%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.766    10.448    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.116    10.564 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.642    11.207    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.328    11.535 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.562    12.097    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.205    12.455    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.067ns (22.678%)  route 7.048ns (77.322%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.766    10.448    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.116    10.564 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.642    11.207    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.328    11.535 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.562    12.097    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.205    12.455    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.067ns (22.678%)  route 7.048ns (77.322%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.766    10.448    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.116    10.564 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.642    11.207    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_3
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.328    11.535 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.562    12.097    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.492    12.684    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X9Y23          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X9Y23          FDRE (Setup_fdre_C_CE)      -0.205    12.455    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 1.871ns (21.150%)  route 6.975ns (78.850%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.460    10.143    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.267 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.487    10.753    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.877 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.951    11.828    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X9Y24          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[24]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X9Y24          FDRE (Setup_fdre_C_R)       -0.429    12.229    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 1.871ns (21.150%)  route 6.975ns (78.850%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.674     2.982    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X32Y44         FDSE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.478     3.460 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.967     4.427    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.321     4.748 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4/O
                         net (fo=4, routed)           0.895     5.643    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_4_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.328     5.971 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.427     6.398    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.522 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           1.082     7.604    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.081     8.810    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.934 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.624     9.558    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.124     9.682 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.460    10.143    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.267 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.487    10.753    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.124    10.877 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.951    11.828    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X9Y24          FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[25]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X9Y24          FDRE (Setup_fdre_C_R)       -0.429    12.229    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[25]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  0.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.265%)  route 0.218ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.556     0.897    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X23Y35         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[40]/Q
                         net (fo=1, routed)           0.218     1.256    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_payload_i_reg[57][49]
    SLICE_X17Y34         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.825     1.195    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X17Y34         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.071     1.232    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.806%)  route 0.222ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.556     0.897    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X22Y15         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[6]/Q
                         net (fo=5, routed)           0.222     1.260    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[5]
    SLICE_X20Y12         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.826     1.196    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X20Y12         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.063     1.225    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.505%)  route 0.188ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.212    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[7]
    SLICE_X22Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.821     1.191    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X22Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[8]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.016     1.173    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.594%)  route 0.234ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X25Y27         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/Q
                         net (fo=2, routed)           0.234     1.266    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/Q[49]
    SLICE_X19Y26         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.816     1.186    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X19Y26         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[24]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.070     1.222    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.122%)  route 0.187ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X24Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[22]/Q
                         net (fo=3, routed)           0.187     1.235    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][22]
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.021     1.191    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.958%)  route 0.181ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.586     0.927    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.181     1.256    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][19]
    SLICE_X5Y51          FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.853     1.223    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.017     1.211    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.604%)  route 0.244ns (63.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.557     0.898    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y12         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/Q
                         net (fo=1, routed)           0.244     1.283    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[20]
    SLICE_X15Y9          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X15Y9          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X15Y9          FDRE (Hold_fdre_C_D)         0.072     1.238    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.167%)  route 0.217ns (53.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.561     0.902    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X22Y1          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i_reg[35]/Q
                         net (fo=1, routed)           0.217     1.259    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[66]_0[35]
    SLICE_X17Y0          LUT4 (Prop_lut4_I0_O)        0.045     1.304 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rdata[35]_INST_0/O
                         net (fo=2, routed)           0.000     1.304    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rdata[35]
    SLICE_X17Y0          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.832     1.202    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i_reg_0
    SLICE_X17Y0          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.091     1.259    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.013%)  route 0.217ns (56.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.558     0.899    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y39         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.217     1.280    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/UNCONN_IN[0]
    SLICE_X21Y37         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.826     1.196    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X21Y37         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.070     1.232    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.560     0.901    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X35Y12         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.067     1.109    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X34Y12         RAMD32                                       r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X34Y12         RAMD32                                       r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.914    
    SLICE_X34Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y19  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y19  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y30  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.066     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.070    -0.287    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.076    -0.422    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.144%)  route 0.311ns (70.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.311    -0.057    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243    -0.193    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/Q
                         net (fo=2, routed)           0.068    -0.289    linebuffer_test_i/i_buf_controller_0/inst/o_data[22]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.071    -0.427    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.590    -0.471    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.218    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism              0.249    -0.455    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.075    -0.380    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/Q
                         net (fo=8, routed)           0.266    -0.062    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.417    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.234    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.120    -0.235    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.072    -0.424    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.232    linebuffer_test_i/i_buf_controller_0/inst/o_data[18]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.075    -0.421    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.503%)  route 0.169ns (54.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.497    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/Q
                         net (fo=2, routed)           0.169    -0.187    linebuffer_test_i/i_buf_controller_0/inst/o_data[1]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.076    -0.385    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.094    -0.212    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.167    linebuffer_test_i/test_pattern_generator_0/inst/vsync0
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.247    -0.457    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.091    -0.366    linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.871%)  route 0.126ns (47.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.203    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.703    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/C
                         clock pessimism              0.249    -0.454    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.047    -0.407    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y12     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_stop_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_stop_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y14     linebuffer_test_i/i_buf_controller_0/inst/h_count_stop_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y13     linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y13     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.130ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.952ns (13.985%)  route 5.855ns (86.015%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.289 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.559     4.329    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.453 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.655     6.109    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.542    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.762    
                         clock uncertainty           -0.081    38.681    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.238    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.238    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 32.130    

Slack (MET) :             32.606ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.952ns (15.015%)  route 5.388ns (84.985%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.298 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.333     4.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.227 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.415     5.642    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.551    38.298    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.771    
                         clock uncertainty           -0.081    38.690    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.247    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.247    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 32.606    

Slack (MET) :             32.606ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.952ns (15.025%)  route 5.384ns (84.975%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.294 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.265     4.035    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.159 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.478     5.637    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.547    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.767    
                         clock uncertainty           -0.081    38.686    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.243    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.243    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                 32.606    

Slack (MET) :             33.052ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.952ns (16.172%)  route 4.935ns (83.828%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.291 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.560     4.330    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.454 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.734     5.188    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.544    38.291    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.764    
                         clock uncertainty           -0.081    38.683    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.240    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 33.052    

Slack (MET) :             33.075ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.282 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.355     4.126    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.124     4.250 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.907     5.156    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.535    38.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.755    
                         clock uncertainty           -0.081    38.674    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.231    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.231    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 33.075    

Slack (MET) :             33.392ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 0.952ns (17.175%)  route 4.591ns (82.825%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.287 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.122     3.892    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.016 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.828     4.844    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.540    38.287    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.760    
                         clock uncertainty           -0.081    38.679    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.236    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 33.392    

Slack (MET) :             33.825ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.952ns (18.627%)  route 4.159ns (81.373%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.288 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.855     0.612    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     0.736 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.676     1.412    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.536 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.328     1.864    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     1.988 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.591     3.579    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.709     4.412    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.541    38.288    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.761    
                         clock uncertainty           -0.081    38.680    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.237    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 33.825    

Slack (MET) :             34.012ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.081    38.638    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.114    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.012    

Slack (MET) :             34.012ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.081    38.638    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.114    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.012    

Slack (MET) :             34.012ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.081    38.638    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.114    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.232    -0.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.811%)  route 0.238ns (59.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=9, routed)           0.238    -0.098    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.020%)  route 0.246ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.563    -0.498    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y38         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/Q
                         net (fo=9, routed)           0.246    -0.088    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.428%)  route 0.252ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.252    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.495%)  route 0.251ns (60.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.251    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.414%)  route 0.252ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=9, routed)           0.252    -0.083    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.207%)  route 0.265ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=9, routed)           0.265    -0.071    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.132%)  route 0.266ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=9, routed)           0.266    -0.069    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.870    -0.693    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.423    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.240    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.736%)  route 0.295ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=9, routed)           0.295    -0.041    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.690%)  route 0.296ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=9, routed)           0.296    -0.040    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X33Y51     linebuffer_test_i/o_buf_controller/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y37     linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y38     linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y35     linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X32Y35     linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.070    -0.287    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism              0.234    -0.498    
                         clock uncertainty            0.067    -0.431    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.076    -0.355    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.144%)  route 0.311ns (70.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.311    -0.057    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
                         clock uncertainty            0.067    -0.370    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243    -0.127    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/Q
                         net (fo=2, routed)           0.068    -0.289    linebuffer_test_i/i_buf_controller_0/inst/o_data[22]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/C
                         clock pessimism              0.234    -0.498    
                         clock uncertainty            0.067    -0.431    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.071    -0.360    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.590    -0.471    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.218    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism              0.249    -0.455    
                         clock uncertainty            0.067    -0.388    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.075    -0.313    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/Q
                         net (fo=8, routed)           0.266    -0.062    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.417    
                         clock uncertainty            0.067    -0.351    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.168    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.120    -0.235    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.067    -0.429    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.072    -0.357    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.232    linebuffer_test_i/i_buf_controller_0/inst/o_data[18]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.067    -0.429    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.075    -0.354    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.503%)  route 0.169ns (54.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.497    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/Q
                         net (fo=2, routed)           0.169    -0.187    linebuffer_test_i/i_buf_controller_0/inst/o_data[1]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.067    -0.394    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.076    -0.318    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.094    -0.212    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.167    linebuffer_test_i/test_pattern_generator_0/inst/vsync0
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.247    -0.457    
                         clock uncertainty            0.067    -0.390    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.091    -0.299    linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.871%)  route 0.126ns (47.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.203    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.703    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/C
                         clock pessimism              0.249    -0.454    
                         clock uncertainty            0.067    -0.387    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.047    -0.340    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.952ns (13.985%)  route 5.855ns (86.015%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.289 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.559     4.329    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.453 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.655     6.109    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.542    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.762    
                         clock uncertainty           -0.082    38.680    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.237    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 32.128    

Slack (MET) :             32.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.952ns (15.015%)  route 5.388ns (84.985%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.298 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.333     4.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.227 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.415     5.642    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.551    38.298    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.771    
                         clock uncertainty           -0.082    38.689    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.246    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 32.604    

Slack (MET) :             32.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.952ns (15.025%)  route 5.384ns (84.975%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.294 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.265     4.035    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.159 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.478     5.637    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.547    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.767    
                         clock uncertainty           -0.082    38.685    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.242    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                 32.604    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.952ns (16.172%)  route 4.935ns (83.828%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.291 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.560     4.330    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.454 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.734     5.188    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.544    38.291    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.764    
                         clock uncertainty           -0.082    38.682    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.239    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.073ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.282 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.355     4.126    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.124     4.250 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.907     5.156    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.535    38.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.755    
                         clock uncertainty           -0.082    38.673    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.230    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 33.073    

Slack (MET) :             33.391ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 0.952ns (17.175%)  route 4.591ns (82.825%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.287 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.122     3.892    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.016 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.828     4.844    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.540    38.287    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.760    
                         clock uncertainty           -0.082    38.678    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.235    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.952ns (18.627%)  route 4.159ns (81.373%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.288 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.855     0.612    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     0.736 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.676     1.412    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.536 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.328     1.864    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     1.988 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.591     3.579    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.709     4.412    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.541    38.288    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.761    
                         clock uncertainty           -0.082    38.679    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.236    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.232    -0.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.811%)  route 0.238ns (59.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=9, routed)           0.238    -0.098    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.020%)  route 0.246ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.563    -0.498    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y38         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/Q
                         net (fo=9, routed)           0.246    -0.088    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.428%)  route 0.252ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.252    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.495%)  route 0.251ns (60.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.251    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.414%)  route 0.252ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=9, routed)           0.252    -0.083    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.207%)  route 0.265ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=9, routed)           0.265    -0.071    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.132%)  route 0.266ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=9, routed)           0.266    -0.069    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.870    -0.693    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.423    
                         clock uncertainty            0.082    -0.341    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.158    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.736%)  route 0.295ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=9, routed)           0.295    -0.041    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.690%)  route 0.296ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=9, routed)           0.296    -0.040    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[25]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.581ns (30.757%)  route 3.559ns (69.243%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.835     4.534    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X27Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[27]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@10.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.581ns (31.695%)  route 3.407ns (68.305%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.752    -0.607    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X38Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           1.422     1.334    linebuffer_test_i/i_buf_controller_0/inst/h_count_reg[5]
    SLICE_X37Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.458 r  linebuffer_test_i/i_buf_controller_0/inst/we_i_15/O
                         net (fo=1, routed)           0.000     1.458    linebuffer_test_i/i_buf_controller_0/inst/we_i_15_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.856 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.856    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_3_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.084 r  linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2/CO[2]
                         net (fo=3, routed)           0.302     2.386    linebuffer_test_i/i_buf_controller_0/inst/we_reg_i_2_n_1
    SLICE_X39Y13         LUT2 (Prop_lut2_I1_O)        0.313     2.699 r  linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2/O
                         net (fo=58, routed)          1.683     4.382    linebuffer_test_i/i_buf_controller_0/inst/addr[16]_i_2_n_0
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     5.675 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.077    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.501     8.669    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.067     9.191    
    SLICE_X31Y7          FDRE (Setup_fdre_C_CE)      -0.205     8.986    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                  4.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[23]/Q
                         net (fo=2, routed)           0.070    -0.287    linebuffer_test_i/i_buf_controller_0/inst/o_data[23]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]/C
                         clock pessimism              0.234    -0.498    
                         clock uncertainty            0.067    -0.431    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.076    -0.355    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.144%)  route 0.311ns (70.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.128    -0.368 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[8]/Q
                         net (fo=2, routed)           0.311    -0.057    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.436    
                         clock uncertainty            0.067    -0.370    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243    -0.127    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.563    -0.498    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[22]/Q
                         net (fo=2, routed)           0.068    -0.289    linebuffer_test_i/i_buf_controller_0/inst/o_data[22]
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.831    -0.732    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]/C
                         clock pessimism              0.234    -0.498    
                         clock uncertainty            0.067    -0.431    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.071    -0.360    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.590    -0.471    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y11         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]/Q
                         net (fo=2, routed)           0.111    -0.218    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[14]
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X39Y10         FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]/C
                         clock pessimism              0.249    -0.455    
                         clock uncertainty            0.067    -0.388    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.075    -0.313    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[3]/Q
                         net (fo=8, routed)           0.266    -0.062    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.687    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.417    
                         clock uncertainty            0.067    -0.351    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.168    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[13]/Q
                         net (fo=2, routed)           0.120    -0.235    linebuffer_test_i/i_buf_controller_0/inst/o_data[13]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.067    -0.429    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.072    -0.357    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.565    -0.496    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.232    linebuffer_test_i/i_buf_controller_0/inst/o_data[18]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]/C
                         clock pessimism              0.234    -0.496    
                         clock uncertainty            0.067    -0.429    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.075    -0.354    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.503%)  route 0.169ns (54.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.564    -0.497    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X31Y7          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[1]/Q
                         net (fo=2, routed)           0.169    -0.187    linebuffer_test_i/i_buf_controller_0/inst/o_data[1]
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.833    -0.730    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X27Y6          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.067    -0.394    
    SLICE_X27Y6          FDRE (Hold_fdre_C_D)         0.076    -0.318    linebuffer_test_i/i_buf_controller_0/inst/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X42Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/Q
                         net (fo=3, routed)           0.094    -0.212    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
    SLICE_X43Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.167    linebuffer_test_i/test_pattern_generator_0/inst/vsync0
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.859    -0.704    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X43Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg/C
                         clock pessimism              0.247    -0.457    
                         clock uncertainty            0.067    -0.390    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.091    -0.299    linebuffer_test_i/test_pattern_generator_0/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.871%)  route 0.126ns (47.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.591    -0.470    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X37Y8          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.203    linebuffer_test_i/i_buf_controller_0/inst/next_addr_reg[5]
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.860    -0.703    linebuffer_test_i/i_buf_controller_0/inst/pclk
    SLICE_X36Y9          FDRE                                         r  linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]/C
                         clock pessimism              0.249    -0.454    
                         clock uncertainty            0.067    -0.387    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.047    -0.340    linebuffer_test_i/i_buf_controller_0/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.128ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.952ns (13.985%)  route 5.855ns (86.015%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.289 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.559     4.329    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.453 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.655     6.109    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.542    38.289    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.762    
                         clock uncertainty           -0.082    38.680    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.237    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.237    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 32.128    

Slack (MET) :             32.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 0.952ns (15.015%)  route 5.388ns (84.985%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.298 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.333     4.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.227 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           1.415     5.642    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.551    38.298    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.771    
                         clock uncertainty           -0.082    38.689    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.246    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.246    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                 32.604    

Slack (MET) :             32.604ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.952ns (15.025%)  route 5.384ns (84.975%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 38.294 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.265     4.035    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y44         LUT4 (Prop_lut4_I0_O)        0.124     4.159 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.478     5.637    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.547    38.294    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.767    
                         clock uncertainty           -0.082    38.685    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.242    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                 32.604    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.952ns (16.172%)  route 4.935ns (83.828%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.291 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.560     4.330    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.454 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.734     5.188    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.544    38.291    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.764    
                         clock uncertainty           -0.082    38.682    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.239    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.239    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.073ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 0.952ns (16.259%)  route 4.903ns (83.741%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.282 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.355     4.126    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X27Y45         LUT4 (Prop_lut4_I3_O)        0.124     4.250 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.907     5.156    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.535    38.282    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.755    
                         clock uncertainty           -0.082    38.673    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.230    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.230    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 33.073    

Slack (MET) :             33.391ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 0.952ns (17.175%)  route 4.591ns (82.825%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 38.287 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.696     1.551    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.124     1.675 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           0.971     2.646    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.770 r  linebuffer_test_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=7, routed)           1.122     3.892    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X27Y46         LUT4 (Prop_lut4_I0_O)        0.124     4.016 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.828     4.844    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_4
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.540    38.287    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.760    
                         clock uncertainty           -0.082    38.678    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.235    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.823ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.952ns (18.627%)  route 4.159ns (81.373%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 38.288 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.855     0.612    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.124     0.736 f  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.676     1.412    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.536 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.328     1.864    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.124     1.988 f  linebuffer_test_i/o_buf_controller/inst/h_count[0]_i_1/O
                         net (fo=21, routed)          1.591     3.579    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     3.703 r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.709     4.412    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.541    38.288    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.473    38.761    
                         clock uncertainty           -0.082    38.679    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.236    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                 33.823    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    

Slack (MET) :             34.011ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@39.579ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.828ns (17.249%)  route 3.972ns (82.751%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 38.245 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.660    -0.699    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X33Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.243 f  linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]/Q
                         net (fo=6, routed)           0.974     0.732    linebuffer_test_i/o_buf_controller/inst/h_count_reg[9]
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124     0.856 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4/O
                         net (fo=4, routed)           0.908     1.763    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.887 r  linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2/O
                         net (fo=7, routed)           0.857     2.745    linebuffer_test_i/o_buf_controller/inst/o_data[7]_i_2_n_0
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1/O
                         net (fo=16, routed)          1.233     4.102    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.579    39.579 r  
    L16                                               0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.000 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.908    35.254 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.656    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.747 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          1.498    38.245    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.473    38.719    
                         clock uncertainty           -0.082    38.636    
    SLICE_X32Y35         FDRE (Setup_fdre_C_R)       -0.524    38.112    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 34.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=9, routed)           0.232    -0.103    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.811%)  route 0.238ns (59.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=9, routed)           0.238    -0.098    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.020%)  route 0.246ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.563    -0.498    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y38         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[14]/Q
                         net (fo=9, routed)           0.246    -0.088    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.428%)  route 0.252ns (60.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/Q
                         net (fo=9, routed)           0.252    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.495%)  route 0.251ns (60.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.251    -0.084    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.414%)  route 0.252ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=9, routed)           0.252    -0.083    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.207%)  route 0.265ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/Q
                         net (fo=9, routed)           0.265    -0.071    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.132%)  route 0.266ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.562    -0.499    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y37         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=9, routed)           0.266    -0.069    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.870    -0.693    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.423    
                         clock uncertainty            0.082    -0.341    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.158    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.736%)  route 0.295ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y36         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[9]/Q
                         net (fo=9, routed)           0.295    -0.041    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out2_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.690%)  route 0.296ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.561    -0.500    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X32Y35         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/Q
                         net (fo=9, routed)           0.296    -0.040    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out2_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=80, routed)          0.871    -0.692    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.082    -0.340    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.157    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.580ns (8.400%)  route 6.325ns (91.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.145     9.954    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.537    12.729    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.361    12.330    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.580ns (8.400%)  route 6.325ns (91.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.145     9.954    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y18          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.537    12.729    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y18          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.319    12.372    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.580ns (8.661%)  route 6.117ns (91.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.936     9.746    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y20          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.536    12.728    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y20          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X0Y20          FDPE (Recov_fdpe_C_PRE)     -0.361    12.329    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 0.580ns (8.661%)  route 6.117ns (91.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.936     9.746    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y20          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.536    12.728    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y20          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X0Y20          FDPE (Recov_fdpe_C_PRE)     -0.319    12.371    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.580ns (9.341%)  route 5.629ns (90.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.530     7.035    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X19Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.159 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.100     9.258    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y15          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y15          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X6Y15          FDPE (Recov_fdpe_C_PRE)     -0.361    12.293    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.580ns (9.341%)  route 5.629ns (90.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.530     7.035    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X19Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.159 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.100     9.258    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y15          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.500    12.692    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y15          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X6Y15          FDPE (Recov_fdpe_C_PRE)     -0.319    12.335    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.580ns (10.565%)  route 4.910ns (89.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.729     8.539    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X15Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.580ns (10.565%)  route 4.910ns (89.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.729     8.539    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.489    12.681    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X15Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.284    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.580ns (10.864%)  route 4.759ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.579     8.388    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y22         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.487    12.679    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y22         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X15Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    12.282    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.580ns (10.864%)  route 4.759ns (89.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.741     3.049    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y53         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.180     6.685    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.579     8.388    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y22         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.487    12.679    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y22         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X15Y22         FDPE (Recov_fdpe_C_PRE)     -0.359    12.282    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  3.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.125%)  route 0.120ns (45.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.576     0.917    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y20          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.120     1.177    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X4Y20          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.842     1.212    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y20          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.931    
    SLICE_X4Y20          FDPE (Remov_fdpe_C_PRE)     -0.071     0.860    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X12Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X12Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X12Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X12Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X12Y12         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X12Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.919    
    SLICE_X12Y12         FDPE (Remov_fdpe_C_PRE)     -0.071     0.848    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.989%)  route 0.125ns (47.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.125     1.170    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X13Y12         FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y12         FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X13Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.343    





