

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Feb  8 15:34:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      17|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     100|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     100|      58|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U176  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_111_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln21_fu_105_p2  |      icmp|   0|  0|   8|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  17|           4|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    2|          4|
    |i_6_fu_42           |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    5|         10|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_num16_6_fu_50  |  32|   0|   32|          0|
    |agg_result_num2_6_fu_46   |  32|   0|   32|          0|
    |agg_result_num_6_fu_54    |  32|   0|   32|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |i_6_fu_42                 |   2|   0|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 100|   0|  100|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  operator+_Pipeline_VITIS_LOOP_21_1|  return value|
|n                              |   in|   32|     ap_none|                                   n|        scalar|
|num_res_1_02_reload            |   in|   32|     ap_none|                 num_res_1_02_reload|        scalar|
|num_res_2_01_reload            |   in|   32|     ap_none|                 num_res_2_01_reload|        scalar|
|agg_result_num_6_out           |  out|   32|      ap_vld|                agg_result_num_6_out|       pointer|
|agg_result_num_6_out_ap_vld    |  out|    1|      ap_vld|                agg_result_num_6_out|       pointer|
|agg_result_num16_6_out         |  out|   32|      ap_vld|              agg_result_num16_6_out|       pointer|
|agg_result_num16_6_out_ap_vld  |  out|    1|      ap_vld|              agg_result_num16_6_out|       pointer|
|agg_result_num2_6_out          |  out|   32|      ap_vld|               agg_result_num2_6_out|       pointer|
|agg_result_num2_6_out_ap_vld   |  out|    1|      ap_vld|               agg_result_num2_6_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 4 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%agg_result_num2_6 = alloca i32 1"   --->   Operation 5 'alloca' 'agg_result_num2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = alloca i32 1"   --->   Operation 6 'alloca' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%agg_result_num_6 = alloca i32 1"   --->   Operation 7 'alloca' 'agg_result_num_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_res_2_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_2_01_reload"   --->   Operation 8 'read' 'num_res_2_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_res_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_1_02_reload"   --->   Operation 9 'read' 'num_res_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3Ban22sum_infinitesimal_realEPff.69.exit"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i2 %i_6" [../src/ban.cpp:21]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:21]   --->   Operation 15 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i, i2 1" [../src/ban.cpp:21]   --->   Operation 17 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split7, void %_ZN3BanC2EiPKf.57.exit.loopexit.exitStub" [../src/ban.cpp:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/ban.cpp:21]   --->   Operation 19 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %n_read, i32 %num_res_1_02_reload_read, i32 %num_res_2_01_reload_read, i2 %i" [../src/ban.cpp:22]   --->   Operation 20 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i, void %branch219, i2 0, void %.split7..split716_crit_edge, i2 1, void %.split7..split716_crit_edge4" [../src/ban.cpp:22]   --->   Operation 21 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num16_6" [../src/ban.cpp:22]   --->   Operation 22 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split716" [../src/ban.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num_6" [../src/ban.cpp:22]   --->   Operation 24 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split716" [../src/ban.cpp:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num2_6" [../src/ban.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split716" [../src/ban.cpp:22]   --->   Operation 27 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_6" [../src/ban.cpp:21]   --->   Operation 28 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3Ban22sum_infinitesimal_realEPff.69.exit"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num2_6_load = load i32 %agg_result_num2_6"   --->   Operation 30 'load' 'agg_result_num2_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num16_6_load = load i32 %agg_result_num16_6"   --->   Operation 31 'load' 'agg_result_num16_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num_6_load = load i32 %agg_result_num_6"   --->   Operation 32 'load' 'agg_result_num_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num_6_out, i32 %agg_result_num_6_load"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num16_6_out, i32 %agg_result_num16_6_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num2_6_out, i32 %agg_result_num2_6_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_res_2_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_num_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num16_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_num2_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                      (alloca           ) [ 01]
agg_result_num2_6        (alloca           ) [ 01]
agg_result_num16_6       (alloca           ) [ 01]
agg_result_num_6         (alloca           ) [ 01]
num_res_2_01_reload_read (read             ) [ 00]
num_res_1_02_reload_read (read             ) [ 00]
n_read                   (read             ) [ 00]
store_ln0                (store            ) [ 00]
br_ln0                   (br               ) [ 00]
i                        (load             ) [ 01]
specpipeline_ln0         (specpipeline     ) [ 00]
icmp_ln21                (icmp             ) [ 01]
empty                    (speclooptripcount) [ 00]
add_ln21                 (add              ) [ 00]
br_ln21                  (br               ) [ 00]
specloopname_ln21        (specloopname     ) [ 00]
tmp_s                    (mux              ) [ 00]
switch_ln22              (switch           ) [ 00]
store_ln22               (store            ) [ 00]
br_ln22                  (br               ) [ 00]
store_ln22               (store            ) [ 00]
br_ln22                  (br               ) [ 00]
store_ln22               (store            ) [ 00]
br_ln22                  (br               ) [ 00]
store_ln21               (store            ) [ 00]
br_ln0                   (br               ) [ 00]
agg_result_num2_6_load   (load             ) [ 00]
agg_result_num16_6_load  (load             ) [ 00]
agg_result_num_6_load    (load             ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
write_ln0                (write            ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_res_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_res_2_01_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_2_01_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_num_6_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num_6_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_num16_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num16_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_num2_6_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_num2_6_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_6_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="agg_result_num2_6_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_6/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="agg_result_num16_6_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_6/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="agg_result_num_6_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_6/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="num_res_2_01_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_2_01_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="num_res_1_02_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_res_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="n_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln0_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="2" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln21_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln21_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="32" slack="0"/>
<pin id="122" dir="0" index="4" bw="2" slack="0"/>
<pin id="123" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln22_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln22_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln22_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln21_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="agg_result_num2_6_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_6_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="agg_result_num16_6_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_6_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="agg_result_num_6_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_6_load/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_6_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="agg_result_num2_6_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num2_6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="agg_result_num16_6_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num16_6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="agg_result_num_6_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="70" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="64" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="58" pin="2"/><net_sink comp="117" pin=3"/></net>

<net id="128"><net_src comp="102" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="133"><net_src comp="117" pin="5"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="117" pin="5"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="117" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="111" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="164"><net_src comp="42" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="171"><net_src comp="46" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="177"><net_src comp="50" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="183"><net_src comp="54" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_num_6_out | {1 }
	Port: agg_result_num16_6_out | {1 }
	Port: agg_result_num2_6_out | {1 }
 - Input state : 
	Port: operator+_Pipeline_VITIS_LOOP_21_1 : n | {1 }
	Port: operator+_Pipeline_VITIS_LOOP_21_1 : num_res_1_02_reload | {1 }
	Port: operator+_Pipeline_VITIS_LOOP_21_1 : num_res_2_01_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		tmp_s : 2
		switch_ln22 : 2
		store_ln22 : 3
		store_ln22 : 3
		store_ln22 : 3
		store_ln21 : 3
		agg_result_num2_6_load : 1
		agg_result_num16_6_load : 1
		agg_result_num_6_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    mux   |             tmp_s_fu_117            |    0    |    14   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln21_fu_111           |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|   icmp   |           icmp_ln21_fu_105          |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          | num_res_2_01_reload_read_read_fu_58 |    0    |    0    |
|   read   | num_res_1_02_reload_read_read_fu_64 |    0    |    0    |
|          |          n_read_read_fu_70          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_76        |    0    |    0    |
|   write  |        write_ln0_write_fu_83        |    0    |    0    |
|          |        write_ln0_write_fu_90        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    31   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|agg_result_num16_6_reg_174|   32   |
| agg_result_num2_6_reg_168|   32   |
| agg_result_num_6_reg_180 |   32   |
|        i_6_reg_161       |    2   |
+--------------------------+--------+
|           Total          |   98   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   98   |    -   |
+-----------+--------+--------+
|   Total   |   98   |   31   |
+-----------+--------+--------+
