// Seed: 151118591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_5;
  reg   id_6 = id_4;
  always @(posedge id_4 or posedge 1) if (id_4) id_4 <= id_3 - "";
endmodule
