/* SPDX-License-Identifier: GPL-2.0+ */
/*
 *  Copyright (C) 2015 Freescale Semiconductor, Inc.
 *  Fabio Estevam <fabio.estevam@freescale.com>
 */

#ifndef __MAX77696_PMIC_H__
#define __MAX77696_PMIC_H__

#include <power/pmic.h>

enum {
	MAX77696_REG_PMIC_L01_CNFG1 =	0x43,
	MAX77696_REG_PMIC_L01_CNFG2,
	MAX77696_REG_PMIC_L02_CNFG1,
	MAX77696_REG_PMIC_L02_CNFG2,
	MAX77696_REG_PMIC_L03_CNFG1,
	MAX77696_REG_PMIC_L03_CNFG2,
	MAX77696_REG_PMIC_L04_CNFG1,
	MAX77696_REG_PMIC_L04_CNFG2,
	MAX77696_REG_PMIC_L05_CNFG1,
	MAX77696_REG_PMIC_L05_CNFG2,
	MAX77696_REG_PMIC_L06_CNFG1,
	MAX77696_REG_PMIC_L06_CNFG2,
	MAX77696_REG_PMIC_L07_CNFG1,
	MAX77696_REG_PMIC_L07_CNFG2,
	MAX77696_REG_PMIC_L08_CNFG1,
	MAX77696_REG_PMIC_L08_CNFG2,
	MAX77696_REG_PMIC_L09_CNFG1,
	MAX77696_REG_PMIC_L09_CNFG2,
	MAX77696_REG_PMIC_L10_CNFG1,
	MAX77696_REG_PMIC_L10_CNFG2,
	MAX77696_REG_PMIC_LDO_INT1,
	MAX77696_REG_PMIC_LDO_INT2,
	MAX77696_REG_PMIC_LDO_INT1M,
	MAX77696_REG_PMIC_LDO_INT2M,
	MAX77696_REG_PMIC_LDO_CNFG3,
	MAX77696_REG_PMIC_SW1_CNTRL,
	MAX77696_REG_PMIC_SW2_CNTRL,
	MAX77696_REG_PMIC_SW3_CNTRL,
	MAX77696_REG_PMIC_SW4_CNTRL,
	MAX77696_REG_PMIC_EPDCNFG,
	MAX77696_REG_PMIC_EPDINTS,
	MAX77696_REG_PMIC_EPDINT,
	MAX77696_REG_PMIC_EPDINTM,
	MAX77696_REG_PMIC_EPDVCOM,
	MAX77696_REG_PMIC_EPDVEE,
	MAX77696_REG_PMIC_EPDVNEG,
	MAX77696_REG_PMIC_EPDVPOS,
	MAX77696_REG_PMIC_EPDVDDH,
	MAX77696_REG_PMIC_EPDSEQ,
	MAX77696_REG_PMIC_EPDOKINTS,
	MAX77696_REG_PMIC_CID =	0x9c,
	MAX77696_NUM_OF_REGS,
};

#define MAX77696_I2C_ADDR	0x3C

/* Drivers name */
#define MAX77696_LDO_DRIVER	"max77696_ldo"
#define MAX77696_BUCK_DRIVER	"max77696_buck"

#ifdef CONFIG_POWER
int power_max77696_init(unsigned char bus);
#endif

#endif
