
;; Function c_exp (c_exp, funcdef_no=56, decl_uid=5748, cgraph_uid=57, symbol_order=58)

scanning new insn with uid = 62.
rescanning insn with uid = 2.
scanning new insn with uid = 63.
rescanning insn with uid = 3.
scanning new insn with uid = 64.
rescanning insn with uid = 25.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


c_exp

Dataflow summary:
def_info->table_size = 170, use_info->table_size = 42
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;;  regs ever live 	 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={4d,1u} r5={4d,1u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={4d} r18={2d} r19={1d,6u,2e} r20={6d,6u} r21={4d,3u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r87={1d,5u} r89={1d,2u} r90={1d,2u} r97={1d,1u} r98={1d,2u} r99={1d,1u} r100={1d,1u} r102={1d,1u} r103={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 218{173d,43u,2e} in 38{36 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d12(4){ }d16(5){ }d17(6){ }d18(7){ }d35(16){ }d42(19){ }d48(20){ }d52(21){ }d55(22){ }d58(23){ }d61(24){ }d64(25){ }d67(26){ }d70(27){ }d89(36){ }d92(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 89 90 97 98 99 100 102 103 115 116 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  gen 	 4 [si] 5 [di] 20 [xmm0] 21 [xmm1] 87 89 90 97 98 99 100 102 103
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(6){ }u38(7){ }u39(19){ }u40(20){ }u41(21){ }}
;; lr  in  	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 24 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 25 to worklist
  Adding insn 64 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 3 to worklist
  Adding insn 63 to worklist
  Adding insn 2 to worklist
  Adding insn 62 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
insn_cost 4 for    62: r115:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for     2: r97:DF=r115:DF
      REG_DEAD r115:DF
insn_cost 4 for    63: r116:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for     3: r98:DF=r116:DF
      REG_DEAD r116:DF
insn_cost 0 for    61: debug D#24 => r98:DF#0
insn_cost 0 for    60: debug D#23 => D#24
insn_cost 0 for    11: debug D#22 => D#23#0
insn_cost 4 for    12: {r99:DI=frame:DI-0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    13: {r100:DI=frame:DI-0x10;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    14: si:DI=r100:DI
      REG_DEAD r100:DI
      REG_EQUAL frame:DI-0x10
insn_cost 4 for    15: di:DI=r99:DI
      REG_DEAD r99:DI
      REG_EQUAL frame:DI-0x8
insn_cost 4 for    16: xmm0:DF=r98:DF
      REG_DEAD r98:DF
insn_cost 0 for    17: call [`sincos'] argc:0
      REG_DEAD xmm0:DF
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_CALL_DECL `sincos'
      REG_EH_REGION 0
insn_cost 8 for    18: r89:DF=[frame:DI-0x10]
insn_cost 8 for    19: r90:DF=[frame:DI-0x8]
insn_cost 0 for    20: debug z$imag => D#22
insn_cost 0 for    21: debug begin stmt marker
insn_cost 0 for    22: debug begin stmt marker
insn_cost 4 for    23: xmm0:DF=r97:DF
      REG_DEAD r97:DF
insn_cost 0 for    24: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for    64: r117:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    25: r87:DF=r117:DF
      REG_DEAD r117:DF
insn_cost 0 for    26: debug r => r87:DF
insn_cost 0 for    27: debug begin stmt marker
insn_cost 0 for    28: debug res$real => r89:DF*r87:DF
insn_cost 0 for    29: debug begin stmt marker
insn_cost 0 for    30: debug res$imag => r90:DF*r87:DF
insn_cost 0 for    31: debug begin stmt marker
insn_cost 20 for    32: r102:DF=r89:DF*r87:DF
      REG_DEAD r89:DF
insn_cost 20 for    33: r103:DF=r90:DF*r87:DF
      REG_DEAD r90:DF
      REG_DEAD r87:DF
insn_cost 0 for    36: debug D#1 => optimized away
insn_cost 0 for    37: debug res$real => D#1
insn_cost 0 for    38: debug D#2 => optimized away
insn_cost 0 for    39: debug res$imag => D#2
insn_cost 4 for    47: xmm0:DF=r102:DF
      REG_DEAD r102:DF
insn_cost 4 for    48: xmm1:DF=r103:DF
      REG_DEAD r103:DF
insn_cost 0 for    49: use xmm0:DF
insn_cost 0 for    50: use xmm1:DF

Trying 18 -> 32:
   18: r89:DF=[frame:DI-0x10]
   32: r102:DF=r89:DF*r87:DF
      REG_DEAD r89:DF
Can't combine i2 into i3

Trying 25 -> 32:
   25: r87:DF=r117:DF
      REG_DEAD r117:DF
   32: r102:DF=r89:DF*r87:DF
      REG_DEAD r89:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 102)
            (mult:DF (reg:DF 89 [ sincostmp_12 ])
                (reg:DF 117)))
        (set (reg/v:DF 87 [ r ])
            (reg:DF 117))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 102)
            (mult:DF (reg:DF 89 [ sincostmp_12 ])
                (reg:DF 117)))
        (set (reg/v:DF 87 [ r ])
            (reg:DF 117))
    ])

Trying 25, 18 -> 32:
   25: r87:DF=r117:DF
      REG_DEAD r117:DF
   18: r89:DF=[frame:DI-0x10]
   32: r102:DF=r89:DF*r87:DF
      REG_DEAD r89:DF
Can't combine i1 into i3

Trying 19 -> 33:
   19: r90:DF=[frame:DI-0x8]
   33: r103:DF=r90:DF*r87:DF
      REG_DEAD r90:DF
      REG_DEAD r87:DF
Can't combine i2 into i3

Trying 33 -> 48:
   33: r103:DF=r90:DF*r87:DF
      REG_DEAD r90:DF
      REG_DEAD r87:DF
   48: xmm1:DF=r103:DF
      REG_DEAD r103:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
        (reg/v:DF 87 [ r ])))
allowing combination of insns 33 and 48
original costs 20 + 4 = 24
replacement cost 20
deferring deletion of insn with uid = 33.
modifying insn i3    48: xmm1:DF=r90:DF*r87:DF
      REG_DEAD r87:DF
      REG_DEAD r90:DF
deferring rescan insn with uid = 48.

Trying 19 -> 48:
   19: r90:DF=[frame:DI-0x8]
   48: xmm1:DF=r90:DF*r87:DF
      REG_DEAD r87:DF
      REG_DEAD r90:DF
Can't combine i2 into i3

Trying 48 -> 50:
   48: xmm1:DF=r90:DF*r87:DF
      REG_DEAD r87:DF
      REG_DEAD r90:DF
   50: use xmm1:DF
Failed to match this instruction:
(parallel [
        (use (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
                (reg/v:DF 87 [ r ])))
        (set (reg:DF 21 xmm1)
            (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
                (reg/v:DF 87 [ r ])))
    ])
Failed to match this instruction:
(parallel [
        (use (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
                (reg/v:DF 87 [ r ])))
        (set (reg:DF 21 xmm1)
            (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
                (reg/v:DF 87 [ r ])))
    ])

Trying 19, 48 -> 50:
   19: r90:DF=[frame:DI-0x8]
   48: xmm1:DF=r90:DF*r87:DF
      REG_DEAD r87:DF
      REG_DEAD r90:DF
   50: use xmm1:DF
Can't combine i1 into i3
starting the processing of deferred insns
rescanning insn with uid = 48.
ending the processing of deferred insns


c_exp

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;;  regs ever live 	 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={4d,1u} r5={4d,1u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={4d} r18={2d} r19={1d,6u,2e} r20={6d,6u} r21={4d,3u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r87={1d,5u} r89={1d,2u} r90={1d,2u} r97={1d,1u} r98={1d,2u} r99={1d,1u} r100={1d,1u} r102={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 216{172d,42u,2e} in 37{35 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 89 90 97 98 99 100 102 103 115 116 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  gen 	 4 [si] 5 [di] 20 [xmm0] 21 [xmm1] 87 89 90 97 98 99 100 102 103 115 116 117
;; live  kill	 17 [flags]
(note 9 0 62 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 62 9 2 2 (set (reg:DF 115)
        (reg:DF 20 xmm0 [ z ])) "cmodules/fbgc_math.c":22:47 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0 [ z ])
        (nil)))
(insn 2 62 63 2 (set (reg:DF 97 [ z ])
        (reg:DF 115)) "cmodules/fbgc_math.c":22:47 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 115)
        (nil)))
(insn 63 2 3 2 (set (reg:DF 116)
        (reg:DF 21 xmm1 [ z+8 ])) "cmodules/fbgc_math.c":22:47 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1 [ z+8 ])
        (nil)))
(insn 3 63 61 2 (set (reg:DF 98 [ z+8 ])
        (reg:DF 116)) "cmodules/fbgc_math.c":22:47 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 116)
        (nil)))
(debug_insn 61 3 60 2 (var_location:DI D#24 (subreg:DI (reg:DF 98 [ z+8 ]) 0)) -1
     (nil))
(debug_insn 60 61 8 2 (var_location:DI D#23 (debug_expr:DI D#24)) -1
     (nil))
(note 8 60 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 8 12 2 (var_location:DF D#22 (subreg:DF (debug_expr:DI D#23) 0)) -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg/f:DI 99)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 13 12 14 2 (parallel [
            (set (reg/f:DI 100)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 14 13 15 2 (set (reg:DI 4 si)
        (reg/f:DI 100)) 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 100)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 15 14 16 2 (set (reg:DI 5 di)
        (reg/f:DI 99)) 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(insn 16 15 17 2 (set (reg:DF 20 xmm0)
        (reg:DF 98 [ z+8 ])) 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 98 [ z+8 ])
        (nil)))
(call_insn 17 16 18 2 (call (mem:QI (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>) [0 __builtin_sincos S1 A8])
        (const_int 0 [0])) 666 {*call}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 18 17 19 2 (set (reg:DF 89 [ sincostmp_12 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DF 90 [ sincostmp_12+8 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(debug_insn 20 19 21 2 (var_location:DF z$imag (debug_expr:DF D#22)) -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "cmodules/fbgc_math.c":24:2 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "cmodules/fbgc_math.c":25:2 -1
     (nil))
(insn 23 22 24 2 (set (reg:DF 20 xmm0)
        (reg:DF 97 [ z ])) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 97 [ z ])
        (nil)))
(call_insn 24 23 64 2 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":25:13 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 64 24 25 2 (set (reg:DF 117)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":25:13 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 25 64 26 2 (set (reg/v:DF 87 [ r ])
        (reg:DF 117)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 117)
        (nil)))
(debug_insn 26 25 27 2 (var_location:DF r (reg/v:DF 87 [ r ])) "cmodules/fbgc_math.c":25:13 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "cmodules/fbgc_math.c":26:2 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:DF res$real (mult:DF (reg:DF 89 [ sincostmp_12 ])
        (reg/v:DF 87 [ r ]))) "cmodules/fbgc_math.c":26:11 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "cmodules/fbgc_math.c":27:2 -1
     (nil))
(debug_insn 30 29 31 2 (var_location:DF res$imag (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
        (reg/v:DF 87 [ r ]))) "cmodules/fbgc_math.c":27:11 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "cmodules/fbgc_math.c":28:2 -1
     (nil))
(insn 32 31 33 2 (set (reg:DF 102)
        (mult:DF (reg:DF 89 [ sincostmp_12 ])
            (reg/v:DF 87 [ r ]))) "cmodules/fbgc_math.c":26:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 89 [ sincostmp_12 ])
        (nil)))
(note 33 32 36 2 NOTE_INSN_DELETED)
(debug_insn 36 33 37 2 (var_location:DF D#1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 37 36 38 2 (var_location:DF res$real (debug_expr:DF D#1)) -1
     (nil))
(debug_insn 38 37 39 2 (var_location:DF D#2 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 39 38 47 2 (var_location:DF res$imag (debug_expr:DF D#2)) -1
     (nil))
(insn 47 39 48 2 (set (reg:DF 20 xmm0)
        (reg:DF 102)) "cmodules/fbgc_math.c":29:1 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 102)
        (nil)))
(insn 48 47 49 2 (set (reg:DF 21 xmm1)
        (mult:DF (reg:DF 90 [ sincostmp_12+8 ])
            (reg/v:DF 87 [ r ]))) "cmodules/fbgc_math.c":29:1 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg/v:DF 87 [ r ])
        (expr_list:REG_DEAD (reg:DF 90 [ sincostmp_12+8 ])
            (nil))))
(insn 49 48 50 2 (use (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":29:1 -1
     (nil))
(insn 50 49 0 2 (use (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":29:1 -1
     (nil))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]


;; Function fbgc_math_initializer (fbgc_math_initializer, funcdef_no=64, decl_uid=5685, cgraph_uid=65, symbol_order=72)

scanning new insn with uid = 33.
rescanning insn with uid = 2.
scanning new insn with uid = 34.
rescanning insn with uid = 11.
scanning new insn with uid = 35.
rescanning insn with uid = 20.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


fbgc_math_initializer

Dataflow summary:
def_info->table_size = 301, use_info->table_size = 30
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 20 [xmm0]
;;  ref usage 	r0={6d,4u} r1={7d,2u} r2={5d} r4={7d,2u} r5={7d,3u} r6={1d,2u} r7={1d,6u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={4d} r18={4d} r19={1d,2u} r20={7d,2u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={5d} r37={5d} r38={4d} r39={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r82={1d,1u} r84={1d,1u} r87={1d,2u} r89={1d,1u} r90={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 337{304d,33u,0e} in 25{21 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d12(1){ }d17(2){ }d24(4){ }d31(5){ }d32(6){ }d33(7){ }d66(16){ }d75(19){ }d82(20){ }d87(21){ }d92(22){ }d97(23){ }d102(24){ }d107(25){ }d112(26){ }d117(27){ }d154(36){ }d159(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 84 87 89 90 92 93 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 20 [xmm0] 82 84 87 89 90
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u26(0){ }u27(6){ }u28(7){ }u29(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 30 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 35 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 34 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 2 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
insn_cost 4 for    33: r92:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r87:DI=r92:DI
      REG_DEAD r92:DI
insn_cost 0 for     7: debug begin stmt marker
insn_cost 5 for     8: r89:DF=[`*.LC0']
      REG_EQUAL 3.141592653589793115997963468544185161590576171875e+0
insn_cost 4 for     9: xmm0:DF=r89:DF
      REG_DEAD r89:DF
      REG_EQUAL 3.141592653589793115997963468544185161590576171875e+0
insn_cost 0 for    10: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
insn_cost 4 for    34: r93:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for    11: r82:DI=r93:DI
      REG_DEAD r93:DI
insn_cost 4 for    12: dx:DI=r82:DI
      REG_DEAD r82:DI
insn_cost 1 for    13: si:DI=`*.LC1'
insn_cost 4 for    14: di:DI=[r87:DI]
insn_cost 0 for    15: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
insn_cost 0 for    16: debug begin stmt marker
insn_cost 5 for    17: r90:DF=[`*.LC2']
      REG_EQUAL 2.718281828459045090795598298427648842334747314453125e+0
insn_cost 4 for    18: xmm0:DF=r90:DF
      REG_DEAD r90:DF
      REG_EQUAL 2.718281828459045090795598298427648842334747314453125e+0
insn_cost 0 for    19: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
insn_cost 4 for    35: r94:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for    20: r84:DI=r94:DI
      REG_DEAD r94:DI
insn_cost 4 for    21: dx:DI=r84:DI
      REG_DEAD r84:DI
insn_cost 1 for    22: si:DI=`*.LC3'
insn_cost 4 for    23: di:DI=[r87:DI]
      REG_DEAD r87:DI
insn_cost 0 for    24: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
insn_cost 0 for    25: debug begin stmt marker
insn_cost 4 for    30: ax:DI=0
insn_cost 0 for    31: use ax:DI

Trying 9 -> 10:
    9: xmm0:DF=3.141592653589793115997963468544185161590576171875e+0
      REG_DEAD r89:DF
      REG_EQUAL 3.141592653589793115997963468544185161590576171875e+0
   10: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
Can't combine i2 into i3

Trying 2 -> 14:
    2: r87:DI=r92:DI
      REG_DEAD r92:DI
   14: di:DI=[r87:DI]
Can't combine i2 into i3

Trying 13 -> 15:
   13: si:DI=`*.LC1'
   15: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 14 -> 15:
   14: di:DI=[r87:DI]
   15: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 2, 14 -> 15:
    2: r87:DI=r92:DI
      REG_DEAD r92:DI
   14: di:DI=[r87:DI]
   15: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 14, 13 -> 15:
   14: di:DI=[r87:DI]
   13: si:DI=`*.LC1'
   15: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 2, 14, 13 -> 15:
    2: r87:DI=r92:DI
      REG_DEAD r92:DI
   14: di:DI=[r87:DI]
   13: si:DI=`*.LC1'
   15: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 18 -> 19:
   18: xmm0:DF=2.718281828459045090795598298427648842334747314453125e+0
      REG_DEAD r90:DF
      REG_EQUAL 2.718281828459045090795598298427648842334747314453125e+0
   19: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
Can't combine i2 into i3

Trying 22 -> 24:
   22: si:DI=`*.LC3'
   24: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 23 -> 24:
   23: di:DI=[r87:DI]
      REG_DEAD r87:DI
   24: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 23, 22 -> 24:
   23: di:DI=[r87:DI]
      REG_DEAD r87:DI
   22: si:DI=`*.LC3'
   24: ax:DI=call [`add_variable_in_field_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:DI
      REG_UNUSED ax:DI
      REG_CALL_DECL `add_variable_in_field_object'
Can't combine i2 into i3

Trying 30 -> 31:
   30: ax:DI=0
   31: use ax:DI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_math_initializer

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 20 [xmm0]
;;  ref usage 	r0={6d,4u} r1={7d,2u} r2={5d} r4={7d,2u} r5={7d,3u} r6={1d,2u} r7={1d,6u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={4d} r18={4d} r19={1d,2u} r20={7d,2u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={5d} r37={5d} r38={4d} r39={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r82={1d,1u} r84={1d,1u} r87={1d,2u} r89={1d,1u} r90={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} 
;;    total ref usage 337{304d,33u,0e} in 25{21 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 84 87 89 90 92 93 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 20 [xmm0] 82 84 87 89 90 92 93 94
;; live  kill	
(note 5 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 33 5 2 2 (set (reg:DI 92)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":137:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 33 4 2 (set (reg/v/f:DI 87 [ arg ])
        (reg:DI 92)) "cmodules/fbgc_math.c":137:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 92)
        (nil)))
(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "cmodules/fbgc_math.c":139:2 -1
     (nil))
(insn 8 7 9 2 (set (reg:DF 89)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S8 A64])) "cmodules/fbgc_math.c":139:2 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 3.141592653589793115997963468544185161590576171875e+0 [0x0.c90fdaa22168cp+2])
        (nil)))
(insn 9 8 10 2 (set (reg:DF 20 xmm0)
        (reg:DF 89)) "cmodules/fbgc_math.c":139:2 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 89)
        (expr_list:REG_EQUAL (const_double:DF 3.141592653589793115997963468544185161590576171875e+0 [0x0.c90fdaa22168cp+2])
            (nil))))
(call_insn 10 9 34 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":139:2 677 {*call_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 34 10 11 2 (set (reg:DI 93)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":139:2 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 11 34 12 2 (set (reg/f:DI 82 [ _1 ])
        (reg:DI 93)) "cmodules/fbgc_math.c":139:2 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 93)
        (nil)))
(insn 12 11 13 2 (set (reg:DI 1 dx)
        (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_math.c":139:2 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f213e0382d0 *.LC1>)) "cmodules/fbgc_math.c":139:2 66 {*movdi_internal}
     (nil))
(insn 14 13 15 2 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 87 [ arg ]) [3 *arg_7(D)+0 S8 A64])) "cmodules/fbgc_math.c":139:2 66 {*movdi_internal}
     (nil))
(call_insn 15 14 16 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("add_variable_in_field_object") [flags 0x41]  <function_decl 0x7f213e412700 add_variable_in_field_object>) [0 add_variable_in_field_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":139:2 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("add_variable_in_field_object") [flags 0x41]  <function_decl 0x7f213e412700 add_variable_in_field_object>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 16 15 17 2 (debug_marker) "cmodules/fbgc_math.c":140:2 -1
     (nil))
(insn 17 16 18 2 (set (reg:DF 90)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [0  S8 A64])) "cmodules/fbgc_math.c":140:2 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 2.718281828459045090795598298427648842334747314453125e+0 [0x0.adf85458a2bb48p+2])
        (nil)))
(insn 18 17 19 2 (set (reg:DF 20 xmm0)
        (reg:DF 90)) "cmodules/fbgc_math.c":140:2 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 90)
        (expr_list:REG_EQUAL (const_double:DF 2.718281828459045090795598298427648842334747314453125e+0 [0x0.adf85458a2bb48p+2])
            (nil))))
(call_insn 19 18 35 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":140:2 677 {*call_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 35 19 20 2 (set (reg:DI 94)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":140:2 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 20 35 21 2 (set (reg/f:DI 84 [ _3 ])
        (reg:DI 94)) "cmodules/fbgc_math.c":140:2 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 94)
        (nil)))
(insn 21 20 22 2 (set (reg:DI 1 dx)
        (reg/f:DI 84 [ _3 ])) "cmodules/fbgc_math.c":140:2 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 84 [ _3 ])
        (nil)))
(insn 22 21 23 2 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f213e038360 *.LC3>)) "cmodules/fbgc_math.c":140:2 66 {*movdi_internal}
     (nil))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 87 [ arg ]) [3 *arg_7(D)+0 S8 A64])) "cmodules/fbgc_math.c":140:2 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ arg ])
        (nil)))
(call_insn 24 23 25 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("add_variable_in_field_object") [flags 0x41]  <function_decl 0x7f213e412700 add_variable_in_field_object>) [0 add_variable_in_field_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":140:2 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("add_variable_in_field_object") [flags 0x41]  <function_decl 0x7f213e412700 add_variable_in_field_object>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(debug_insn 25 24 30 2 (debug_marker) "cmodules/fbgc_math.c":142:2 -1
     (nil))
(insn 30 25 31 2 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":143:1 66 {*movdi_internal}
     (nil))
(insn 31 30 0 2 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":143:1 -1
     (nil))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_random (fbgc_random, funcdef_no=66, decl_uid=5737, cgraph_uid=67, symbol_order=76)

scanning new insn with uid = 90.
rescanning insn with uid = 2.
scanning new insn with uid = 91.
rescanning insn with uid = 3.
scanning new insn with uid = 92.
rescanning insn with uid = 13.
scanning new insn with uid = 93.
rescanning insn with uid = 27.
scanning new insn with uid = 94.
rescanning insn with uid = 42.
scanning new insn with uid = 95.
rescanning insn with uid = 48.
scanning new insn with uid = 96.
rescanning insn with uid = 72.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)


fbgc_random

Dataflow summary:
def_info->table_size = 515, use_info->table_size = 82
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0]
;;  ref usage 	r0={9d,4u} r1={8d} r2={8d} r4={8d,1u} r5={12d,5u} r6={1d,9u} r7={1d,16u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r16={1d,8u} r17={9d,3u} r18={7d} r19={1d,9u} r20={9d,4u} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={8d} r37={8d} r38={7d} r39={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r82={1d,1u} r87={1d,1u} r91={3d,4u} r92={1d,2u} r93={1d,2u} r95={3d,1u} r97={1d,3u} r98={1d,2u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} 
;;    total ref usage 611{522d,89u,0e} in 66{59 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d16(1){ }d24(2){ }d32(4){ }d44(5){ }d45(6){ }d46(7){ }d103(16){ }d120(19){ }d129(20){ }d137(21){ }d145(22){ }d153(23){ }d161(24){ }d169(25){ }d177(26){ }d185(27){ }d249(36){ }d257(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 97 98 107 108 109
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 82 97 98
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 91 93 95 99 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; live  gen 	 5 [di] 20 [xmm0] 91 93 95 99
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 97

( 4 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 91 92 95 100 101 102 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; live  gen 	 5 [di] 20 [xmm0] 91 92 95 100 101 102
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95

( 4 )->[6]->( 9 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 91 95
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 91 95
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95

( 3 5 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(6){ }u59(7){ }u60(16){ }u61(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 103 104 105 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  gen 	 0 [ax] 20 [xmm0] 87 103 104 105
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 6 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(6){ }u74(7){ }u75(16){ }u76(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u78(0){ }u79(6){ }u80(7){ }u81(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 26 to worklist
  Adding insn 37 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 61 to worklist
  Adding insn 77 to worklist
  Adding insn 71 to worklist
  Adding insn 86 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 96 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
  Adding insn 5 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 93 to worklist
  Adding insn 25 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 95 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 94 to worklist
  Adding insn 40 to worklist
processing block 9 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 85 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame]
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 97
  Adding insn 36 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
  Adding insn 21 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 92 to worklist
  Adding insn 3 to worklist
  Adding insn 91 to worklist
  Adding insn 2 to worklist
  Adding insn 90 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)
insn_cost 4 for    90: r107:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r97:DI=r107:DI
      REG_DEAD r107:DI
insn_cost 4 for    91: r108:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r98:SI=r108:SI
      REG_DEAD r108:SI
insn_cost 0 for    11: debug begin stmt marker
insn_cost 0 for    12: ax:DI=call [`clock'] argc:0
      REG_CALL_DECL `clock'
      REG_EH_REGION 0
insn_cost 4 for    92: r109:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for    13: r82:DI=r109:DI
      REG_DEAD r109:DI
insn_cost 4 for    14: di:SI=r82:DI#0
      REG_DEAD r82:DI
insn_cost 0 for    15: call [`srand'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `srand'
      REG_EH_REGION 0
insn_cost 0 for    16: debug begin stmt marker
insn_cost 0 for    17: debug min => 0.0
insn_cost 0 for    18: debug begin stmt marker
insn_cost 0 for    19: debug max => 1.0e+0
insn_cost 0 for    20: debug begin stmt marker
insn_cost 4 for    21: flags:CCZ=cmp(r98:SI,0x1)
insn_cost 0 for    22: pc={(flags:CCZ!=0)?L33:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
insn_cost 0 for    24: debug begin stmt marker
insn_cost 4 for    25: di:DI=[r97:DI]
      REG_DEAD r97:DI
insn_cost 0 for    26: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
insn_cost 4 for    93: r110:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    27: r93:DF=r110:DF
      REG_DEAD r110:DF
insn_cost 0 for    28: debug max => r93:DF
insn_cost 5 for    29: r99:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
insn_cost 68 for    30: r95:DF=r99:DF/r93:DF
      REG_DEAD r99:DF
      REG_DEAD r93:DF
insn_cost 5 for     5: r91:DF=[`*.LC4']
      REG_EQUAL 0.0
insn_cost 0 for    35: debug begin stmt marker
insn_cost 4 for    36: flags:CCGC=cmp(r98:SI,0x2)
      REG_DEAD r98:SI
insn_cost 0 for    37: pc={(flags:CCGC!=0)?L55:pc}
      REG_BR_PROB 856416484
insn_cost 0 for    39: debug begin stmt marker
insn_cost 4 for    40: di:DI=[r97:DI]
insn_cost 0 for    41: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
insn_cost 4 for    94: r111:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    42: r91:DF=r111:DF
      REG_DEAD r111:DF
insn_cost 0 for    43: debug min => r91:DF
insn_cost 0 for    44: debug begin stmt marker
insn_cost 8 for    45: r100:DI=[r97:DI+0x8]
      REG_DEAD r97:DI
insn_cost 4 for    46: di:DI=r100:DI
      REG_DEAD r100:DI
insn_cost 0 for    47: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
insn_cost 4 for    95: r112:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    48: r92:DF=r112:DF
      REG_DEAD r112:DF
insn_cost 0 for    49: debug max => r92:DF
insn_cost 12 for    50: r101:DF=r92:DF-r91:DF
      REG_DEAD r92:DF
insn_cost 5 for    51: r102:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
insn_cost 68 for    52: r95:DF=r102:DF/r101:DF
      REG_DEAD r102:DF
      REG_DEAD r101:DF
insn_cost 0 for    57: debug begin stmt marker
insn_cost 0 for    61: pc={(flags:CCGC>0)?L80:pc}
      REG_DEAD flags:CCGC
      REG_BR_PROB 186616332
insn_cost 5 for     6: r95:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
insn_cost 5 for     7: r91:DF=[`*.LC4']
      REG_EQUAL 0.0
insn_cost 0 for    64: debug max => optimized away
insn_cost 0 for    65: debug min => r91:DF
insn_cost 0 for    66: debug begin stmt marker
insn_cost 0 for    67: debug range => D#25
insn_cost 0 for    68: debug begin stmt marker
insn_cost 0 for    69: debug div => 2.147483647e+9/D#25
insn_cost 0 for    70: debug begin stmt marker
insn_cost 0 for    71: ax:SI=call [`rand'] argc:0
      REG_CALL_DECL `rand'
      REG_EH_REGION 0
insn_cost 4 for    96: r113:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    72: r87:SI=r113:SI
      REG_DEAD r113:SI
insn_cost 4 for    73: r103:DF=float(r87:SI)
      REG_DEAD r87:SI
insn_cost 68 for    74: r104:DF=r103:DF/r95:DF
      REG_DEAD r103:DF
      REG_DEAD r95:DF
insn_cost 12 for    75: r105:DF=r104:DF+r91:DF
      REG_DEAD r104:DF
      REG_DEAD r91:DF
insn_cost 4 for    76: xmm0:DF=r105:DF
      REG_DEAD r105:DF
insn_cost 0 for    77: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
insn_cost 4 for    85: ax:DI=0
insn_cost 0 for    86: use ax:DI

Trying 3 -> 21:
    3: r98:SI=r108:SI
      REG_DEAD r108:SI
   21: flags:CCZ=cmp(r98:SI,0x1)
Can't combine i2 into i3

Trying 21 -> 22:
   21: flags:CCZ=cmp(r98:SI,0x1)
   22: pc={(flags:CCZ!=0)?L33:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 98 [ argc ])
            (const_int 1 [0x1]))
        (label_ref 33)
        (pc)))

Trying 3, 21 -> 22:
    3: r98:SI=r108:SI
      REG_DEAD r108:SI
   21: flags:CCZ=cmp(r98:SI,0x1)
   22: pc={(flags:CCZ!=0)?L33:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
Can't combine i1 into i3

Trying 25 -> 26:
   25: di:DI=[r97:DI]
      REG_DEAD r97:DI
   26: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
Can't combine i2 into i3

Trying 27 -> 30:
   27: r93:DF=r110:DF
      REG_DEAD r110:DF
   30: r95:DF=r99:DF/r93:DF
      REG_DEAD r99:DF
      REG_DEAD r93:DF
Successfully matched this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (reg:DF 99)
        (reg:DF 110)))
allowing combination of insns 27 and 30
original costs 4 + 68 = 72
replacement cost 68
deferring rescan insn with uid = 28.
deferring deletion of insn with uid = 27.
modifying insn i3    30: r95:DF=r99:DF/r110:DF
      REG_DEAD r110:DF
      REG_DEAD r99:DF
deferring rescan insn with uid = 30.

Trying 29 -> 30:
   29: r99:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
   30: r95:DF=r99:DF/r110:DF
      REG_DEAD r110:DF
      REG_DEAD r99:DF
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (reg:DF 110)))

Trying 29 -> 30:
   29: r99:DF=2.147483647e+9
      REG_EQUAL 2.147483647e+9
   30: r95:DF=r99:DF/r110:DF
      REG_DEAD r110:DF
      REG_DEAD r99:DF
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (reg:DF 110)))

Trying 36 -> 37:
   36: flags:CCGC=cmp(r98:SI,0x2)
      REG_DEAD r98:SI
   37: pc={(flags:CCGC!=0)?L55:pc}
      REG_BR_PROB 856416484
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 98 [ argc ])
                    (const_int 2 [0x2]))
                (label_ref 55)
                (pc)))
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg/v:SI 98 [ argc ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 98 [ argc ])
                    (const_int 2 [0x2]))
                (label_ref 55)
                (pc)))
        (set (reg:CCGC 17 flags)
            (compare:CCGC (reg/v:SI 98 [ argc ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:CCGC 17 flags)
    (compare:CCGC (reg/v:SI 98 [ argc ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 98 [ argc ])
            (const_int 2 [0x2]))
        (label_ref 55)
        (pc)))

Trying 40 -> 41:
   40: di:DI=[r97:DI]
   41: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
Can't combine i2 into i3

Trying 42 -> 50:
   42: r91:DF=r111:DF
      REG_DEAD r111:DF
   50: r101:DF=r92:DF-r91:DF
      REG_DEAD r92:DF
Can't combine i2 into i3

Trying 48 -> 50:
   48: r92:DF=r112:DF
      REG_DEAD r112:DF
   50: r101:DF=r92:DF-r91:DF
      REG_DEAD r92:DF
Successfully matched this instruction:
(set (reg:DF 101)
    (minus:DF (reg:DF 112)
        (reg/v:DF 91 [ min ])))
allowing combination of insns 48 and 50
original costs 4 + 12 = 16
replacement cost 12
deferring rescan insn with uid = 49.
deferring deletion of insn with uid = 48.
modifying insn i3    50: r101:DF=r112:DF-r91:DF
      REG_DEAD r112:DF
deferring rescan insn with uid = 50.

Trying 42 -> 50:
   42: r91:DF=r111:DF
      REG_DEAD r111:DF
   50: r101:DF=r112:DF-r91:DF
      REG_DEAD r112:DF
Can't combine i2 into i3

Trying 50 -> 52:
   50: r101:DF=r112:DF-r91:DF
      REG_DEAD r112:DF
   52: r95:DF=r102:DF/r101:DF
      REG_DEAD r102:DF
      REG_DEAD r101:DF
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (reg:DF 102)
        (minus:DF (reg:DF 112)
            (reg/v:DF 91 [ min ]))))

Trying 51 -> 52:
   51: r102:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
   52: r95:DF=r102:DF/r101:DF
      REG_DEAD r102:DF
      REG_DEAD r101:DF
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (reg:DF 101)))

Trying 42, 50 -> 52:
   42: r91:DF=r111:DF
      REG_DEAD r111:DF
   50: r101:DF=r112:DF-r91:DF
      REG_DEAD r112:DF
   52: r95:DF=r102:DF/r101:DF
      REG_DEAD r102:DF
      REG_DEAD r101:DF
Can't combine i1 into i3

Trying 51, 50 -> 52:
   51: r102:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
   50: r101:DF=r112:DF-r91:DF
      REG_DEAD r112:DF
   52: r95:DF=r102:DF/r101:DF
      REG_DEAD r102:DF
      REG_DEAD r101:DF
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (minus:DF (reg:DF 112)
            (reg/v:DF 91 [ min ]))))
Successfully matched this instruction:
(set (reg:DF 102)
    (minus:DF (reg:DF 112)
        (reg/v:DF 91 [ min ])))
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (reg:DF 102)))

Trying 51 -> 52:
   51: r102:DF=2.147483647e+9
      REG_EQUAL 2.147483647e+9
   52: r95:DF=r102:DF/r101:DF
      REG_DEAD r102:DF
      REG_DEAD r101:DF
Failed to match this instruction:
(set (reg:DF 95 [ _34 ])
    (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (reg:DF 101)))

Trying 72 -> 73:
   72: r87:SI=r113:SI
      REG_DEAD r113:SI
   73: r103:DF=float(r87:SI)
      REG_DEAD r87:SI
Successfully matched this instruction:
(set (reg:DF 103)
    (float:DF (reg:SI 113)))
allowing combination of insns 72 and 73
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 72.
modifying insn i3    73: r103:DF=float(r113:SI)
      REG_DEAD r113:SI
deferring rescan insn with uid = 73.

Trying 73 -> 74:
   73: r103:DF=float(r113:SI)
      REG_DEAD r113:SI
   74: r104:DF=r103:DF/r95:DF
      REG_DEAD r103:DF
      REG_DEAD r95:DF
Failed to match this instruction:
(set (reg:DF 104)
    (div:DF (float:DF (reg:SI 113))
        (reg:DF 95 [ _34 ])))

Trying 74 -> 75:
   74: r104:DF=r103:DF/r95:DF
      REG_DEAD r103:DF
      REG_DEAD r95:DF
   75: r105:DF=r104:DF+r91:DF
      REG_DEAD r104:DF
      REG_DEAD r91:DF
Failed to match this instruction:
(set (reg:DF 105)
    (plus:DF (div:DF (reg:DF 103)
            (reg:DF 95 [ _34 ]))
        (reg/v:DF 91 [ min ])))

Trying 73, 74 -> 75:
   73: r103:DF=float(r113:SI)
      REG_DEAD r113:SI
   74: r104:DF=r103:DF/r95:DF
      REG_DEAD r103:DF
      REG_DEAD r95:DF
   75: r105:DF=r104:DF+r91:DF
      REG_DEAD r104:DF
      REG_DEAD r91:DF
Failed to match this instruction:
(set (reg:DF 105)
    (plus:DF (div:DF (float:DF (reg:SI 113))
            (reg:DF 95 [ _34 ]))
        (reg/v:DF 91 [ min ])))
Successfully matched this instruction:
(set (reg:DF 104)
    (float:DF (reg:SI 113)))
Failed to match this instruction:
(set (reg:DF 105)
    (plus:DF (div:DF (reg:DF 104)
            (reg:DF 95 [ _34 ]))
        (reg/v:DF 91 [ min ])))

Trying 85 -> 86:
   85: ax:DI=0
   86: use ax:DI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 28.
rescanning insn with uid = 30.
rescanning insn with uid = 49.
rescanning insn with uid = 50.
rescanning insn with uid = 73.
ending the processing of deferred insns


fbgc_random

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0]
;;  ref usage 	r0={9d,4u} r1={8d} r2={8d} r4={8d,1u} r5={12d,5u} r6={1d,9u} r7={1d,16u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r16={1d,8u} r17={9d,3u} r18={7d} r19={1d,9u} r20={9d,4u} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={8d} r37={8d} r38={7d} r39={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r82={1d,1u} r91={3d,4u} r95={3d,1u} r97={1d,3u} r98={1d,2u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,2u} r111={1d,1u} r112={1d,2u} r113={1d,1u} 
;;    total ref usage 605{519d,86u,0e} in 63{56 regular + 7 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 97 98 107 108 109
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 82 97 98 107 108 109
;; live  kill	
(note 9 0 90 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 90 9 2 2 (set (reg:DI 107)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":170:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 90 91 2 (set (reg/v/f:DI 97 [ arg ])
        (reg:DI 107)) "cmodules/fbgc_math.c":170:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 107)
        (nil)))
(insn 91 2 3 2 (set (reg:SI 108)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":170:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(insn 3 91 4 2 (set (reg/v:SI 98 [ argc ])
        (reg:SI 108)) "cmodules/fbgc_math.c":170:1 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 108)
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "cmodules/fbgc_math.c":171:2 -1
     (nil))
(call_insn 12 11 92 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("clock") [flags 0x41]  <function_decl 0x7f213e36da00 clock>) [0 clock S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":171:14 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("clock") [flags 0x41]  <function_decl 0x7f213e36da00 clock>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 92 12 13 2 (set (reg:DI 109)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":171:14 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 13 92 14 2 (set (reg:DI 82 [ _1 ])
        (reg:DI 109)) "cmodules/fbgc_math.c":171:14 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 109)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (subreg:SI (reg:DI 82 [ _1 ]) 0)) "cmodules/fbgc_math.c":171:2 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 82 [ _1 ])
        (nil)))
(call_insn 15 14 16 2 (call (mem:QI (symbol_ref:DI ("srand") [flags 0x41]  <function_decl 0x7f213e5e7700 srand>) [0 srand S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":171:2 666 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("srand") [flags 0x41]  <function_decl 0x7f213e5e7700 srand>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(debug_insn 16 15 17 2 (debug_marker) "cmodules/fbgc_math.c":173:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:DF min (const_double:DF 0.0 [0x0.0p+0])) "cmodules/fbgc_math.c":173:9 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "cmodules/fbgc_math.c":174:2 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:DF max (const_double:DF 1.0e+0 [0x0.8p+1])) "cmodules/fbgc_math.c":174:9 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "cmodules/fbgc_math.c":176:2 -1
     (nil))
(insn 21 20 22 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 98 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":176:4 11 {*cmpsi_1}
     (nil))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "cmodules/fbgc_math.c":176:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 33)
;;  succ:       3 [20.2% (guessed)]  count:217325344 (estimated locally) (FALLTHRU)
;;              4 [79.8% (guessed)]  count:856416480 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98

;; basic block 3, loop depth 0, count 217325345 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL, MODIFIED)
;;  pred:       2 [20.2% (guessed)]  count:217325344 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 91 93 95 99 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; live  gen 	 5 [di] 20 [xmm0] 91 93 95 99 110
;; live  kill	
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "cmodules/fbgc_math.c":177:3 -1
     (nil))
(insn 25 24 26 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 97 [ arg ]) [3 *arg_19(D)+0 S8 A64])) "cmodules/fbgc_math.c":177:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 97 [ arg ])
        (nil)))
(call_insn 26 25 93 3 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":177:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 93 26 27 3 (set (reg:DF 110)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":177:9 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 27 93 28 3 NOTE_INSN_DELETED)
(debug_insn 28 27 29 3 (var_location:DF max (reg:DF 110)) "cmodules/fbgc_math.c":177:9 -1
     (nil))
(insn 29 28 30 3 (set (reg:DF 99)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S8 A64])) 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (nil)))
(insn 30 29 5 3 (set (reg:DF 95 [ _34 ])
        (div:DF (reg:DF 99)
            (reg:DF 110))) 822 {*fop_df_1}
     (expr_list:REG_DEAD (reg:DF 110)
        (expr_list:REG_DEAD (reg:DF 99)
            (nil))))
(insn 5 30 33 3 (set (reg/v:DF 91 [ min ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S8 A64])) "cmodules/fbgc_math.c":173:9 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))
;;  succ:       8 [always]  count:217325345 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95

;; basic block 4, loop depth 0, count 856416480 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [79.8% (guessed)]  count:856416480 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 98
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 33 5 34 4 7 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "cmodules/fbgc_math.c":179:7 -1
     (nil))
(insn 36 35 37 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 98 [ argc ])
            (const_int 2 [0x2]))) "cmodules/fbgc_math.c":179:9 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 98 [ argc ])
        (nil)))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (ne (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) "cmodules/fbgc_math.c":179:9 659 {*jcc}
     (int_list:REG_BR_PROB 856416484 (nil))
 -> 55)
;;  succ:       5 [20.2% (guessed)]  count:173338695 (estimated locally) (FALLTHRU)
;;              6 [79.8% (guessed)]  count:683077785 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 97

;; basic block 5, loop depth 0, count 173338695 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL, MODIFIED)
;;  pred:       4 [20.2% (guessed)]  count:173338695 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 91 92 95 100 101 102 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; live  gen 	 5 [di] 20 [xmm0] 91 92 95 100 101 102 111 112
;; live  kill	
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "cmodules/fbgc_math.c":180:3 -1
     (nil))
(insn 40 39 41 5 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 97 [ arg ]) [3 *arg_19(D)+0 S8 A64])) "cmodules/fbgc_math.c":180:9 66 {*movdi_internal}
     (nil))
(call_insn 41 40 94 5 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":180:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 94 41 42 5 (set (reg:DF 111)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":180:9 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 42 94 43 5 (set (reg/v:DF 91 [ min ])
        (reg:DF 111)) "cmodules/fbgc_math.c":180:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 111)
        (nil)))
(debug_insn 43 42 44 5 (var_location:DF min (reg/v:DF 91 [ min ])) "cmodules/fbgc_math.c":180:9 -1
     (nil))
(debug_insn 44 43 45 5 (debug_marker) "cmodules/fbgc_math.c":181:3 -1
     (nil))
(insn 45 44 46 5 (set (reg/f:DI 100 [ MEM[(struct fbgc_object * *)arg_19(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 97 [ arg ])
                (const_int 8 [0x8])) [3 MEM[(struct fbgc_object * *)arg_19(D) + 8B]+0 S8 A64])) "cmodules/fbgc_math.c":181:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 97 [ arg ])
        (nil)))
(insn 46 45 47 5 (set (reg:DI 5 di)
        (reg/f:DI 100 [ MEM[(struct fbgc_object * *)arg_19(D) + 8B] ])) "cmodules/fbgc_math.c":181:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 100 [ MEM[(struct fbgc_object * *)arg_19(D) + 8B] ])
        (nil)))
(call_insn 47 46 95 5 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":181:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 95 47 48 5 (set (reg:DF 112)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":181:9 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 48 95 49 5 NOTE_INSN_DELETED)
(debug_insn 49 48 50 5 (var_location:DF max (reg:DF 112)) "cmodules/fbgc_math.c":181:9 -1
     (nil))
(insn 50 49 51 5 (set (reg:DF 101)
        (minus:DF (reg:DF 112)
            (reg/v:DF 91 [ min ]))) 822 {*fop_df_1}
     (expr_list:REG_DEAD (reg:DF 112)
        (nil)))
(insn 51 50 52 5 (set (reg:DF 102)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S8 A64])) 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (nil)))
(insn 52 51 55 5 (set (reg:DF 95 [ _34 ])
        (div:DF (reg:DF 102)
            (reg:DF 101))) 822 {*fop_df_1}
     (expr_list:REG_DEAD (reg:DF 102)
        (expr_list:REG_DEAD (reg:DF 101)
            (nil))))
;;  succ:       8 [always]  count:173338695 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95

;; basic block 6, loop depth 0, count 683077784 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4 [79.8% (guessed)]  count:683077785 (estimated locally)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; live  gen 	
;; live  kill	
(code_label 55 52 56 6 9 (nil) [1 uses])
(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 61 6 (debug_marker) "cmodules/fbgc_math.c":183:7 -1
     (nil))
(jump_insn 61 57 88 6 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "cmodules/fbgc_math.c":183:9 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 186616332 (nil)))
 -> 80)
;;  succ:       9 [17.4% (guessed)]  count:118718918 (estimated locally)
;;              7 [82.6% (guessed)]  count:564358866 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 7, loop depth 0, count 564358866 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 [82.6% (guessed)]  count:564358866 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 91 95
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 91 95
;; live  kill	
(note 88 61 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 88 7 7 (set (reg:DF 95 [ _34 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S8 A64])) 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (nil)))
(insn 7 6 62 7 (set (reg/v:DF 91 [ min ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [0  S8 A64])) "cmodules/fbgc_math.c":173:9 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))
;;  succ:       8 [always]  count:564358866 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95

;; basic block 8, loop depth 0, count 955022906 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       3 [always]  count:217325345 (estimated locally) (FALLTHRU)
;;              5 [always]  count:173338695 (estimated locally) (FALLTHRU)
;;              7 [always]  count:564358866 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(6){ }u59(7){ }u60(16){ }u61(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 103 104 105 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 95
;; live  gen 	 0 [ax] 20 [xmm0] 87 103 104 105 113
;; live  kill	
(code_label 62 7 63 8 8 (nil) [0 uses])
(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 8 (var_location:DF max (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 65 64 66 8 (var_location:DF min (reg/v:DF 91 [ min ])) -1
     (nil))
(debug_insn 66 65 67 8 (debug_marker) "cmodules/fbgc_math.c":185:2 -1
     (nil))
(debug_insn 67 66 68 8 (var_location:DF range (debug_expr:DF D#25)) "cmodules/fbgc_math.c":185:9 -1
     (nil))
(debug_insn 68 67 69 8 (debug_marker) "cmodules/fbgc_math.c":186:5 -1
     (nil))
(debug_insn 69 68 70 8 (var_location:DF div (div:DF (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (debug_expr:DF D#25))) "cmodules/fbgc_math.c":186:12 -1
     (nil))
(debug_insn 70 69 71 8 (debug_marker) "cmodules/fbgc_math.c":188:2 -1
     (nil))
(call_insn 71 70 96 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x7f213e5e7600 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":188:39 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x7f213e5e7600 rand>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 96 71 72 8 (set (reg:SI 113)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":188:39 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(note 72 96 73 8 NOTE_INSN_DELETED)
(insn 73 72 74 8 (set (reg:DF 103)
        (float:DF (reg:SI 113))) "cmodules/fbgc_math.c":188:46 172 {*floatsidf2}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(insn 74 73 75 8 (set (reg:DF 104)
        (div:DF (reg:DF 103)
            (reg:DF 95 [ _34 ]))) "cmodules/fbgc_math.c":188:46 822 {*fop_df_1}
     (expr_list:REG_DEAD (reg:DF 103)
        (expr_list:REG_DEAD (reg:DF 95 [ _34 ])
            (nil))))
(insn 75 74 76 8 (set (reg:DF 105)
        (plus:DF (reg:DF 104)
            (reg/v:DF 91 [ min ]))) "cmodules/fbgc_math.c":188:9 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 104)
        (expr_list:REG_DEAD (reg/v:DF 91 [ min ])
            (nil))))
(insn 76 75 77 8 (set (reg:DF 20 xmm0)
        (reg:DF 105)) "cmodules/fbgc_math.c":188:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 105)
        (nil)))
(call_insn/j 77 76 80 8 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":188:9 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
;;  succ:       EXIT [always]  count:955022906 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 9, loop depth 0, count 118718918 (estimated locally), maybe hot
;;  prev block 8, next block 1, flags: (RTL)
;;  pred:       6 [17.4% (guessed)]  count:118718918 (estimated locally)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(6){ }u74(7){ }u75(16){ }u76(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 80 77 81 9 10 (nil) [1 uses])
(note 81 80 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 85 81 86 9 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":189:1 66 {*movdi_internal}
     (nil))
(insn 86 85 0 9 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":189:1 -1
     (nil))
;;  succ:       EXIT [always]  count:118718918 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_rand (fbgc_rand, funcdef_no=67, decl_uid=5745, cgraph_uid=68, symbol_order=78)

scanning new insn with uid = 137.
rescanning insn with uid = 2.
scanning new insn with uid = 138.
rescanning insn with uid = 3.
scanning new insn with uid = 139.
rescanning insn with uid = 13.
scanning new insn with uid = 140.
rescanning insn with uid = 24.
scanning new insn with uid = 141.
rescanning insn with uid = 39.
scanning new insn with uid = 142.
rescanning insn with uid = 46.
scanning new insn with uid = 143.
rescanning insn with uid = 59.
scanning new insn with uid = 144.
rescanning insn with uid = 80.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 15 (  1.2)


fbgc_rand

Dataflow summary:
def_info->table_size = 530, use_info->table_size = 120
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={9d,8u} r1={9d,1u} r2={9d,1u} r4={9d,2u} r5={13d,6u} r6={1d,12u} r7={1d,19u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r16={1d,11u} r17={18d,6u} r18={7d} r19={1d,12u} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={8d} r37={8d} r38={7d} r39={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r82={1d,1u} r90={1d,1u} r96={2d,8u} r97={2d,7u} r98={1d,2u} r99={2d,4u} r100={2d,3u} r101={2d,3u} r102={2d,3u} r103={1d,3u} r104={1d,2u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 666{538d,128u,0e} in 92{85 regular + 7 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d17(1){ }d26(2){ }d35(4){ }d48(5){ }d49(6){ }d50(7){ }d107(16){ }d133(19){ }d141(20){ }d149(21){ }d157(22){ }d165(23){ }d173(24){ }d181(25){ }d189(26){ }d197(27){ }d261(36){ }d269(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 103 104 112 113 114
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 82 103 104
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 96 97 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; live  gen 	 0 [ax] 5 [di] 96 97
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97

( 2 )->[4]->( 5 12 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; lr  def 	 17 [flags] 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
;; live  gen 	 17 [flags] 102
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102 103

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 96 97 105 116 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; live  gen 	 0 [ax] 5 [di] 96 97 105
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97

( 3 5 )->[6]->( 7 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 98 102 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 98 102
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102

( 6 )->[7]->( 10 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102

( 11 8 )->[8]->( 8 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 100 101 111
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 100 106 107 108 119
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; live  gen 	 0 [ax] 17 [flags] 90 100 106 107 108
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111

( 8 )->[9]->( 11 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 99 101
;; lr  def 	 17 [flags] 99 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  gen 	 17 [flags] 99 101
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111

( 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u98(6){ }u99(7){ }u100(16){ }u101(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 99 101 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  gen 	 99 101 111
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111

( 10 9 )->[11]->( 8 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(6){ }u104(7){ }u105(16){ }u106(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 101
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  gen 	 100
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111

( 4 6 7 9 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(6){ }u111(7){ }u112(16){ }u113(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u116(0){ }u117(6){ }u118(7){ }u119(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 23 to worklist
  Adding insn 34 to worklist
  Adding insn 45 to worklist
  Adding insn 38 to worklist
  Adding insn 69 to worklist
  Adding insn 58 to worklist
  Adding insn 72 to worklist
  Adding insn 92 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 100 to worklist
  Adding insn 115 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 114 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 144 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
  Adding insn 106 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
  Adding insn 128 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
  Adding insn 71 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
  Adding insn 68 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 143 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
  Adding insn 5 to worklist
  Adding insn 24 to worklist
  Adding insn 140 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
  Adding insn 46 to worklist
  Adding insn 142 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 39 to worklist
  Adding insn 141 to worklist
  Adding insn 37 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 102 103
  Adding insn 33 to worklist
  Adding insn 8 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 139 to worklist
  Adding insn 3 to worklist
  Adding insn 138 to worklist
  Adding insn 2 to worklist
  Adding insn 137 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 15 (  1.2)
insn_cost 4 for   137: r112:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r103:DI=r112:DI
      REG_DEAD r112:DI
insn_cost 4 for   138: r113:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r104:SI=r113:SI
      REG_DEAD r113:SI
insn_cost 0 for    11: debug begin stmt marker
insn_cost 0 for    12: ax:DI=call [`clock'] argc:0
      REG_CALL_DECL `clock'
      REG_EH_REGION 0
insn_cost 4 for   139: r114:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for    13: r82:DI=r114:DI
      REG_DEAD r114:DI
insn_cost 4 for    14: di:SI=r82:DI#0
      REG_DEAD r82:DI
insn_cost 0 for    15: call [`srand'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `srand'
      REG_EH_REGION 0
insn_cost 0 for    16: debug begin stmt marker
insn_cost 0 for    17: debug begin stmt marker
insn_cost 4 for    18: flags:CCZ=cmp(r104:SI,0x1)
insn_cost 0 for    19: pc={(flags:CCZ!=0)?L30:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
insn_cost 0 for    21: debug begin stmt marker
insn_cost 4 for    22: di:DI=[r103:DI]
      REG_DEAD r103:DI
insn_cost 0 for    23: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
insn_cost 4 for   140: r115:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    24: r96:SI=r115:SI
      REG_DEAD r115:SI
insn_cost 0 for    26: debug col => r96:SI
insn_cost 0 for    27: debug row => r96:SI
insn_cost 4 for     5: r97:SI=r96:SI
insn_cost 0 for    32: debug begin stmt marker
insn_cost 4 for     8: r102:DI=0
insn_cost 4 for    33: flags:CCZ=cmp(r104:SI,0x2)
      REG_DEAD r104:SI
insn_cost 0 for    34: pc={(flags:CCZ!=0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 486727172
insn_cost 0 for    36: debug begin stmt marker
insn_cost 4 for    37: di:DI=[r103:DI]
insn_cost 0 for    38: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
insn_cost 4 for   141: r116:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    39: r96:SI=r116:SI
      REG_DEAD r116:SI
insn_cost 0 for    41: debug row => r96:SI
insn_cost 0 for    42: debug begin stmt marker
insn_cost 8 for    43: r105:DI=[r103:DI+0x8]
      REG_DEAD r103:DI
insn_cost 4 for    44: di:DI=r105:DI
      REG_DEAD r105:DI
insn_cost 0 for    45: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
insn_cost 4 for   142: r117:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    46: r97:SI=r117:SI
      REG_DEAD r117:SI
insn_cost 0 for    48: debug col => r97:SI
insn_cost 0 for    51: debug col => r97:SI
insn_cost 0 for    52: debug row => r96:SI
insn_cost 0 for    53: debug begin stmt marker
insn_cost 4 for    54: cx:SI=0xa
insn_cost 4 for    55: dx:SI=r97:SI
insn_cost 4 for    56: si:SI=r96:SI
insn_cost 4 for    57: di:SI=0x4
insn_cost 0 for    58: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
insn_cost 4 for   143: r118:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for    59: r102:DI=r118:DI
      REG_DEAD r118:DI
insn_cost 0 for    60: debug m => r102:DI
insn_cost 0 for    61: debug begin stmt marker
insn_cost 4 for    62: {r98:DI=r102:DI+0x12;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for    63: debug mc => r98:DI
insn_cost 0 for    64: debug begin stmt marker
insn_cost 0 for    65: debug begin stmt marker
insn_cost 0 for    66: debug i => 0
insn_cost 0 for    67: debug begin stmt marker
insn_cost 4 for    68: flags:CCZ=cmp(r96:SI,0)
insn_cost 0 for    69: pc={(flags:CCZ==0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
insn_cost 4 for    71: flags:CCZ=cmp(r97:SI,0)
insn_cost 0 for    72: pc={(flags:CCZ!=0)?L123:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 0 for    77: debug j => 0
insn_cost 0 for    78: debug begin stmt marker
insn_cost 0 for    79: ax:SI=call [`rand'] argc:0
      REG_CALL_DECL `rand'
      REG_EH_REGION 0
insn_cost 4 for   144: r119:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    80: r90:SI=r119:SI
      REG_DEAD r119:SI
insn_cost 1 for    81: r106:DI=zero_extend(r100:SI)
insn_cost 4 for    82: r107:DF=float(r90:SI)
      REG_DEAD r90:SI
insn_cost 68 for    84: r108:DF=r107:DF/r111:DF
      REG_DEAD r107:DF
insn_cost 4 for    85: [r106:DI*0x8+r98:DI]=r108:DF
      REG_DEAD r108:DF
      REG_DEAD r106:DI
insn_cost 0 for    86: debug begin stmt marker
insn_cost 0 for    87: debug j => 0x1
insn_cost 0 for    88: debug begin stmt marker
insn_cost 4 for    89: {r100:SI=r100:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    91: flags:CCZ=cmp(r101:SI,r100:SI)
insn_cost 0 for    92: pc={(flags:CCZ!=0)?L90:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 0 for    94: debug begin stmt marker
insn_cost 4 for    95: {r99:SI=r99:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for    96: debug i => r99:SI
insn_cost 0 for    97: debug begin stmt marker
insn_cost 4 for    98: {r101:SI=r101:SI+r97:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    99: flags:CCZ=cmp(r96:SI,r99:SI)
insn_cost 0 for   100: pc={(flags:CCZ==0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
insn_cost 4 for     6: r101:SI=r97:SI
insn_cost 4 for     7: r99:SI=0
insn_cost 5 for   128: r111:DF=[`*.LC5']
      REG_EQUAL 2.147483647e+9
insn_cost 0 for   103: debug i => r99:SI
insn_cost 0 for   104: debug j => 0
insn_cost 0 for   105: debug begin stmt marker
insn_cost 4 for   106: {r100:SI=r101:SI-r97:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   114: ax:DI=r102:DI
      REG_DEAD r102:DI
insn_cost 0 for   115: use ax:DI

Trying 3 -> 18:
    3: r104:SI=r113:SI
      REG_DEAD r113:SI
   18: flags:CCZ=cmp(r104:SI,0x1)
Can't combine i2 into i3

Trying 18 -> 19:
   18: flags:CCZ=cmp(r104:SI,0x1)
   19: pc={(flags:CCZ!=0)?L30:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 104 [ argc ])
            (const_int 1 [0x1]))
        (label_ref 30)
        (pc)))

Trying 3, 18 -> 19:
    3: r104:SI=r113:SI
      REG_DEAD r113:SI
   18: flags:CCZ=cmp(r104:SI,0x1)
   19: pc={(flags:CCZ!=0)?L30:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
Can't combine i1 into i3

Trying 22 -> 23:
   22: di:DI=[r103:DI]
      REG_DEAD r103:DI
   23: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
Can't combine i2 into i3

Trying 24 -> 5:
   24: r96:SI=r115:SI
      REG_DEAD r115:SI
    5: r97:SI=r96:SI
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 97 [ col ])
            (reg:SI 115))
        (set (reg/v:SI 96 [ row ])
            (reg:SI 115))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 97 [ col ])
            (reg:SI 115))
        (set (reg/v:SI 96 [ row ])
            (reg:SI 115))
    ])

Trying 33 -> 34:
   33: flags:CCZ=cmp(r104:SI,0x2)
      REG_DEAD r104:SI
   34: pc={(flags:CCZ!=0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 486727172
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 104 [ argc ])
            (const_int 2 [0x2]))
        (label_ref:DI 113)
        (pc)))

Trying 37 -> 38:
   37: di:DI=[r103:DI]
   38: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
Can't combine i2 into i3

Trying 54 -> 58:
   54: cx:SI=0xa
   58: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
Can't combine i2 into i3

Trying 57 -> 58:
   57: di:SI=0x4
   58: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
Can't combine i2 into i3

Trying 57, 54 -> 58:
   57: di:SI=0x4
   54: cx:SI=0xa
   58: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
Can't combine i2 into i3

Trying 59 -> 62:
   59: r102:DI=r118:DI
      REG_DEAD r118:DI
   62: {r98:DI=r102:DI+0x12;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v/f:DI 98 [ mc ])
            (plus:DI (reg:DI 118)
                (const_int 18 [0x12])))
        (clobber (reg:CC 17 flags))
        (set (reg/v/f:DI 102 [ <retval> ])
            (reg:DI 118))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:DI 98 [ mc ])
            (plus:DI (reg:DI 118)
                (const_int 18 [0x12])))
        (set (reg/v/f:DI 102 [ <retval> ])
            (reg:DI 118))
    ])

Trying 68 -> 69:
   68: flags:CCZ=cmp(r96:SI,0)
   69: pc={(flags:CCZ==0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 96 [ row ])
            (const_int 0 [0]))
        (label_ref:DI 113)
        (pc)))

Trying 71 -> 72:
   71: flags:CCZ=cmp(r97:SI,0)
   72: pc={(flags:CCZ!=0)?L123:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 97 [ col ])
            (const_int 0 [0]))
        (label_ref:DI 123)
        (pc)))

Trying 80 -> 82:
   80: r90:SI=r119:SI
      REG_DEAD r119:SI
   82: r107:DF=float(r90:SI)
      REG_DEAD r90:SI
Successfully matched this instruction:
(set (reg:DF 107)
    (float:DF (reg:SI 119)))
allowing combination of insns 80 and 82
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 80.
modifying insn i3    82: r107:DF=float(r119:SI)
      REG_DEAD r119:SI
deferring rescan insn with uid = 82.

Trying 82 -> 84:
   82: r107:DF=float(r119:SI)
      REG_DEAD r119:SI
   84: r108:DF=r107:DF/r111:DF
      REG_DEAD r107:DF
Failed to match this instruction:
(set (reg:DF 108)
    (div:DF (float:DF (reg:SI 119))
        (reg:DF 111)))

Trying 81 -> 85:
   81: r106:DI=zero_extend(r100:SI)
   85: [r106:DI*0x8+r98:DI]=r108:DF
      REG_DEAD r108:DF
      REG_DEAD r106:DI
Failed to match this instruction:
(set (mem:DF (plus:DI (and:DI (mult:DI (subreg:DI (reg:SI 100 [ ivtmp.43 ]) 0)
                    (const_int 8 [0x8]))
                (const_int 34359738360 [0x7fffffff8]))
            (reg/v/f:DI 98 [ mc ])) [2 *_15+0 S8 A64])
    (reg:DF 108))

Trying 84 -> 85:
   84: r108:DF=r107:DF/r111:DF
      REG_DEAD r107:DF
   85: [r106:DI*0x8+r98:DI]=r108:DF
      REG_DEAD r108:DF
      REG_DEAD r106:DI
Failed to match this instruction:
(set (mem:DF (plus:DI (mult:DI (reg:DI 106 [ ivtmp.43 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 98 [ mc ])) [2 *_15+0 S8 A64])
    (div:DF (reg:DF 107)
        (reg:DF 111)))

Trying 82, 84 -> 85:
   82: r107:DF=float(r119:SI)
      REG_DEAD r119:SI
   84: r108:DF=r107:DF/r111:DF
      REG_DEAD r107:DF
   85: [r106:DI*0x8+r98:DI]=r108:DF
      REG_DEAD r108:DF
      REG_DEAD r106:DI
Failed to match this instruction:
(set (mem:DF (plus:DI (mult:DI (reg:DI 106 [ ivtmp.43 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 98 [ mc ])) [2 *_15+0 S8 A64])
    (div:DF (float:DF (reg:SI 119))
        (reg:DF 111)))
Successfully matched this instruction:
(set (reg:DF 108)
    (float:DF (reg:SI 119)))
Failed to match this instruction:
(set (mem:DF (plus:DI (mult:DI (reg:DI 106 [ ivtmp.43 ])
                (const_int 8 [0x8]))
            (reg/v/f:DI 98 [ mc ])) [2 *_15+0 S8 A64])
    (div:DF (reg:DF 108)
        (reg:DF 111)))

Trying 84, 81 -> 85:
   84: r108:DF=r107:DF/r111:DF
      REG_DEAD r107:DF
   81: r106:DI=zero_extend(r100:SI)
   85: [r106:DI*0x8+r98:DI]=r108:DF
      REG_DEAD r108:DF
      REG_DEAD r106:DI
Failed to match this instruction:
(set (mem:DF (plus:DI (and:DI (mult:DI (subreg:DI (reg:SI 100 [ ivtmp.43 ]) 0)
                    (const_int 8 [0x8]))
                (const_int 34359738360 [0x7fffffff8]))
            (reg/v/f:DI 98 [ mc ])) [2 *_15+0 S8 A64])
    (div:DF (reg:DF 107)
        (reg:DF 111)))
Failed to match this instruction:
(set (reg:DI 108)
    (and:DI (mult:DI (subreg:DI (reg:SI 100 [ ivtmp.43 ]) 0)
            (const_int 8 [0x8]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 89 -> 91:
   89: {r100:SI=r100:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
   91: flags:CCZ=cmp(r101:SI,r100:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg:SI 100 [ ivtmp.43 ])
                    (const_int 1 [0x1]))
                (reg:SI 101 [ ivtmp.49 ])))
        (set (reg:SI 100 [ ivtmp.43 ])
            (plus:SI (reg:SI 100 [ ivtmp.43 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg:SI 100 [ ivtmp.43 ])
                    (const_int 1 [0x1]))
                (reg:SI 101 [ ivtmp.49 ])))
        (set (reg:SI 100 [ ivtmp.43 ])
            (plus:SI (reg:SI 100 [ ivtmp.43 ])
                (const_int 1 [0x1])))
    ])

Trying 91 -> 92:
   91: flags:CCZ=cmp(r101:SI,r100:SI)
   92: pc={(flags:CCZ!=0)?L90:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 101 [ ivtmp.49 ])
            (reg:SI 100 [ ivtmp.43 ]))
        (label_ref:DI 90)
        (pc)))

Trying 89, 91 -> 92:
   89: {r100:SI=r100:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
   91: flags:CCZ=cmp(r101:SI,r100:SI)
   92: pc={(flags:CCZ!=0)?L90:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg:SI 100 [ ivtmp.43 ])
                        (const_int 1 [0x1]))
                    (reg:SI 101 [ ivtmp.49 ]))
                (label_ref:DI 90)
                (pc)))
        (set (reg:SI 100 [ ivtmp.43 ])
            (plus:SI (reg:SI 100 [ ivtmp.43 ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg:SI 100 [ ivtmp.43 ])
                        (const_int 1 [0x1]))
                    (reg:SI 101 [ ivtmp.49 ]))
                (label_ref:DI 90)
                (pc)))
        (set (reg:SI 100 [ ivtmp.43 ])
            (plus:SI (reg:SI 100 [ ivtmp.43 ])
                (const_int 1 [0x1])))
    ])

Trying 95 -> 99:
   95: {r99:SI=r99:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
   99: flags:CCZ=cmp(r96:SI,r99:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 99 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 96 [ row ])))
        (set (reg/v:SI 99 [ i ])
            (plus:SI (reg/v:SI 99 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 99 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 96 [ row ])))
        (set (reg/v:SI 99 [ i ])
            (plus:SI (reg/v:SI 99 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 99 -> 100:
   99: flags:CCZ=cmp(r96:SI,r99:SI)
  100: pc={(flags:CCZ==0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 96 [ row ])
            (reg/v:SI 99 [ i ]))
        (label_ref:DI 113)
        (pc)))

Trying 95, 99 -> 100:
   95: {r99:SI=r99:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
   99: flags:CCZ=cmp(r96:SI,r99:SI)
  100: pc={(flags:CCZ==0)?L113:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 99 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 96 [ row ]))
                (label_ref:DI 113)
                (pc)))
        (set (reg/v:SI 99 [ i ])
            (plus:SI (reg/v:SI 99 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (plus:SI (reg/v:SI 99 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 96 [ row ]))
                (label_ref:DI 113)
                (pc)))
        (set (reg/v:SI 99 [ i ])
            (plus:SI (reg/v:SI 99 [ i ])
                (const_int 1 [0x1])))
    ])
starting the processing of deferred insns
rescanning insn with uid = 82.
ending the processing of deferred insns


fbgc_rand

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={9d,8u} r1={9d,1u} r2={9d,1u} r4={9d,2u} r5={13d,6u} r6={1d,12u} r7={1d,19u} r8={7d} r9={7d} r10={7d} r11={7d} r12={7d} r13={7d} r14={7d} r15={7d} r16={1d,11u} r17={18d,6u} r18={7d} r19={1d,12u} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={8d} r37={8d} r38={7d} r39={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r82={1d,1u} r96={2d,8u} r97={2d,7u} r98={1d,2u} r99={2d,4u} r100={2d,3u} r101={2d,3u} r102={2d,3u} r103={1d,3u} r104={1d,2u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} 
;;    total ref usage 664{537d,127u,0e} in 91{84 regular + 7 call} insns.
;; basic block 2, loop depth 0, count 22864923 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:22864923 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 103 104 112 113 114
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 82 103 104 112 113 114
;; live  kill	
(note 9 0 137 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 137 9 2 2 (set (reg:DI 112)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":192:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 137 138 2 (set (reg/v/f:DI 103 [ arg ])
        (reg:DI 112)) "cmodules/fbgc_math.c":192:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 112)
        (nil)))
(insn 138 2 3 2 (set (reg:SI 113)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":192:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(insn 3 138 4 2 (set (reg/v:SI 104 [ argc ])
        (reg:SI 113)) "cmodules/fbgc_math.c":192:1 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "cmodules/fbgc_math.c":193:2 -1
     (nil))
(call_insn 12 11 139 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("clock") [flags 0x41]  <function_decl 0x7f213e36da00 clock>) [0 clock S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":193:14 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("clock") [flags 0x41]  <function_decl 0x7f213e36da00 clock>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 139 12 13 2 (set (reg:DI 114)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":193:14 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 13 139 14 2 (set (reg:DI 82 [ _1 ])
        (reg:DI 114)) "cmodules/fbgc_math.c":193:14 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 114)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (subreg:SI (reg:DI 82 [ _1 ]) 0)) "cmodules/fbgc_math.c":193:2 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 82 [ _1 ])
        (nil)))
(call_insn 15 14 16 2 (call (mem:QI (symbol_ref:DI ("srand") [flags 0x41]  <function_decl 0x7f213e5e7700 srand>) [0 srand S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":193:2 666 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("srand") [flags 0x41]  <function_decl 0x7f213e5e7700 srand>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(debug_insn 16 15 17 2 (debug_marker) "cmodules/fbgc_math.c":194:2 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "cmodules/fbgc_math.c":195:2 -1
     (nil))
(insn 18 17 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 104 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":195:4 11 {*cmpsi_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "cmodules/fbgc_math.c":195:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 30)
;;  succ:       3 [20.2% (guessed)]  count:4627860 (estimated locally) (FALLTHRU)
;;              4 [79.8% (guessed)]  count:18237063 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104

;; basic block 3, loop depth 0, count 4627860 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [20.2% (guessed)]  count:4627860 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 96 97 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; live  gen 	 0 [ax] 5 [di] 96 97 115
;; live  kill	
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (debug_marker) "cmodules/fbgc_math.c":196:3 -1
     (nil))
(insn 22 21 23 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 103 [ arg ]) [3 *arg_30(D)+0 S8 A64])) "cmodules/fbgc_math.c":196:15 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 103 [ arg ])
        (nil)))
(call_insn 23 22 140 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":196:15 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 140 23 24 3 (set (reg:SI 115)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":196:15 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 24 140 26 3 (set (reg/v:SI 96 [ row ])
        (reg:SI 115)) "cmodules/fbgc_math.c":196:15 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 26 24 27 3 (var_location:SI col (reg/v:SI 96 [ row ])) "cmodules/fbgc_math.c":196:13 -1
     (nil))
(debug_insn 27 26 5 3 (var_location:SI row (reg/v:SI 96 [ row ])) "cmodules/fbgc_math.c":196:7 -1
     (nil))
(insn 5 27 30 3 (set (reg/v:SI 97 [ col ])
        (reg/v:SI 96 [ row ])) "cmodules/fbgc_math.c":196:13 67 {*movsi_internal}
     (nil))
;;  succ:       6 [always]  count:4627860 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97

;; basic block 4, loop depth 0, count 18237062 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [79.8% (guessed)]  count:18237063 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; lr  def 	 17 [flags] 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103 104
;; live  gen 	 17 [flags] 102
;; live  kill	
(code_label 30 5 31 4 15 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 8 4 (debug_marker) "cmodules/fbgc_math.c":198:7 -1
     (nil))
(insn 8 32 33 4 (set (reg/v/f:DI 102 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":202:14 66 {*movdi_internal}
     (nil))
(insn 33 8 34 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 104 [ argc ])
            (const_int 2 [0x2]))) "cmodules/fbgc_math.c":198:9 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 104 [ argc ])
        (nil)))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 113)
            (pc))) "cmodules/fbgc_math.c":198:9 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 486727172 (nil)))
 -> 113)
;;  succ:       5 [54.7% (guessed)]  count:9970202 (estimated locally) (FALLTHRU)
;;              12 [45.3% (guessed)]  count:8266860 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102 103

;; basic block 5, loop depth 0, count 9970202 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [54.7% (guessed)]  count:9970202 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 96 97 105 116 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 103
;; live  gen 	 0 [ax] 5 [di] 96 97 105 116 117
;; live  kill	
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 5 (debug_marker) "cmodules/fbgc_math.c":199:3 -1
     (nil))
(insn 37 36 38 5 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 103 [ arg ]) [3 *arg_30(D)+0 S8 A64])) "cmodules/fbgc_math.c":199:9 66 {*movdi_internal}
     (nil))
(call_insn 38 37 141 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":199:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 141 38 39 5 (set (reg:SI 116)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":199:9 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 39 141 41 5 (set (reg/v:SI 96 [ row ])
        (reg:SI 116)) "cmodules/fbgc_math.c":199:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(debug_insn 41 39 42 5 (var_location:SI row (reg/v:SI 96 [ row ])) "cmodules/fbgc_math.c":199:7 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "cmodules/fbgc_math.c":200:3 -1
     (nil))
(insn 43 42 44 5 (set (reg/f:DI 105 [ MEM[(struct fbgc_object * *)arg_30(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 103 [ arg ])
                (const_int 8 [0x8])) [3 MEM[(struct fbgc_object * *)arg_30(D) + 8B]+0 S8 A64])) "cmodules/fbgc_math.c":200:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 103 [ arg ])
        (nil)))
(insn 44 43 45 5 (set (reg:DI 5 di)
        (reg/f:DI 105 [ MEM[(struct fbgc_object * *)arg_30(D) + 8B] ])) "cmodules/fbgc_math.c":200:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ MEM[(struct fbgc_object * *)arg_30(D) + 8B] ])
        (nil)))
(call_insn 45 44 142 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":200:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 142 45 46 5 (set (reg:SI 117)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":200:9 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 46 142 48 5 (set (reg/v:SI 97 [ col ])
        (reg:SI 117)) "cmodules/fbgc_math.c":200:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 48 46 49 5 (var_location:SI col (reg/v:SI 97 [ col ])) "cmodules/fbgc_math.c":200:7 -1
     (nil))
;;  succ:       6 [always]  count:9970202 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97

;; basic block 6, loop depth 0, count 14598062 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       3 [always]  count:4627860 (estimated locally) (FALLTHRU)
;;              5 [always]  count:9970202 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 98 102 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 98 102 118
;; live  kill	 17 [flags]
(code_label 49 48 50 6 16 (nil) [0 uses])
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 6 (var_location:SI col (reg/v:SI 97 [ col ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI row (reg/v:SI 96 [ row ])) -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "cmodules/fbgc_math.c":204:2 -1
     (nil))
(insn 54 53 55 6 (set (reg:SI 2 cx)
        (const_int 10 [0xa])) "cmodules/fbgc_math.c":204:27 67 {*movsi_internal}
     (nil))
(insn 55 54 56 6 (set (reg:SI 1 dx)
        (reg/v:SI 97 [ col ])) "cmodules/fbgc_math.c":204:27 67 {*movsi_internal}
     (nil))
(insn 56 55 57 6 (set (reg:SI 4 si)
        (reg/v:SI 96 [ row ])) "cmodules/fbgc_math.c":204:27 67 {*movsi_internal}
     (nil))
(insn 57 56 58 6 (set (reg:SI 5 di)
        (const_int 4 [0x4])) "cmodules/fbgc_math.c":204:27 67 {*movsi_internal}
     (nil))
(call_insn 58 57 143 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>) [0 new_fbgc_matrix_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":204:27 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>)
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 143 58 59 6 (set (reg:DI 118)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":204:27 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 59 143 60 6 (set (reg/v/f:DI 102 [ <retval> ])
        (reg:DI 118)) "cmodules/fbgc_math.c":204:27 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 118)
        (nil)))
(debug_insn 60 59 61 6 (var_location:DI m (reg/v/f:DI 102 [ <retval> ])) "cmodules/fbgc_math.c":204:27 -1
     (nil))
(debug_insn 61 60 62 6 (debug_marker) "cmodules/fbgc_math.c":205:2 -1
     (nil))
(insn 62 61 63 6 (parallel [
            (set (reg/v/f:DI 98 [ mc ])
                (plus:DI (reg/v/f:DI 102 [ <retval> ])
                    (const_int 18 [0x12])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":205:11 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 63 62 64 6 (var_location:DI mc (reg/v/f:DI 98 [ mc ])) "cmodules/fbgc_math.c":205:11 -1
     (nil))
(debug_insn 64 63 65 6 (debug_marker) "cmodules/fbgc_math.c":206:2 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "cmodules/fbgc_math.c":206:6 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "cmodules/fbgc_math.c":206:20 -1
     (nil))
(insn 68 67 69 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 96 [ row ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":206:2 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 69 68 70 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 113)
            (pc))) "cmodules/fbgc_math.c":206:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 113)
;;  succ:       7 [89.0% (guessed)]  count:12992275 (estimated locally) (FALLTHRU)
;;              12 [11.0% (guessed)]  count:1605787 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102

;; basic block 7, loop depth 0, count 12992275 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 [89.0% (guessed)]  count:12992275 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  gen 	 17 [flags]
;; live  kill	
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 97 [ col ])
            (const_int 0 [0]))) 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 72 71 90 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 123)
            (pc))) 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 123)
;;  succ:       10 [89.0% (guessed)]  count:11563125 (estimated locally)
;;              12 [11.0% (guessed)]  count:1429150 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102

;; basic block 8, loop depth 0, count 955630224 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (RTL, MODIFIED)
;;  pred:       11 [always]  count:105119324 (estimated locally) (FALLTHRU)
;;              8 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 100 101 111
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 100 106 107 108 119
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; live  gen 	 0 [ax] 17 [flags] 90 100 106 107 108 119
;; live  kill	 17 [flags]
(code_label 90 72 76 8 19 (nil) [1 uses])
(note 76 90 77 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 8 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 78 77 79 8 (debug_marker) "cmodules/fbgc_math.c":208:4 -1
     (nil))
(call_insn 79 78 144 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x7f213e5e7600 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":208:18 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x7f213e5e7600 rand>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 144 79 80 8 (set (reg:SI 119)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":208:18 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(note 80 144 81 8 NOTE_INSN_DELETED)
(insn 81 80 82 8 (set (reg:DI 106 [ ivtmp.43 ])
        (zero_extend:DI (reg:SI 100 [ ivtmp.43 ]))) "cmodules/fbgc_math.c":208:12 114 {*zero_extendsidi2}
     (nil))
(insn 82 81 84 8 (set (reg:DF 107)
        (float:DF (reg:SI 119))) "cmodules/fbgc_math.c":208:25 172 {*floatsidf2}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 84 82 85 8 (set (reg:DF 108)
        (div:DF (reg:DF 107)
            (reg:DF 111))) "cmodules/fbgc_math.c":208:25 822 {*fop_df_1}
     (expr_list:REG_DEAD (reg:DF 107)
        (nil)))
(insn 85 84 86 8 (set (mem:DF (plus:DI (mult:DI (reg:DI 106 [ ivtmp.43 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 98 [ mc ])) [2 *_15+0 S8 A64])
        (reg:DF 108)) "cmodules/fbgc_math.c":208:16 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 108)
        (expr_list:REG_DEAD (reg:DI 106 [ ivtmp.43 ])
            (nil))))
(debug_insn 86 85 87 8 (debug_marker) "cmodules/fbgc_math.c":207:28 -1
     (nil))
(debug_insn 87 86 88 8 (var_location:SI j (const_int 1 [0x1])) -1
     (nil))
(debug_insn 88 87 89 8 (debug_marker) "cmodules/fbgc_math.c":207:21 -1
     (nil))
(insn 89 88 91 8 (parallel [
            (set (reg:SI 100 [ ivtmp.43 ])
                (plus:SI (reg:SI 100 [ ivtmp.43 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 91 89 92 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ ivtmp.49 ])
            (reg:SI 100 [ ivtmp.43 ]))) "cmodules/fbgc_math.c":207:3 11 {*cmpsi_1}
     (nil))
(jump_insn 92 91 93 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 90)
            (pc))) "cmodules/fbgc_math.c":207:3 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 90)
;;  succ:       8 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;;              9 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111

;; basic block 9, loop depth 0, count 105119325 (estimated locally), maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 99 101
;; lr  def 	 17 [flags] 99 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  gen 	 17 [flags] 99 101
;; live  kill	 17 [flags]
(note 93 92 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 9 (debug_marker) "cmodules/fbgc_math.c":206:27 -1
     (nil))
(insn 95 94 96 9 (parallel [
            (set (reg/v:SI 99 [ i ])
                (plus:SI (reg/v:SI 99 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":206:27 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 96 95 97 9 (var_location:SI i (reg/v:SI 99 [ i ])) -1
     (nil))
(debug_insn 97 96 98 9 (debug_marker) "cmodules/fbgc_math.c":206:20 -1
     (nil))
(insn 98 97 99 9 (parallel [
            (set (reg:SI 101 [ ivtmp.49 ])
                (plus:SI (reg:SI 101 [ ivtmp.49 ])
                    (reg/v:SI 97 [ col ])))
            (clobber (reg:CC 17 flags))
        ]) 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 99 98 100 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 96 [ row ])
            (reg/v:SI 99 [ i ]))) "cmodules/fbgc_math.c":206:2 11 {*cmpsi_1}
     (nil))
(jump_insn 100 99 123 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 113)
            (pc))) "cmodules/fbgc_math.c":206:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 113)
;;  succ:       11 [89.0% (guessed)]  count:93556199 (estimated locally) (FALLTHRU,DFS_BACK)
;;              12 [11.0% (guessed)]  count:11563126 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111

;; basic block 10, loop depth 0, count 11563125 (estimated locally), maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       7 [89.0% (guessed)]  count:11563125 (estimated locally)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u98(6){ }u99(7){ }u100(16){ }u101(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97
;; lr  def 	 99 101 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 102
;; live  gen 	 99 101 111
;; live  kill	
(code_label 123 100 122 10 21 (nil) [1 uses])
(note 122 123 6 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 6 122 7 10 (set (reg:SI 101 [ ivtmp.49 ])
        (reg/v:SI 97 [ col ])) "cmodules/fbgc_math.c":206:2 67 {*movsi_internal}
     (nil))
(insn 7 6 128 10 (set (reg/v:SI 99 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":206:13 67 {*movsi_internal}
     (nil))
(insn 128 7 101 10 (set (reg:DF 111)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [0  S8 A64])) -1
     (expr_list:REG_EQUAL (const_double:DF 2.147483647e+9 [0x0.fffffffep+31])
        (nil)))
;;  succ:       11 [always]  count:11563125 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111

;; basic block 11, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 [always]  count:11563125 (estimated locally) (FALLTHRU)
;;              9 [89.0% (guessed)]  count:93556199 (estimated locally) (FALLTHRU,DFS_BACK)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u103(6){ }u104(7){ }u105(16){ }u106(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 97 101
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 101 102 111
;; live  gen 	 100
;; live  kill	 17 [flags]
(code_label 101 128 102 11 18 (nil) [0 uses])
(note 102 101 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 11 (var_location:SI i (reg/v:SI 99 [ i ])) -1
     (nil))
(debug_insn 104 103 105 11 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 105 104 106 11 (debug_marker) "cmodules/fbgc_math.c":207:21 -1
     (nil))
(insn 106 105 113 11 (parallel [
            (set (reg:SI 100 [ ivtmp.43 ])
                (minus:SI (reg:SI 101 [ ivtmp.49 ])
                    (reg/v:SI 97 [ col ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":208:8 246 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       8 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 97 98 99 100 101 102 111

;; basic block 12, loop depth 0, count 22864923 (estimated locally), maybe hot
;;  prev block 11, next block 1, flags: (RTL)
;;  pred:       4 [45.3% (guessed)]  count:8266860 (estimated locally)
;;              6 [11.0% (guessed)]  count:1605787 (estimated locally)
;;              7 [11.0% (guessed)]  count:1429150 (estimated locally) (FALLTHRU)
;;              9 [11.0% (guessed)]  count:11563126 (estimated locally) (LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(6){ }u111(7){ }u112(16){ }u113(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 102
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 113 106 116 12 14 (nil) [3 uses])
(note 116 113 114 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 114 116 115 12 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 102 [ <retval> ])) "cmodules/fbgc_math.c":212:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 102 [ <retval> ])
        (nil)))
(insn 115 114 0 12 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":212:1 -1
     (nil))
;;  succ:       EXIT [always]  count:22864923 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_randint (fbgc_randint, funcdef_no=65, decl_uid=5741, cgraph_uid=66, symbol_order=74)

scanning new insn with uid = 92.
rescanning insn with uid = 2.
scanning new insn with uid = 93.
rescanning insn with uid = 3.
scanning new insn with uid = 94.
rescanning insn with uid = 11.
scanning new insn with uid = 95.
rescanning insn with uid = 25.
scanning new insn with uid = 96.
rescanning insn with uid = 38.
scanning new insn with uid = 97.
rescanning insn with uid = 44.
scanning new insn with uid = 98.
rescanning insn with uid = 75.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


fbgc_randint

Dataflow summary:
def_info->table_size = 580, use_info->table_size = 79
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={11d,8u} r1={9d} r2={9d} r4={10d,3u} r5={15d,8u} r6={1d,8u} r7={1d,16u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,7u} r17={12d,2u} r18={8d} r19={1d,8u} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={9d} r37={9d} r38={8d} r39={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r82={1d,1u} r87={1d,2u} r90={2d,3u} r91={2d,5u} r93={1d,3u} r94={1d,2u} r95={1d,1u} r97={1d,1u} r98={1d} r99={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} 
;;    total ref usage 673{587d,86u,0e} in 71{63 regular + 8 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d10(0){ }d19(1){ }d28(2){ }d38(4){ }d53(5){ }d54(6){ }d55(7){ }d120(16){ }d141(19){ }d150(20){ }d159(21){ }d168(22){ }d177(23){ }d186(24){ }d195(25){ }d204(26){ }d213(27){ }d286(36){ }d295(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 93 94 101 102 103
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 82 93 94
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 91 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  gen 	 0 [ax] 5 [di] 90 91
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 91 95 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  gen 	 0 [ax] 5 [di] 90 91 95
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91

( 4 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 3 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 97 98 99 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; live  gen 	 0 [ax] 5 [di] 87 97 98 99
;; live  kill	 17 [flags]
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 7 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u75(0){ }u76(6){ }u77(7){ }u78(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 24 to worklist
  Adding insn 33 to worklist
  Adding insn 43 to worklist
  Adding insn 37 to worklist
  Adding insn 61 to worklist
  Adding insn 79 to worklist
  Adding insn 74 to worklist
  Adding insn 88 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 98 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
  Adding insn 5 to worklist
  Adding insn 25 to worklist
  Adding insn 95 to worklist
  Adding insn 23 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
  Adding insn 44 to worklist
  Adding insn 97 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 96 to worklist
  Adding insn 36 to worklist
processing block 8 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 87 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
  Adding insn 32 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
  Adding insn 19 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 94 to worklist
  Adding insn 3 to worklist
  Adding insn 93 to worklist
  Adding insn 2 to worklist
  Adding insn 92 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)
insn_cost 0 for    90: debug D#26 => di:DI
insn_cost 4 for    92: r101:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r93:DI=r101:DI
      REG_DEAD r101:DI
insn_cost 0 for    91: debug D#27 => si:SI
insn_cost 4 for    93: r102:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r94:SI=r102:SI
      REG_DEAD r102:SI
insn_cost 0 for     9: debug begin stmt marker
insn_cost 0 for    10: ax:DI=call [`clock'] argc:0
      REG_CALL_DECL `clock'
      REG_EH_REGION 0
insn_cost 4 for    94: r103:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for    11: r82:DI=r103:DI
      REG_DEAD r103:DI
insn_cost 4 for    12: di:SI=r82:DI#0
      REG_DEAD r82:DI
insn_cost 0 for    13: call [`srand'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `srand'
      REG_EH_REGION 0
insn_cost 0 for    14: debug begin stmt marker
insn_cost 0 for    15: debug min => 0
insn_cost 0 for    16: debug begin stmt marker
insn_cost 0 for    17: debug max => 0
insn_cost 0 for    18: debug begin stmt marker
insn_cost 4 for    19: flags:CCZ=cmp(r94:SI,0x1)
insn_cost 0 for    20: pc={(flags:CCZ!=0)?L29:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
insn_cost 0 for    22: debug begin stmt marker
insn_cost 4 for    23: di:DI=[r93:DI]
      REG_DEAD r93:DI
insn_cost 0 for    24: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
insn_cost 4 for    95: r104:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    25: r91:SI=r104:SI
      REG_DEAD r104:SI
insn_cost 0 for    26: debug max => r91:SI
insn_cost 4 for     5: r90:SI=0
insn_cost 0 for    31: debug begin stmt marker
insn_cost 4 for    32: flags:CCZ=cmp(r94:SI,0x2)
      REG_DEAD r94:SI
insn_cost 0 for    33: pc={(flags:CCZ!=0)?L48:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 311385132
insn_cost 0 for    35: debug begin stmt marker
insn_cost 4 for    36: di:DI=[r93:DI]
insn_cost 0 for    37: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
insn_cost 4 for    96: r105:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    38: r90:SI=r105:SI
      REG_DEAD r105:SI
insn_cost 0 for    39: debug min => r90:SI
insn_cost 0 for    40: debug begin stmt marker
insn_cost 8 for    41: r95:DI=[r93:DI+0x8]
      REG_DEAD r93:DI
insn_cost 4 for    42: di:DI=r95:DI
      REG_DEAD r95:DI
insn_cost 0 for    43: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
insn_cost 4 for    97: r106:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    44: r91:SI=r106:SI
      REG_DEAD r106:SI
insn_cost 0 for    45: debug max => r91:SI
insn_cost 0 for    50: debug D#7 => D#26
insn_cost 0 for    51: debug D#8 => D#27
insn_cost 0 for    52: debug inline entry marker
insn_cost 0 for    53: debug D#10 => D#7
insn_cost 0 for    54: debug arg => D#10
insn_cost 0 for    55: debug D#9 => D#8
insn_cost 0 for    56: debug argc => D#9
insn_cost 0 for    57: debug begin stmt marker
insn_cost 1 for    58: si:DI=`*.LC6'
insn_cost 4 for    59: di:SI=0x64
insn_cost 4 for    60: ax:QI=0
insn_cost 0 for    61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
insn_cost 0 for    62: debug begin stmt marker
insn_cost 0 for    63: debug min => optimized away
insn_cost 0 for    64: debug max => optimized away
insn_cost 0 for    65: debug arg => optimized away
insn_cost 0 for    66: debug argc => optimized away
insn_cost 0 for    71: debug max => r91:SI
insn_cost 0 for    72: debug min => r90:SI
insn_cost 0 for    73: debug begin stmt marker
insn_cost 0 for    74: ax:SI=call [`rand'] argc:0
      REG_CALL_DECL `rand'
      REG_EH_REGION 0
insn_cost 4 for    98: r107:SI=ax:SI
      REG_DEAD ax:SI
insn_cost 4 for    75: r87:SI=r107:SI
      REG_DEAD r107:SI
insn_cost 0 for    76: {r98:SI=r87:SI/r91:SI;r97:SI=r87:SI%r91:SI;clobber flags:CC;}
      REG_DEAD r91:SI
      REG_DEAD r87:SI
      REG_UNUSED r98:SI
      REG_UNUSED flags:CC
insn_cost 4 for    77: {r99:SI=r97:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r97:SI
      REG_DEAD r90:SI
      REG_UNUSED flags:CC
insn_cost 4 for    78: di:SI=r99:SI
      REG_DEAD r99:SI
insn_cost 0 for    79: ax:DI=call [`new_fbgc_int_object'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `new_fbgc_int_object'
insn_cost 4 for    87: ax:DI=0
insn_cost 0 for    88: use ax:DI

Trying 3 -> 19:
    3: r94:SI=r102:SI
      REG_DEAD r102:SI
   19: flags:CCZ=cmp(r94:SI,0x1)
Can't combine i2 into i3

Trying 19 -> 20:
   19: flags:CCZ=cmp(r94:SI,0x1)
   20: pc={(flags:CCZ!=0)?L29:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 94 [ argc ])
            (const_int 1 [0x1]))
        (label_ref 29)
        (pc)))

Trying 3, 19 -> 20:
    3: r94:SI=r102:SI
      REG_DEAD r102:SI
   19: flags:CCZ=cmp(r94:SI,0x1)
   20: pc={(flags:CCZ!=0)?L29:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 856416484
Can't combine i1 into i3

Trying 23 -> 24:
   23: di:DI=[r93:DI]
      REG_DEAD r93:DI
   24: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
Can't combine i2 into i3

Trying 32 -> 33:
   32: flags:CCZ=cmp(r94:SI,0x2)
      REG_DEAD r94:SI
   33: pc={(flags:CCZ!=0)?L48:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 311385132
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 94 [ argc ])
            (const_int 2 [0x2]))
        (label_ref 48)
        (pc)))

Trying 36 -> 37:
   36: di:DI=[r93:DI]
   37: ax:SI=call [`convert_fbgc_object_to_int'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_int'
Can't combine i2 into i3

Trying 58 -> 61:
   58: si:DI=`*.LC6'
   61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
Can't combine i2 into i3

Trying 59 -> 61:
   59: di:SI=0x64
   61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
Can't combine i2 into i3

Trying 60 -> 61:
   60: ax:QI=0
   61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
Can't combine i2 into i3

Trying 59, 58 -> 61:
   59: di:SI=0x64
   58: si:DI=`*.LC6'
   61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
Can't combine i2 into i3

Trying 60, 58 -> 61:
   60: ax:QI=0
   58: si:DI=`*.LC6'
   61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
Can't combine i2 into i3

Trying 60, 59 -> 61:
   60: ax:QI=0
   59: di:SI=0x64
   61: ax:SI=call [`cprintf'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:DI
      REG_UNUSED ax:SI
      REG_CALL_DECL `cprintf'
Can't combine i2 into i3

Trying 75 -> 76:
   75: r87:SI=r107:SI
      REG_DEAD r107:SI
   76: {r98:SI=r87:SI/r91:SI;r97:SI=r87:SI%r91:SI;clobber flags:CC;}
      REG_DEAD r91:SI
      REG_DEAD r87:SI
      REG_UNUSED r98:SI
      REG_UNUSED flags:CC
Failed to match this instruction:
(set (reg:SI 97)
    (mod:SI (reg:SI 107)
        (reg/v:SI 91 [ max ])))
Successfully matched this instruction:
(parallel [
        (set (reg:SI 98)
            (div:SI (reg:SI 107)
                (reg/v:SI 91 [ max ])))
        (set (reg:SI 97)
            (mod:SI (reg:SI 107)
                (reg/v:SI 91 [ max ])))
        (clobber (reg:CC 17 flags))
    ])
allowing combination of insns 75 and 76
original costs 4 + 0 = 0
replacement cost 0
deferring deletion of insn with uid = 75.
modifying insn i3    76: {r98:SI=r107:SI/r91:SI;r97:SI=r107:SI%r91:SI;clobber flags:CC;}
      REG_DEAD r107:SI
      REG_UNUSED flags:CC
      REG_UNUSED r98:SI
      REG_DEAD r91:SI
deferring rescan insn with uid = 76.

Trying 76 -> 77:
   76: {r98:SI=r107:SI/r91:SI;r97:SI=r107:SI%r91:SI;clobber flags:CC;}
      REG_DEAD r107:SI
      REG_UNUSED flags:CC
      REG_UNUSED r98:SI
      REG_DEAD r91:SI
   77: {r99:SI=r97:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r97:SI
      REG_DEAD r90:SI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:SI 99)
            (plus:SI (mod:SI (reg:SI 107)
                    (reg/v:SI 91 [ max ]))
                (reg/v:SI 90 [ min ])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 98)
            (div:SI (reg:SI 107)
                (reg/v:SI 91 [ max ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 99)
            (plus:SI (mod:SI (reg:SI 107)
                    (reg/v:SI 91 [ max ]))
                (reg/v:SI 90 [ min ])))
        (set (reg:SI 98)
            (div:SI (reg:SI 107)
                (reg/v:SI 91 [ max ])))
    ])

Trying 87 -> 88:
   87: ax:DI=0
   88: use ax:DI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 76.
ending the processing of deferred insns


fbgc_randint

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={11d,8u} r1={9d} r2={9d} r4={10d,3u} r5={15d,8u} r6={1d,8u} r7={1d,16u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,7u} r17={12d,2u} r18={8d} r19={1d,8u} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={9d} r37={9d} r38={8d} r39={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r82={1d,1u} r90={2d,3u} r91={2d,5u} r93={1d,3u} r94={1d,2u} r95={1d,1u} r97={1d,1u} r98={1d} r99={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,2u} 
;;    total ref usage 671{586d,85u,0e} in 70{62 regular + 8 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 93 94 101 102 103
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 82 93 94 101 102 103
;; live  kill	
(note 7 0 90 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 7 92 2 (var_location:DI D#26 (reg:DI 5 di [ arg ])) -1
     (nil))
(insn 92 90 2 2 (set (reg:DI 101)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":147:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 92 91 2 (set (reg/v/f:DI 93 [ arg ])
        (reg:DI 101)) "cmodules/fbgc_math.c":147:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 101)
        (nil)))
(debug_insn 91 2 93 2 (var_location:SI D#27 (reg:SI 4 si [ argc ])) -1
     (nil))
(insn 93 91 3 2 (set (reg:SI 102)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":147:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(insn 3 93 4 2 (set (reg/v:SI 94 [ argc ])
        (reg:SI 102)) "cmodules/fbgc_math.c":147:1 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102)
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "cmodules/fbgc_math.c":149:2 -1
     (nil))
(call_insn 10 9 94 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("clock") [flags 0x41]  <function_decl 0x7f213e36da00 clock>) [0 clock S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":149:14 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("clock") [flags 0x41]  <function_decl 0x7f213e36da00 clock>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 94 10 11 2 (set (reg:DI 103)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":149:14 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 11 94 12 2 (set (reg:DI 82 [ _1 ])
        (reg:DI 103)) "cmodules/fbgc_math.c":149:14 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 103)
        (nil)))
(insn 12 11 13 2 (set (reg:SI 5 di)
        (subreg:SI (reg:DI 82 [ _1 ]) 0)) "cmodules/fbgc_math.c":149:2 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 82 [ _1 ])
        (nil)))
(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("srand") [flags 0x41]  <function_decl 0x7f213e5e7700 srand>) [0 srand S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":149:2 666 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("srand") [flags 0x41]  <function_decl 0x7f213e5e7700 srand>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(debug_insn 14 13 15 2 (debug_marker) "cmodules/fbgc_math.c":151:2 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI min (const_int 0 [0])) "cmodules/fbgc_math.c":151:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "cmodules/fbgc_math.c":152:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI max (const_int 0 [0])) "cmodules/fbgc_math.c":152:6 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "cmodules/fbgc_math.c":154:2 -1
     (nil))
(insn 19 18 20 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":154:4 11 {*cmpsi_1}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "cmodules/fbgc_math.c":154:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 29)
;;  succ:       3 [20.2% (guessed)]  count:217325344 (estimated locally) (FALLTHRU)
;;              4 [79.8% (guessed)]  count:856416480 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94

;; basic block 3, loop depth 0, count 217325345 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [20.2% (guessed)]  count:217325344 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 91 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  gen 	 0 [ax] 5 [di] 90 91 104
;; live  kill	
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "cmodules/fbgc_math.c":155:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 93 [ arg ]) [3 *arg_20(D)+0 S8 A64])) "cmodules/fbgc_math.c":155:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 93 [ arg ])
        (nil)))
(call_insn 24 23 95 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":155:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 95 24 25 3 (set (reg:SI 104)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":155:9 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 25 95 26 3 (set (reg/v:SI 91 [ max ])
        (reg:SI 104)) "cmodules/fbgc_math.c":155:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104)
        (nil)))
(debug_insn 26 25 5 3 (var_location:SI max (reg/v:SI 91 [ max ])) "cmodules/fbgc_math.c":155:9 -1
     (nil))
(insn 5 26 29 3 (set (reg/v:SI 90 [ min ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":151:6 67 {*movsi_internal}
     (nil))
;;  succ:       7 [always]  count:217325345 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91

;; basic block 4, loop depth 0, count 856416480 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2 [79.8% (guessed)]  count:856416480 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 29 5 30 4 29 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "cmodules/fbgc_math.c":157:7 -1
     (nil))
(insn 32 31 33 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ argc ])
            (const_int 2 [0x2]))) "cmodules/fbgc_math.c":157:9 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 94 [ argc ])
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "cmodules/fbgc_math.c":157:9 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 311385132 (nil)))
 -> 48)
;;  succ:       5 [71.0% (guessed)]  count:608055702 (estimated locally) (FALLTHRU)
;;              6 [29.0% (guessed)]  count:248360778 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93

;; basic block 5, loop depth 0, count 608055701 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [71.0% (guessed)]  count:608055702 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 91 95 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  gen 	 0 [ax] 5 [di] 90 91 95 105 106
;; live  kill	
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "cmodules/fbgc_math.c":158:3 -1
     (nil))
(insn 36 35 37 5 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 93 [ arg ]) [3 *arg_20(D)+0 S8 A64])) "cmodules/fbgc_math.c":158:9 66 {*movdi_internal}
     (nil))
(call_insn 37 36 96 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":158:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 96 37 38 5 (set (reg:SI 105)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":158:9 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 96 39 5 (set (reg/v:SI 90 [ min ])
        (reg:SI 105)) "cmodules/fbgc_math.c":158:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 105)
        (nil)))
(debug_insn 39 38 40 5 (var_location:SI min (reg/v:SI 90 [ min ])) "cmodules/fbgc_math.c":158:9 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "cmodules/fbgc_math.c":159:3 -1
     (nil))
(insn 41 40 42 5 (set (reg/f:DI 95 [ MEM[(struct fbgc_object * *)arg_20(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 93 [ arg ])
                (const_int 8 [0x8])) [3 MEM[(struct fbgc_object * *)arg_20(D) + 8B]+0 S8 A64])) "cmodules/fbgc_math.c":159:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 93 [ arg ])
        (nil)))
(insn 42 41 43 5 (set (reg:DI 5 di)
        (reg/f:DI 95 [ MEM[(struct fbgc_object * *)arg_20(D) + 8B] ])) "cmodules/fbgc_math.c":159:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ MEM[(struct fbgc_object * *)arg_20(D) + 8B] ])
        (nil)))
(call_insn 43 42 97 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":159:9 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f213e3db600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 97 43 44 5 (set (reg:SI 106)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":159:9 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 44 97 45 5 (set (reg/v:SI 91 [ max ])
        (reg:SI 106)) "cmodules/fbgc_math.c":159:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106)
        (nil)))
(debug_insn 45 44 48 5 (var_location:SI max (reg/v:SI 91 [ max ])) "cmodules/fbgc_math.c":159:9 -1
     (nil))
;;  succ:       7 [always]  count:608055701 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91

;; basic block 6, loop depth 0, count 248360779 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4 [29.0% (guessed)]  count:248360778 (estimated locally)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
(code_label 48 45 49 6 31 (nil) [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (var_location:DI D#7 (debug_expr:DI D#26)) -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI D#8 (debug_expr:SI D#27)) -1
     (nil))
(debug_insn 52 51 53 6 (debug_marker:BLK) "cmodules/fbgc_math.c":146:1 -1
     (nil))
(debug_insn 53 52 54 6 (var_location:DI D#10 (debug_expr:DI D#7)) -1
     (nil))
(debug_insn 54 53 55 6 (var_location:DI arg (debug_expr:DI D#10)) -1
     (nil))
(debug_insn 55 54 56 6 (var_location:SI D#9 (debug_expr:SI D#8)) -1
     (nil))
(debug_insn 56 55 57 6 (var_location:SI argc (debug_expr:SI D#9)) -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "cmodules/fbgc_math.c":162:3 -1
     (nil))
(insn 58 57 59 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f213e0747e0 *.LC6>)) "cmodules/fbgc_math.c":162:3 66 {*movdi_internal}
     (nil))
(insn 59 58 60 6 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_math.c":162:3 67 {*movsi_internal}
     (nil))
(insn 60 59 61 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":162:3 69 {*movqi_internal}
     (nil))
(call_insn 61 60 62 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f213e3d6d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":162:3 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:SI 0 ax)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f213e3d6d00 cprintf>)
                    (nil)))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(debug_insn 62 61 63 6 (debug_marker) "cmodules/fbgc_math.c":163:3 -1
     (nil))
(debug_insn 63 62 64 6 (var_location:SI min (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI max (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 65 64 66 6 (var_location:DI arg (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 66 65 69 6 (var_location:SI argc (clobber (const_int 0 [0]))) -1
     (nil))
;;  succ:       8 [always]  count:248360779 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 7, loop depth 0, count 825381046 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (RTL, MODIFIED)
;;  pred:       3 [always]  count:217325345 (estimated locally) (FALLTHRU)
;;              5 [always]  count:608055701 (estimated locally) (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 97 98 99 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 91
;; live  gen 	 0 [ax] 5 [di] 87 97 98 99 107
;; live  kill	 17 [flags]
(code_label 69 66 70 7 30 (nil) [0 uses])
(note 70 69 71 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 72 7 (var_location:SI max (reg/v:SI 91 [ max ])) -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI min (reg/v:SI 90 [ min ])) -1
     (nil))
(debug_insn 73 72 74 7 (debug_marker) "cmodules/fbgc_math.c":166:2 -1
     (nil))
(call_insn 74 73 98 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x7f213e5e7600 rand>) [0 rand S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":166:29 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("rand") [flags 0x41]  <function_decl 0x7f213e5e7600 rand>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 98 74 75 7 (set (reg:SI 107)
        (reg:SI 0 ax)) "cmodules/fbgc_math.c":166:29 -1
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(note 75 98 76 7 NOTE_INSN_DELETED)
(insn 76 75 77 7 (parallel [
            (set (reg:SI 98)
                (div:SI (reg:SI 107)
                    (reg/v:SI 91 [ max ])))
            (set (reg:SI 97)
                (mod:SI (reg:SI 107)
                    (reg/v:SI 91 [ max ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":166:36 351 {*divmodsi4}
     (expr_list:REG_DEAD (reg:SI 107)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (reg:SI 98)
                (expr_list:REG_DEAD (reg/v:SI 91 [ max ])
                    (nil))))))
(insn 77 76 78 7 (parallel [
            (set (reg:SI 99)
                (plus:SI (reg:SI 97)
                    (reg/v:SI 90 [ min ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":166:9 190 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 97)
        (expr_list:REG_DEAD (reg/v:SI 90 [ min ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 78 77 79 7 (set (reg:SI 5 di)
        (reg:SI 99)) "cmodules/fbgc_math.c":166:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 99)
        (nil)))
(call_insn/j 79 78 83 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f213e3ed500 new_fbgc_int_object>) [0 new_fbgc_int_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":166:9 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f213e3ed500 new_fbgc_int_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:       EXIT [always]  count:825381046 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 8, loop depth 0, count 248360778 (estimated locally), maybe hot
;;  prev block 7, next block 1, flags: (RTL)
;;  pred:       6 [always]  count:248360779 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 83 79 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 87 83 88 8 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":167:1 66 {*movdi_internal}
     (nil))
(insn 88 87 0 8 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":167:1 -1
     (nil))
;;  succ:       EXIT [always]  count:248360778 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function c_cos (c_cos, funcdef_no=57, decl_uid=5753, cgraph_uid=58, symbol_order=59)

scanning new insn with uid = 129.
rescanning insn with uid = 2.
scanning new insn with uid = 130.
rescanning insn with uid = 3.
scanning new insn with uid = 131.
rescanning insn with uid = 41.
scanning new insn with uid = 132.
rescanning insn with uid = 64.
scanning new insn with uid = 133.
rescanning insn with uid = 73.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


c_cos

Dataflow summary:
def_info->table_size = 320, use_info->table_size = 94
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;;  regs ever live 	 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={5d} r1={5d} r2={5d} r4={6d,1u} r5={6d,1u} r6={1d,2u} r7={1d,6u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={8d} r18={4d} r19={1d,6u,2e} r20={10d,10u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={5d} r37={5d} r38={4d} r39={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r90={1d,8u} r91={1d,4u} r92={1d,9u} r94={1d,4u} r96={1d,9u} r106={1d,7u} r107={1d,5u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,2u} r112={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 424{325d,97u,2e} in 102{98 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d14(2){ }d20(4){ }d26(5){ }d27(6){ }d28(7){ }d61(16){ }d74(19){ }d84(20){ }d90(21){ }d95(22){ }d100(23){ }d105(24){ }d110(25){ }d115(26){ }d120(27){ }d157(36){ }d162(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 91 92 94 96 106 107 108 109 110 111 112 114 115 116 117 118 119 120 121 122 137 138 139 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  gen 	 4 [si] 5 [di] 20 [xmm0] 21 [xmm1] 90 91 92 94 96 106 107 108 109 110 111 112 114 115 116 117 118 119 120 121 122
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u89(6){ }u90(7){ }u91(19){ }u92(20){ }u93(21){ }}
;; lr  in  	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 72 to worklist
  Adding insn 63 to worklist
  Adding insn 40 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 73 to worklist
  Adding insn 133 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 64 to worklist
  Adding insn 132 to worklist
  Adding insn 62 to worklist
  Adding insn 41 to worklist
  Adding insn 131 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 3 to worklist
  Adding insn 130 to worklist
  Adding insn 2 to worklist
  Adding insn 129 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
insn_cost 4 for   129: r137:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for     2: r106:DF=r137:DF
      REG_DEAD r137:DF
insn_cost 4 for   130: r138:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for     3: r107:DF=r138:DF
      REG_DEAD r138:DF
insn_cost 4 for    12: {r108:DI=frame:DI-0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    13: {r109:DI=frame:DI-0x10;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    14: si:DI=r109:DI
      REG_DEAD r109:DI
      REG_EQUAL frame:DI-0x10
insn_cost 4 for    15: di:DI=r108:DI
      REG_DEAD r108:DI
      REG_EQUAL frame:DI-0x8
insn_cost 4 for    16: xmm0:DF=r106:DF
insn_cost 0 for    17: call [`sincos'] argc:0
      REG_DEAD xmm0:DF
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_CALL_DECL `sincos'
      REG_EH_REGION 0
insn_cost 8 for    18: r90:DF=[frame:DI-0x10]
insn_cost 8 for    19: r91:DF=[frame:DI-0x8]
insn_cost 0 for    20: debug z$real => r106:DF
insn_cost 0 for    22: debug z$imag => r107:DF
insn_cost 0 for    23: debug begin stmt marker
insn_cost 0 for    24: debug begin stmt marker
insn_cost 0 for    25: debug u1$real => -r107:DF
insn_cost 0 for    26: debug begin stmt marker
insn_cost 0 for    27: debug u1$imag => r106:DF
insn_cost 0 for    28: debug begin stmt marker
insn_cost 0 for    29: debug u2$real => r107:DF
insn_cost 0 for    30: debug begin stmt marker
insn_cost 0 for    31: debug u2$imag => -r106:DF
insn_cost 0 for    32: debug begin stmt marker
insn_cost 0 for    33: debug inline entry marker
insn_cost 0 for    34: debug z$imag => r106:DF
insn_cost 0 for    35: debug begin stmt marker
insn_cost 0 for    36: debug begin stmt marker
insn_cost 9 for    37: r111:V2DF=[`*.LC7']
      REG_EQUAL const_vector
insn_cost 4 for    38: {r110:DF=-r107:DF;use r111:V2DF;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    39: xmm0:DF=r110:DF
      REG_DEAD r110:DF
insn_cost 0 for    40: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for   131: r139:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    41: r96:DF=r139:DF
      REG_DEAD r139:DF
insn_cost 0 for    42: debug r => r96:DF
insn_cost 0 for    43: debug begin stmt marker
insn_cost 0 for    45: debug res$real => r96:DF*r90:DF
insn_cost 0 for    46: debug begin stmt marker
insn_cost 0 for    47: debug res$imag => r91:DF*r96:DF
insn_cost 0 for    48: debug begin stmt marker
insn_cost 0 for    49: debug D#1 => optimized away
insn_cost 0 for    50: debug res$real => D#1
insn_cost 0 for    51: debug D#2 => optimized away
insn_cost 0 for    52: debug res$imag => D#2
insn_cost 0 for    53: debug r => optimized away
insn_cost 0 for    54: debug z$imag => optimized away
insn_cost 0 for    55: debug u1$real => r96:DF*r90:DF
insn_cost 0 for    56: debug u1$imag => r91:DF*r96:DF
insn_cost 0 for    57: debug begin stmt marker
insn_cost 0 for    58: debug inline entry marker
insn_cost 0 for    59: debug z$imag => -r106:DF
insn_cost 0 for    60: debug begin stmt marker
insn_cost 0 for    61: debug begin stmt marker
insn_cost 4 for    62: xmm0:DF=r107:DF
      REG_DEAD r107:DF
insn_cost 0 for    63: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for   132: r140:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    64: r92:DF=r140:DF
      REG_DEAD r140:DF
insn_cost 0 for    65: debug r => r92:DF
insn_cost 0 for    66: debug begin stmt marker
insn_cost 0 for    67: debug res$real => r92:DF*r90:DF
insn_cost 0 for    68: debug begin stmt marker
insn_cost 4 for    70: {r112:DF=-r106:DF;use r111:V2DF;clobber flags:CC;}
      REG_DEAD r111:V2DF
      REG_DEAD r106:DF
      REG_UNUSED flags:CC
insn_cost 4 for    71: xmm0:DF=r112:DF
      REG_DEAD r112:DF
insn_cost 0 for    72: xmm0:DF=call [`sin'] argc:0
      REG_CALL_DECL `sin'
      REG_EH_REGION 0
insn_cost 4 for   133: r141:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    73: r94:DF=r141:DF
      REG_DEAD r141:DF
insn_cost 0 for    74: debug res$imag => r92:DF*r94:DF
insn_cost 0 for    75: debug begin stmt marker
insn_cost 0 for    76: debug D#1 => optimized away
insn_cost 0 for    77: debug res$real => D#1
insn_cost 0 for    78: debug D#2 => optimized away
insn_cost 0 for    79: debug res$imag => D#2
insn_cost 0 for    80: debug r => optimized away
insn_cost 0 for    81: debug z$imag => optimized away
insn_cost 0 for    82: debug u2$real => r92:DF*r90:DF
insn_cost 0 for    83: debug u2$imag => r92:DF*r94:DF
insn_cost 0 for    84: debug begin stmt marker
insn_cost 0 for    85: debug u1$real => r92:DF*r90:DF+r96:DF*r90:DF*5.0e-1
insn_cost 0 for    86: debug begin stmt marker
insn_cost 0 for    87: debug u1$imag => r92:DF*r94:DF+r91:DF*r96:DF*5.0e-1
insn_cost 0 for    88: debug begin stmt marker
insn_cost 20 for    89: r114:DF=r92:DF*r90:DF
insn_cost 20 for    90: r115:DF=r96:DF*r90:DF
      REG_DEAD r90:DF
insn_cost 12 for    91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
insn_cost 5 for    92: r118:DF=[`*.LC8']
      REG_EQUAL 5.0e-1
insn_cost 20 for    93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
insn_cost 20 for    95: r119:DF=r92:DF*r94:DF
      REG_DEAD r94:DF
      REG_DEAD r92:DF
insn_cost 20 for    96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
insn_cost 12 for    97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
insn_cost 20 for    99: r122:DF=r121:DF*r118:DF
      REG_DEAD r121:DF
      REG_DEAD r118:DF
insn_cost 0 for   101: debug D#3 => optimized away
insn_cost 0 for   102: debug u1$real => D#3
insn_cost 0 for   103: debug D#4 => optimized away
insn_cost 0 for   104: debug u1$imag => D#4
insn_cost 0 for   105: debug D#5 => optimized away
insn_cost 0 for   106: debug u2$real => D#5
insn_cost 0 for   107: debug D#6 => optimized away
insn_cost 0 for   108: debug u2$imag => D#6
insn_cost 4 for   116: xmm0:DF=r117:DF
      REG_DEAD r117:DF
insn_cost 4 for   117: xmm1:DF=r122:DF
      REG_DEAD r122:DF
insn_cost 0 for   118: use xmm0:DF
insn_cost 0 for   119: use xmm1:DF

Trying 3 -> 38:
    3: r107:DF=r138:DF
      REG_DEAD r138:DF
   38: {r110:DF=-r107:DF;use r111:V2DF;clobber flags:CC;}
      REG_UNUSED flags:CC
Can't combine i2 into i3

Trying 37 -> 38:
   37: r111:V2DF=[`*.LC7']
      REG_EQUAL const_vector
   38: {r110:DF=-r107:DF;use r111:V2DF;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DF 110)
            (neg:DF (reg:DF 107 [ z+8 ])))
        (use (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S16 A128]))
        (clobber (reg:CC 17 flags))
        (set (reg:V2DF 111)
            (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S16 A128]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 110)
            (neg:DF (reg:DF 107 [ z+8 ])))
        (use (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S16 A128]))
        (set (reg:V2DF 111)
            (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S16 A128]))
    ])

Trying 37, 3 -> 38:
   37: r111:V2DF=[`*.LC7']
      REG_EQUAL const_vector
    3: r107:DF=r138:DF
      REG_DEAD r138:DF
   38: {r110:DF=-r107:DF;use r111:V2DF;clobber flags:CC;}
      REG_UNUSED flags:CC
Can't combine i1 into i3

Trying 37 -> 38:
   37: r111:V2DF=const_vector
      REG_EQUAL const_vector
   38: {r110:DF=-r107:DF;use r111:V2DF;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DF 110)
            (neg:DF (reg:DF 107 [ z+8 ])))
        (use (const_vector:V2DF [
                    (const_double:DF -0.0 [-0x0.0p+0])
                    (const_double:DF 0.0 [0x0.0p+0])
                ]))
        (clobber (reg:CC 17 flags))
        (set (reg:V2DF 111)
            (const_vector:V2DF [
                    (const_double:DF -0.0 [-0x0.0p+0])
                    (const_double:DF 0.0 [0x0.0p+0])
                ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 110)
            (neg:DF (reg:DF 107 [ z+8 ])))
        (use (const_vector:V2DF [
                    (const_double:DF -0.0 [-0x0.0p+0])
                    (const_double:DF 0.0 [0x0.0p+0])
                ]))
        (set (reg:V2DF 111)
            (const_vector:V2DF [
                    (const_double:DF -0.0 [-0x0.0p+0])
                    (const_double:DF 0.0 [0x0.0p+0])
                ]))
    ])

Trying 18 -> 89:
   18: r90:DF=[frame:DI-0x10]
   89: r114:DF=r92:DF*r90:DF
Can't combine i2 into i3

Trying 64 -> 89:
   64: r92:DF=r140:DF
      REG_DEAD r140:DF
   89: r114:DF=r92:DF*r90:DF
Can't combine i2 into i3

Trying 64, 18 -> 89:
   64: r92:DF=r140:DF
      REG_DEAD r140:DF
   18: r90:DF=[frame:DI-0x10]
   89: r114:DF=r92:DF*r90:DF
Can't combine i2 into i3

Trying 41 -> 90:
   41: r96:DF=r139:DF
      REG_DEAD r139:DF
   90: r115:DF=r96:DF*r90:DF
      REG_DEAD r90:DF
Can't combine i2 into i3

Trying 89 -> 91:
   89: r114:DF=r92:DF*r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
Failed to match this instruction:
(set (reg:DF 116)
    (plus:DF (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))
        (reg:DF 115)))

Trying 90 -> 91:
   90: r115:DF=r96:DF*r90:DF
      REG_DEAD r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
Failed to match this instruction:
(set (reg:DF 116)
    (plus:DF (mult:DF (reg/v:DF 96 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))
        (reg:DF 114)))

Trying 18, 89 -> 91:
   18: r90:DF=[frame:DI-0x10]
   89: r114:DF=r92:DF*r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
Can't combine i1 into i3

Trying 64, 89 -> 91:
   64: r92:DF=r140:DF
      REG_DEAD r140:DF
   89: r114:DF=r92:DF*r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
Can't combine i1 into i3

Trying 41, 90 -> 91:
   41: r96:DF=r139:DF
      REG_DEAD r139:DF
   90: r115:DF=r96:DF*r90:DF
      REG_DEAD r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
Can't combine i1 into i3

Trying 90, 89 -> 91:
   90: r115:DF=r96:DF*r90:DF
      REG_DEAD r90:DF
   89: r114:DF=r92:DF*r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
Failed to match this instruction:
(set (reg:DF 116)
    (plus:DF (mult:DF (reg/v:DF 96 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))
        (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))))
Successfully matched this instruction:
(set (reg:DF 115)
    (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 90 [ sincostmp_12 ])))
Failed to match this instruction:
(set (reg:DF 116)
    (plus:DF (mult:DF (reg/v:DF 96 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))
        (reg:DF 115)))

Trying 91 -> 93:
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
   93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
Failed to match this instruction:
(set (reg:DF 117)
    (mult:DF (plus:DF (reg:DF 114)
            (reg:DF 115))
        (reg:DF 118)))

Trying 92 -> 93:
   92: r118:DF=[`*.LC8']
      REG_EQUAL 5.0e-1
   93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 117)
            (mult:DF (reg:DF 116)
                (const_double:DF 5.0e-1 [0x0.8p+0])))
        (set (reg:DF 118)
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 117)
            (mult:DF (reg:DF 116)
                (const_double:DF 5.0e-1 [0x0.8p+0])))
        (set (reg:DF 118)
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64]))
    ])

Trying 89, 91 -> 93:
   89: r114:DF=r92:DF*r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
   93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
Failed to match this instruction:
(set (reg:DF 117)
    (mult:DF (plus:DF (mult:DF (reg/v:DF 92 [ r ])
                (reg:DF 90 [ sincostmp_12 ]))
            (reg:DF 115))
        (reg:DF 118)))
Failed to match this instruction:
(set (reg:DF 116)
    (plus:DF (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))
        (reg:DF 115)))

Trying 90, 91 -> 93:
   90: r115:DF=r96:DF*r90:DF
      REG_DEAD r90:DF
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
   93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
Failed to match this instruction:
(set (reg:DF 117)
    (mult:DF (plus:DF (mult:DF (reg/v:DF 96 [ r ])
                (reg:DF 90 [ sincostmp_12 ]))
            (reg:DF 114))
        (reg:DF 118)))
Failed to match this instruction:
(set (reg:DF 116)
    (plus:DF (mult:DF (reg/v:DF 96 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))
        (reg:DF 114)))

Trying 92, 91 -> 93:
   92: r118:DF=[`*.LC8']
      REG_EQUAL 5.0e-1
   91: r116:DF=r114:DF+r115:DF
      REG_DEAD r115:DF
      REG_DEAD r114:DF
   93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 117)
            (mult:DF (plus:DF (reg:DF 114)
                    (reg:DF 115))
                (const_double:DF 5.0e-1 [0x0.8p+0])))
        (set (reg:DF 118)
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 117)
            (mult:DF (plus:DF (reg:DF 114)
                    (reg:DF 115))
                (const_double:DF 5.0e-1 [0x0.8p+0])))
        (set (reg:DF 118)
            (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64]))
    ])
Successfully matched this instruction:
(set (reg:DF 118)
    (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64]))
Failed to match this instruction:
(set (reg:DF 117)
    (mult:DF (plus:DF (reg:DF 114)
            (reg:DF 115))
        (const_double:DF 5.0e-1 [0x0.8p+0])))

Trying 92 -> 93:
   92: r118:DF=5.0e-1
      REG_EQUAL 5.0e-1
   93: r117:DF=r116:DF*r118:DF
      REG_DEAD r116:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 117)
            (mult:DF (reg:DF 116)
                (const_double:DF 5.0e-1 [0x0.8p+0])))
        (set (reg:DF 118)
            (const_double:DF 5.0e-1 [0x0.8p+0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 117)
            (mult:DF (reg:DF 116)
                (const_double:DF 5.0e-1 [0x0.8p+0])))
        (set (reg:DF 118)
            (const_double:DF 5.0e-1 [0x0.8p+0]))
    ])

Trying 73 -> 95:
   73: r94:DF=r141:DF
      REG_DEAD r141:DF
   95: r119:DF=r92:DF*r94:DF
      REG_DEAD r94:DF
      REG_DEAD r92:DF
Successfully matched this instruction:
(set (reg:DF 119)
    (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 141)))
allowing combination of insns 73 and 95
original costs 4 + 20 = 24
replacement cost 20
deferring rescan insn with uid = 74.
deferring rescan insn with uid = 83.
deferring rescan insn with uid = 87.
deferring deletion of insn with uid = 73.
modifying insn i3    95: r119:DF=r92:DF*r141:DF
      REG_DEAD r141:DF
      REG_DEAD r92:DF
deferring rescan insn with uid = 95.

Trying 19 -> 96:
   19: r91:DF=[frame:DI-0x8]
   96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
Can't combine i2 into i3

Trying 95 -> 97:
   95: r119:DF=r92:DF*r141:DF
      REG_DEAD r141:DF
      REG_DEAD r92:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 141))
        (reg:DF 120)))

Trying 96 -> 97:
   96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
            (reg/v:DF 96 [ r ]))
        (reg:DF 119)))

Trying 19, 96 -> 97:
   19: r91:DF=[frame:DI-0x8]
   96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
Can't combine i1 into i3

Trying 96, 95 -> 97:
   96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
   95: r119:DF=r92:DF*r141:DF
      REG_DEAD r141:DF
      REG_DEAD r92:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
            (reg/v:DF 96 [ r ]))
        (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 141))))
Successfully matched this instruction:
(set (reg:DF 120)
    (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 141)))
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
            (reg/v:DF 96 [ r ]))
        (reg:DF 120)))

Trying 97 -> 99:
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
   99: r122:DF=r121:DF*r118:DF
      REG_DEAD r121:DF
      REG_DEAD r118:DF
Failed to match this instruction:
(set (reg:DF 122)
    (mult:DF (plus:DF (reg:DF 119)
            (reg:DF 120))
        (reg:DF 118)))

Trying 95, 97 -> 99:
   95: r119:DF=r92:DF*r141:DF
      REG_DEAD r141:DF
      REG_DEAD r92:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
   99: r122:DF=r121:DF*r118:DF
      REG_DEAD r121:DF
      REG_DEAD r118:DF
Failed to match this instruction:
(set (reg:DF 122)
    (mult:DF (plus:DF (mult:DF (reg/v:DF 92 [ r ])
                (reg:DF 141))
            (reg:DF 120))
        (reg:DF 118)))
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 141))
        (reg:DF 120)))

Trying 96, 97 -> 99:
   96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
   99: r122:DF=r121:DF*r118:DF
      REG_DEAD r121:DF
      REG_DEAD r118:DF
Failed to match this instruction:
(set (reg:DF 122)
    (mult:DF (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
                (reg/v:DF 96 [ r ]))
            (reg:DF 119))
        (reg:DF 118)))
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
            (reg/v:DF 96 [ r ]))
        (reg:DF 119)))

Trying 99 -> 117:
   99: r122:DF=r121:DF*r118:DF
      REG_DEAD r121:DF
      REG_DEAD r118:DF
  117: xmm1:DF=r122:DF
      REG_DEAD r122:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (mult:DF (reg:DF 121)
        (reg:DF 118)))
allowing combination of insns 99 and 117
original costs 20 + 4 = 24
replacement cost 20
deferring deletion of insn with uid = 99.
modifying insn i3   117: xmm1:DF=r121:DF*r118:DF
      REG_DEAD r118:DF
      REG_DEAD r121:DF
deferring rescan insn with uid = 117.

Trying 97 -> 117:
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
  117: xmm1:DF=r121:DF*r118:DF
      REG_DEAD r118:DF
      REG_DEAD r121:DF
Failed to match this instruction:
(set (reg:DF 21 xmm1)
    (mult:DF (plus:DF (reg:DF 119)
            (reg:DF 120))
        (reg:DF 118)))

Trying 95, 97 -> 117:
   95: r119:DF=r92:DF*r141:DF
      REG_DEAD r141:DF
      REG_DEAD r92:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
  117: xmm1:DF=r121:DF*r118:DF
      REG_DEAD r118:DF
      REG_DEAD r121:DF
Failed to match this instruction:
(set (reg:DF 21 xmm1)
    (mult:DF (plus:DF (mult:DF (reg/v:DF 92 [ r ])
                (reg:DF 141))
            (reg:DF 120))
        (reg:DF 118)))
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 141))
        (reg:DF 120)))

Trying 96, 97 -> 117:
   96: r120:DF=r91:DF*r96:DF
      REG_DEAD r96:DF
      REG_DEAD r91:DF
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
  117: xmm1:DF=r121:DF*r118:DF
      REG_DEAD r118:DF
      REG_DEAD r121:DF
Failed to match this instruction:
(set (reg:DF 21 xmm1)
    (mult:DF (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
                (reg/v:DF 96 [ r ]))
            (reg:DF 119))
        (reg:DF 118)))
Failed to match this instruction:
(set (reg:DF 121)
    (plus:DF (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
            (reg/v:DF 96 [ r ]))
        (reg:DF 119)))

Trying 117 -> 119:
  117: xmm1:DF=r121:DF*r118:DF
      REG_DEAD r118:DF
      REG_DEAD r121:DF
  119: use xmm1:DF
Failed to match this instruction:
(parallel [
        (use (mult:DF (reg:DF 121)
                (reg:DF 118)))
        (set (reg:DF 21 xmm1)
            (mult:DF (reg:DF 121)
                (reg:DF 118)))
    ])
Failed to match this instruction:
(parallel [
        (use (mult:DF (reg:DF 121)
                (reg:DF 118)))
        (set (reg:DF 21 xmm1)
            (mult:DF (reg:DF 121)
                (reg:DF 118)))
    ])

Trying 97, 117 -> 119:
   97: r121:DF=r119:DF+r120:DF
      REG_DEAD r120:DF
      REG_DEAD r119:DF
  117: xmm1:DF=r121:DF*r118:DF
      REG_DEAD r118:DF
      REG_DEAD r121:DF
  119: use xmm1:DF
Failed to match this instruction:
(parallel [
        (use (mult:DF (plus:DF (reg:DF 119)
                    (reg:DF 120))
                (reg:DF 118)))
        (set (reg:DF 21 xmm1)
            (mult:DF (plus:DF (reg:DF 119)
                    (reg:DF 120))
                (reg:DF 118)))
    ])
Failed to match this instruction:
(parallel [
        (use (mult:DF (plus:DF (reg:DF 119)
                    (reg:DF 120))
                (reg:DF 118)))
        (set (reg:DF 21 xmm1)
            (mult:DF (plus:DF (reg:DF 119)
                    (reg:DF 120))
                (reg:DF 118)))
    ])
starting the processing of deferred insns
rescanning insn with uid = 74.
rescanning insn with uid = 83.
rescanning insn with uid = 87.
rescanning insn with uid = 95.
rescanning insn with uid = 117.
ending the processing of deferred insns


c_cos

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 19 [frame] 20 [xmm0] 21 [xmm1]
;;  regs ever live 	 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={5d} r1={5d} r2={5d} r4={6d,1u} r5={6d,1u} r6={1d,2u} r7={1d,6u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,1u} r17={8d} r18={4d} r19={1d,6u,2e} r20={10d,10u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={5d} r37={5d} r38={4d} r39={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r90={1d,8u} r91={1d,4u} r92={1d,9u} r96={1d,9u} r106={1d,7u} r107={1d,5u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,2u} r112={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,4u} 
;;    total ref usage 420{323d,95u,2e} in 100{96 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 1, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 91 92 94 96 106 107 108 109 110 111 112 114 115 116 117 118 119 120 121 122 137 138 139 140 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  gen 	 4 [si] 5 [di] 20 [xmm0] 21 [xmm1] 90 91 92 94 96 106 107 108 109 110 111 112 114 115 116 117 118 119 120 121 122 137 138 139 140 141
;; live  kill	 17 [flags]
(note 9 0 129 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 129 9 2 2 (set (reg:DF 137)
        (reg:DF 20 xmm0 [ z ])) "cmodules/fbgc_math.c":31:47 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0 [ z ])
        (nil)))
(insn 2 129 130 2 (set (reg:DF 106 [ z ])
        (reg:DF 137)) "cmodules/fbgc_math.c":31:47 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 137)
        (nil)))
(insn 130 2 3 2 (set (reg:DF 138)
        (reg:DF 21 xmm1 [ z+8 ])) "cmodules/fbgc_math.c":31:47 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1 [ z+8 ])
        (nil)))
(insn 3 130 8 2 (set (reg:DF 107 [ z+8 ])
        (reg:DF 138)) "cmodules/fbgc_math.c":31:47 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 138)
        (nil)))
(note 8 3 12 2 NOTE_INSN_FUNCTION_BEG)
(insn 12 8 13 2 (parallel [
            (set (reg/f:DI 108)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 13 12 14 2 (parallel [
            (set (reg/f:DI 109)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 14 13 15 2 (set (reg:DI 4 si)
        (reg/f:DI 109)) 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 15 14 16 2 (set (reg:DI 5 di)
        (reg/f:DI 108)) 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 108)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(insn 16 15 17 2 (set (reg:DF 20 xmm0)
        (reg:DF 106 [ z ])) 111 {*movdf_internal}
     (nil))
(call_insn 17 16 18 2 (call (mem:QI (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>) [0 __builtin_sincos S1 A8])
        (const_int 0 [0])) 666 {*call}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 18 17 19 2 (set (reg:DF 90 [ sincostmp_12 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(insn 19 18 20 2 (set (reg:DF 91 [ sincostmp_12+8 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(debug_insn 20 19 22 2 (var_location:DF z$real (reg:DF 106 [ z ])) -1
     (nil))
(debug_insn 22 20 23 2 (var_location:DF z$imag (reg:DF 107 [ z+8 ])) -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "cmodules/fbgc_math.c":33:2 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "cmodules/fbgc_math.c":35:2 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:DF u1$real (neg:DF (reg:DF 107 [ z+8 ]))) "cmodules/fbgc_math.c":35:10 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "cmodules/fbgc_math.c":36:2 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:DF u1$imag (reg:DF 106 [ z ])) "cmodules/fbgc_math.c":36:10 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "cmodules/fbgc_math.c":38:2 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:DF u2$real (reg:DF 107 [ z+8 ])) "cmodules/fbgc_math.c":38:10 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "cmodules/fbgc_math.c":39:2 -1
     (nil))
(debug_insn 31 30 32 2 (var_location:DF u2$imag (neg:DF (reg:DF 106 [ z ]))) "cmodules/fbgc_math.c":39:10 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "cmodules/fbgc_math.c":41:2 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker:BLK) "cmodules/fbgc_math.c":22:20 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:DF z$imag (reg:DF 106 [ z ])) -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "cmodules/fbgc_math.c":24:2 -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "cmodules/fbgc_math.c":25:2 -1
     (nil))
(insn 37 36 38 2 (set (reg:V2DF 111)
        (mem/u/c:V2DF (symbol_ref/u:DI ("*.LC7") [flags 0x2]) [0  S16 A128])) "cmodules/fbgc_math.c":35:12 1220 {movv2df_internal}
     (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF -0.0 [-0x0.0p+0])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 38 37 39 2 (parallel [
            (set (reg:DF 110)
                (neg:DF (reg:DF 107 [ z+8 ])))
            (use (reg:V2DF 111))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":35:12 477 {*absnegdf2}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 39 38 40 2 (set (reg:DF 20 xmm0)
        (reg:DF 110)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 110)
        (nil)))
(call_insn 40 39 131 2 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":25:13 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 131 40 41 2 (set (reg:DF 139)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":25:13 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 41 131 42 2 (set (reg/v:DF 96 [ r ])
        (reg:DF 139)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 139)
        (nil)))
(debug_insn 42 41 43 2 (var_location:DF r (reg/v:DF 96 [ r ])) "cmodules/fbgc_math.c":25:13 -1
     (nil))
(debug_insn 43 42 45 2 (debug_marker) "cmodules/fbgc_math.c":26:2 -1
     (nil))
(debug_insn 45 43 46 2 (var_location:DF res$real (mult:DF (reg/v:DF 96 [ r ])
        (reg:DF 90 [ sincostmp_12 ]))) "cmodules/fbgc_math.c":26:11 -1
     (nil))
(debug_insn 46 45 47 2 (debug_marker) "cmodules/fbgc_math.c":27:2 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:DF res$imag (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
        (reg/v:DF 96 [ r ]))) "cmodules/fbgc_math.c":27:11 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "cmodules/fbgc_math.c":28:2 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:DF D#1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 50 49 51 2 (var_location:DF res$real (debug_expr:DF D#1)) -1
     (nil))
(debug_insn 51 50 52 2 (var_location:DF D#2 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 53 2 (var_location:DF res$imag (debug_expr:DF D#2)) -1
     (nil))
(debug_insn 53 52 54 2 (var_location:DF r (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":41:7 -1
     (nil))
(debug_insn 54 53 55 2 (var_location:DF z$imag (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":41:7 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:DF u1$real (mult:DF (reg/v:DF 96 [ r ])
        (reg:DF 90 [ sincostmp_12 ]))) "cmodules/fbgc_math.c":41:7 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:DF u1$imag (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
        (reg/v:DF 96 [ r ]))) "cmodules/fbgc_math.c":41:7 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker) "cmodules/fbgc_math.c":42:2 -1
     (nil))
(debug_insn 58 57 59 2 (debug_marker:BLK) "cmodules/fbgc_math.c":22:20 -1
     (nil))
(debug_insn 59 58 60 2 (var_location:DF z$imag (neg:DF (reg:DF 106 [ z ]))) -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "cmodules/fbgc_math.c":24:2 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "cmodules/fbgc_math.c":25:2 -1
     (nil))
(insn 62 61 63 2 (set (reg:DF 20 xmm0)
        (reg:DF 107 [ z+8 ])) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 107 [ z+8 ])
        (nil)))
(call_insn 63 62 132 2 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":25:13 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 132 63 64 2 (set (reg:DF 140)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":25:13 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 64 132 65 2 (set (reg/v:DF 92 [ r ])
        (reg:DF 140)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 140)
        (nil)))
(debug_insn 65 64 66 2 (var_location:DF r (reg/v:DF 92 [ r ])) "cmodules/fbgc_math.c":25:13 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "cmodules/fbgc_math.c":26:2 -1
     (nil))
(debug_insn 67 66 68 2 (var_location:DF res$real (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 90 [ sincostmp_12 ]))) "cmodules/fbgc_math.c":26:11 -1
     (nil))
(debug_insn 68 67 70 2 (debug_marker) "cmodules/fbgc_math.c":27:2 -1
     (nil))
(insn 70 68 71 2 (parallel [
            (set (reg:DF 112)
                (neg:DF (reg:DF 106 [ z ])))
            (use (reg:V2DF 111))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":39:12 477 {*absnegdf2}
     (expr_list:REG_DEAD (reg:V2DF 111)
        (expr_list:REG_DEAD (reg:DF 106 [ z ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 71 70 72 2 (set (reg:DF 20 xmm0)
        (reg:DF 112)) "cmodules/fbgc_math.c":27:15 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 112)
        (nil)))
(call_insn/u 72 71 133 2 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f213e4ba300 sin>) [0 __builtin_sin S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":27:15 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f213e4ba300 sin>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 133 72 73 2 (set (reg:DF 141)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":27:15 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 73 133 74 2 NOTE_INSN_DELETED)
(debug_insn 74 73 75 2 (var_location:DF res$imag (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 141))) "cmodules/fbgc_math.c":27:11 -1
     (nil))
(debug_insn 75 74 76 2 (debug_marker) "cmodules/fbgc_math.c":28:2 -1
     (nil))
(debug_insn 76 75 77 2 (var_location:DF D#1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 77 76 78 2 (var_location:DF res$real (debug_expr:DF D#1)) -1
     (nil))
(debug_insn 78 77 79 2 (var_location:DF D#2 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 79 78 80 2 (var_location:DF res$imag (debug_expr:DF D#2)) -1
     (nil))
(debug_insn 80 79 81 2 (var_location:DF r (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":42:7 -1
     (nil))
(debug_insn 81 80 82 2 (var_location:DF z$imag (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":42:7 -1
     (nil))
(debug_insn 82 81 83 2 (var_location:DF u2$real (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 90 [ sincostmp_12 ]))) "cmodules/fbgc_math.c":42:7 -1
     (nil))
(debug_insn 83 82 84 2 (var_location:DF u2$imag (mult:DF (reg/v:DF 92 [ r ])
        (reg:DF 141))) "cmodules/fbgc_math.c":42:7 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker) "cmodules/fbgc_math.c":44:2 -1
     (nil))
(debug_insn 85 84 86 2 (var_location:DF u1$real (mult:DF (plus:DF (mult:DF (reg/v:DF 92 [ r ])
                (reg:DF 90 [ sincostmp_12 ]))
            (mult:DF (reg/v:DF 96 [ r ])
                (reg:DF 90 [ sincostmp_12 ])))
        (const_double:DF 5.0e-1 [0x0.8p+0]))) "cmodules/fbgc_math.c":44:10 -1
     (nil))
(debug_insn 86 85 87 2 (debug_marker) "cmodules/fbgc_math.c":45:2 -1
     (nil))
(debug_insn 87 86 88 2 (var_location:DF u1$imag (mult:DF (plus:DF (mult:DF (reg/v:DF 92 [ r ])
                (reg:DF 141))
            (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
                (reg/v:DF 96 [ r ])))
        (const_double:DF 5.0e-1 [0x0.8p+0]))) "cmodules/fbgc_math.c":45:10 -1
     (nil))
(debug_insn 88 87 89 2 (debug_marker) "cmodules/fbgc_math.c":47:2 -1
     (nil))
(insn 89 88 90 2 (set (reg:DF 114)
        (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))) "cmodules/fbgc_math.c":26:14 818 {*fop_df_comm}
     (nil))
(insn 90 89 91 2 (set (reg:DF 115)
        (mult:DF (reg/v:DF 96 [ r ])
            (reg:DF 90 [ sincostmp_12 ]))) "cmodules/fbgc_math.c":26:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 90 [ sincostmp_12 ])
        (nil)))
(insn 91 90 92 2 (set (reg:DF 116)
        (plus:DF (reg:DF 114)
            (reg:DF 115))) "cmodules/fbgc_math.c":44:20 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 115)
        (expr_list:REG_DEAD (reg:DF 114)
            (nil))))
(insn 92 91 93 2 (set (reg:DF 118)
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC8") [flags 0x2]) [0  S8 A64])) "cmodules/fbgc_math.c":44:29 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 93 92 95 2 (set (reg:DF 117)
        (mult:DF (reg:DF 116)
            (reg:DF 118))) "cmodules/fbgc_math.c":44:29 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 116)
        (nil)))
(insn 95 93 96 2 (set (reg:DF 119)
        (mult:DF (reg/v:DF 92 [ r ])
            (reg:DF 141))) "cmodules/fbgc_math.c":27:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 141)
        (expr_list:REG_DEAD (reg/v:DF 92 [ r ])
            (nil))))
(insn 96 95 97 2 (set (reg:DF 120)
        (mult:DF (reg:DF 91 [ sincostmp_12+8 ])
            (reg/v:DF 96 [ r ]))) "cmodules/fbgc_math.c":27:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg/v:DF 96 [ r ])
        (expr_list:REG_DEAD (reg:DF 91 [ sincostmp_12+8 ])
            (nil))))
(insn 97 96 99 2 (set (reg:DF 121)
        (plus:DF (reg:DF 119)
            (reg:DF 120))) "cmodules/fbgc_math.c":45:20 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 120)
        (expr_list:REG_DEAD (reg:DF 119)
            (nil))))
(note 99 97 101 2 NOTE_INSN_DELETED)
(debug_insn 101 99 102 2 (var_location:DF D#3 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 102 101 103 2 (var_location:DF u1$real (debug_expr:DF D#3)) -1
     (nil))
(debug_insn 103 102 104 2 (var_location:DF D#4 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 104 103 105 2 (var_location:DF u1$imag (debug_expr:DF D#4)) -1
     (nil))
(debug_insn 105 104 106 2 (var_location:DF D#5 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 106 105 107 2 (var_location:DF u2$real (debug_expr:DF D#5)) -1
     (nil))
(debug_insn 107 106 108 2 (var_location:DF D#6 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 108 107 116 2 (var_location:DF u2$imag (debug_expr:DF D#6)) -1
     (nil))
(insn 116 108 117 2 (set (reg:DF 20 xmm0)
        (reg:DF 117)) "cmodules/fbgc_math.c":48:1 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 117)
        (nil)))
(insn 117 116 118 2 (set (reg:DF 21 xmm1)
        (mult:DF (reg:DF 121)
            (reg:DF 118))) "cmodules/fbgc_math.c":48:1 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 118)
        (expr_list:REG_DEAD (reg:DF 121)
            (nil))))
(insn 118 117 119 2 (use (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":48:1 -1
     (nil))
(insn 119 118 0 2 (use (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":48:1 -1
     (nil))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1]


;; Function one_arg_math (one_arg_math, funcdef_no=58, decl_uid=5763, cgraph_uid=59, symbol_order=60)

scanning new insn with uid = 343.
rescanning insn with uid = 2.
scanning new insn with uid = 344.
rescanning insn with uid = 4.
scanning new insn with uid = 345.
rescanning insn with uid = 5.
scanning new insn with uid = 346.
rescanning insn with uid = 57.
scanning new insn with uid = 347.
rescanning insn with uid = 62.
scanning new insn with uid = 348.
rescanning insn with uid = 72.
scanning new insn with uid = 349.
rescanning insn with uid = 73.
scanning new insn with uid = 350.
rescanning insn with uid = 85.
scanning new insn with uid = 351.
rescanning insn with uid = 86.
scanning new insn with uid = 352.
rescanning insn with uid = 104.
scanning new insn with uid = 353.
rescanning insn with uid = 129.
scanning new insn with uid = 354.
rescanning insn with uid = 173.
scanning new insn with uid = 355.
rescanning insn with uid = 227.
scanning new insn with uid = 356.
rescanning insn with uid = 228.
scanning new insn with uid = 357.
rescanning insn with uid = 252.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 29 n_edges 43 count 39 (  1.3)


one_arg_math

Dataflow summary:
def_info->table_size = 1004, use_info->table_size = 307
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={15d,5u} r1={18d,5u} r2={17d,4u} r4={18d,4u} r5={21d,8u} r6={1d,28u} r7={1d,41u} r8={13d} r9={13d} r10={13d} r11={13d} r12={13d} r13={13d} r14={13d} r15={13d} r16={1d,27u} r17={45d,16u} r18={13d} r19={1d,28u} r20={20d,12u} r21={17d,6u} r22={14d} r23={14d} r24={14d} r25={14d} r26={14d} r27={14d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={14d} r37={14d} r38={13d} r39={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r82={1d,15u} r83={1d,5u} r84={1d,1u} r87={1d,2u} r97={1d,1u} r99={1d,3u} r109={1d,1u} r110={3d,5u} r111={1d,5u} r112={1d,3u} r113={2d,5u} r114={1d,3u} r115={3d,8u} r116={1d,4u} r118={3d,8u} r119={1d,2u} r120={2d,4u} r121={1d,2u} r122={1d,2u} r124={2d,2u} r129={5d,6u} r130={1d,2u} r132={1d,3u} r133={1d,3u} r134={1d,1u} r135={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,2u} r148={1d,1u} r149={1d,1u} r150={1d,2u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} 
;;    total ref usage 1333{1019d,314u,0e} in 216{203 regular + 13 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d14(0){ }d32(1){ }d49(2){ }d67(4){ }d88(5){ }d89(6){ }d90(7){ }d195(16){ }d254(19){ }d274(20){ }d291(21){ }d305(22){ }d319(23){ }d333(24){ }d347(25){ }d361(26){ }d375(27){ }d493(36){ }d507(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 18 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 82 83 130 132 133 173 174 175
;; live  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 82 83 130 132 133
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133

( 4 )->[5]->( 6 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132

( 5 )->[6]->( 28 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129

( 4 )->[7]->( 8 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 133
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133

( 7 )->[8]->( 28 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129

( 3 )->[9]->( 10 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133

( 9 )->[10]->( 28 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129

( 5 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 84 119 176 177
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 84 119
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 7 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 134 135 140 141 178 179 180 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 21 [xmm1] 134 135 140 141
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 9 )->[13]->( 14 28 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 111 129 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 111 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; lr  def 	 17 [flags] 113 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
;; live  gen 	 113 124
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133

( 14 17 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 124 132 133
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 112 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 112
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133

( 15 )->[16]->( )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 7 [sp] 16 [argp] 19 [frame]

( 15 )->[17]->( 15 28 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(6){ }u140(7){ }u141(16){ }u142(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 113 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
;; live  gen 	 1 [dx] 4 [si] 5 [di] 17 [flags] 113 124
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133

( 2 )->[18]->( 19 28 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 110 114 115 120 129 142 143 144 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132 133
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 110 114 115 120 129 142 143 144
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133

( 18 )->[19]->( 26 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 17 [flags] 172
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
;; live  gen 	 172
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

( 26 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u186(6){ }u187(7){ }u188(16){ }u189(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 17 [flags] 118 121
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; live  gen 	 118 121
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172

( 20 23 22 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u191(6){ }u192(7){ }u193(16){ }u194(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 115 118 121 172
;; lr  def 	 17 [flags] 97 99 116 122 145 146 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  gen 	 17 [flags] 97 99 116 122 145 146 147
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172

( 21 )->[22]->( 21 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u213(6){ }u214(7){ }u215(16){ }u216(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 116 118 121 122 133 172
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 110 118 148 149 150 154 155 156 185 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
;; live  gen 	 17 [flags] 20 [xmm0] 21 [xmm1] 110 118 148 149 150 154 155 156
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172

( 21 )->[23]->( 21 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u243(6){ }u244(7){ }u245(16){ }u246(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 118 121 122 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 122 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 109 110 118 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 118 121 122 129 132 133 172
;; live  gen 	 17 [flags] 20 [xmm0] 109 110 118
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172

( 23 22 )->[24]->( 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u260(6){ }u261(7){ }u262(16){ }u263(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; live  gen 	 120
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

( 24 27 )->[25]->( 26 28 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 115 120
;; lr  def 	 17 [flags] 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  gen 	 17 [flags] 115
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

( 19 25 )->[26]->( 20 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u274(6){ }u275(7){ }u276(16){ }u277(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 110
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

( 26 )->[27]->( 25 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u281(6){ }u282(7){ }u283(16){ }u284(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 115 120
;; lr  def 	 17 [flags] 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  gen 	 17 [flags] 115
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

( 27 6 8 10 13 17 18 25 )->[28]->( 1 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u290(6){ }u291(7){ }u292(16){ }u293(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 12 11 28 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u296(0){ }u297(6){ }u298(7){ }u299(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 24 to worklist
  Adding insn 29 to worklist
  Adding insn 34 to worklist
  Adding insn 41 to worklist
  Adding insn 48 to worklist
  Adding insn 64 to worklist
  Adding insn 61 to worklist
  Adding insn 56 to worklist
  Adding insn 93 to worklist
  Adding insn 84 to worklist
  Adding insn 71 to worklist
  Adding insn 118 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 140 to worklist
  Adding insn 156 to worklist
  Adding insn 148 to worklist
  Adding insn 186 to worklist
  Adding insn 172 to worklist
  Adding insn 210 to worklist
  Adding insn 243 to worklist
  Adding insn 235 to worklist
  Adding insn 233 to worklist
  Adding insn 226 to worklist
  Adding insn 260 to worklist
  Adding insn 253 to worklist
  Adding insn 251 to worklist
  Adding insn 277 to worklist
  Adding insn 285 to worklist
  Adding insn 293 to worklist
  Adding insn 306 to worklist
Finished finding needed instructions:
processing block 28 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 305 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
  Adding insn 12 to worklist
processing block 11 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 347 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 346 to worklist
  Adding insn 55 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
  Adding insn 33 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
  Adding insn 11 to worklist
processing block 12 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
  Adding insn 351 to worklist
  Adding insn 85 to worklist
  Adding insn 350 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 73 to worklist
  Adding insn 349 to worklist
  Adding insn 72 to worklist
  Adding insn 348 to worklist
  Adding insn 70 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
  Adding insn 40 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
  Adding insn 28 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
  Adding insn 10 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
  Adding insn 155 to worklist
  Adding insn 153 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
processing block 16 lr out =  7 [sp] 16 [argp] 19 [frame]
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 353 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
  Adding insn 7 to worklist
  Adding insn 120 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
  Adding insn 117 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 352 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
  Adding insn 47 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
  Adding insn 276 to worklist
  Adding insn 273 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
  Adding insn 268 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 238 to worklist
  Adding insn 228 to worklist
  Adding insn 356 to worklist
  Adding insn 227 to worklist
  Adding insn 355 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
  Adding insn 259 to worklist
  Adding insn 258 to worklist
  Adding insn 255 to worklist
  Adding insn 252 to worklist
  Adding insn 357 to worklist
  Adding insn 250 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
  Adding insn 8 to worklist
  Adding insn 191 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
  Adding insn 292 to worklist
  Adding insn 288 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
  Adding insn 284 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
  Adding insn 192 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
  Adding insn 185 to worklist
  Adding insn 9 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 173 to worklist
  Adding insn 354 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 5 to worklist
  Adding insn 345 to worklist
  Adding insn 4 to worklist
  Adding insn 344 to worklist
  Adding insn 2 to worklist
  Adding insn 343 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 29 n_edges 43 count 41 (  1.4)
insn_cost 4 for   343: r173:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r130:DI=r173:DI
      REG_DEAD r173:DI
insn_cost 4 for   344: r174:DI=dx:DI
      REG_DEAD dx:DI
insn_cost 4 for     4: r132:DI=r174:DI
      REG_DEAD r174:DI
insn_cost 4 for   345: r175:DI=cx:DI
      REG_DEAD cx:DI
insn_cost 4 for     5: r133:DI=r175:DI
      REG_DEAD r175:DI
insn_cost 0 for    15: debug begin stmt marker
insn_cost 4 for    16: r82:DI=[r130:DI]
insn_cost 4 for    17: r83:QI=[r82:DI]
insn_cost 4 for    18: flags:CC=cmp(r83:QI,0x7)
insn_cost 0 for    19: pc={(flags:CC==0)?L160:pc}
      REG_BR_PROB 214748374
insn_cost 0 for    24: pc={(gtu(flags:CC,0))?L45:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 402653190
insn_cost 4 for    28: flags:CC=cmp(r83:QI,0x4)
insn_cost 0 for    29: pc={(gtu(flags:CC,0))?L38:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 536870926
insn_cost 4 for    33: flags:CC=cmp(r83:QI,0x2)
      REG_DEAD r83:QI
insn_cost 0 for    34: pc={(gtu(flags:CC,0))?L52:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 477218590
insn_cost 4 for    12: r129:DI=0
insn_cost 4 for    40: flags:CCZ=cmp(r83:QI,0x5)
      REG_DEAD r83:QI
insn_cost 0 for    41: pc={(flags:CCZ==0)?L67:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 858993454
insn_cost 4 for    11: r129:DI=0
insn_cost 4 for    47: flags:CCZ=cmp(r83:QI,0x8)
      REG_DEAD r83:QI
insn_cost 0 for    48: pc={(flags:CCZ==0)?L96:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 715827886
insn_cost 4 for    10: r129:DI=0
insn_cost 0 for    54: debug begin stmt marker
insn_cost 4 for    55: di:DI=r82:DI
      REG_DEAD r82:DI
insn_cost 0 for    56: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
insn_cost 4 for   346: r176:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    57: r119:DF=r176:DF
      REG_DEAD r176:DF
insn_cost 0 for    58: debug dbarg => r119:DF
insn_cost 0 for    59: debug begin stmt marker
insn_cost 4 for    60: xmm0:DF=r119:DF
      REG_DEAD r119:DF
insn_cost 0 for    61: xmm0:DF=call [r132:DI] argc:0
      REG_DEAD r132:DI
      REG_CALL_DECL (nil)
insn_cost 4 for   347: r177:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    62: r84:DF=r177:DF
      REG_DEAD r177:DF
insn_cost 4 for    63: xmm0:DF=r84:DF
      REG_DEAD r84:DF
insn_cost 0 for    64: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
insn_cost 0 for    69: debug begin stmt marker
insn_cost 4 for    70: di:DI=r82:DI
      REG_DEAD r82:DI
insn_cost 0 for    71: parallel=call [`convert_fbgc_object_to_complex'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_complex'
insn_cost 4 for   348: r178:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    72: r134:DF=r178:DF
      REG_DEAD r178:DF
insn_cost 4 for   349: r179:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for    73: r135:DF=r179:DF
      REG_DEAD r179:DF
insn_cost 0 for    77: debug begin stmt marker
insn_cost 4 for    82: xmm0:DF=r134:DF
      REG_DEAD r134:DF
insn_cost 4 for    83: xmm1:DF=r135:DF
      REG_DEAD r135:DF
insn_cost 0 for    84: parallel=call [r133:DI] argc:0
      REG_DEAD r133:DI
      REG_CALL_DECL (nil)
insn_cost 4 for   350: r180:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    85: r140:DF=r180:DF
      REG_DEAD r180:DF
insn_cost 4 for   351: r181:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for    86: r141:DF=r181:DF
      REG_DEAD r181:DF
insn_cost 0 for    90: debug begin stmt marker
insn_cost 4 for    91: xmm1:DF=r141:DF
      REG_DEAD r141:DF
insn_cost 4 for    92: xmm0:DF=r140:DF
      REG_DEAD r140:DF
insn_cost 0 for    93: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
insn_cost 0 for    98: debug begin stmt marker
insn_cost 8 for    99: r111:SI=[r82:DI+0xd]
      REG_DEAD r82:DI
insn_cost 0 for   100: debug sz => r111:SI
insn_cost 0 for   101: debug begin stmt marker
insn_cost 4 for   102: di:SI=r111:SI
insn_cost 0 for   103: ax:DI=call [`new_fbgc_tuple_object'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `new_fbgc_tuple_object'
insn_cost 4 for   352: r182:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   104: r129:DI=r182:DI
      REG_DEAD r182:DI
insn_cost 0 for   105: debug res_tp => r129:DI
insn_cost 0 for   106: debug begin stmt marker
insn_cost 4 for   107: [r129:DI+0xd]=r111:SI
insn_cost 0 for   108: debug begin stmt marker
insn_cost 4 for   109: r87:DI=[r130:DI]
      REG_DEAD r130:DI
insn_cost 0 for   110: debug D#28 => r87:DI+0x11
insn_cost 0 for   111: debug tp_content => D#28
insn_cost 0 for   112: debug begin stmt marker
insn_cost 0 for   113: debug begin stmt marker
insn_cost 0 for   114: debug begin stmt marker
insn_cost 0 for   115: debug i => 0
insn_cost 0 for   116: debug begin stmt marker
insn_cost 4 for   117: flags:CCZ=cmp(r111:SI,0)
insn_cost 0 for   118: pc={(flags:CCZ==0)?L304:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
insn_cost 4 for   120: {r124:DI=r87:DI+0x11;clobber flags:CC;}
      REG_DEAD r87:DI
      REG_UNUSED flags:CC
insn_cost 4 for     7: r113:SI=0
insn_cost 0 for   122: debug i => r113:SI
insn_cost 0 for   123: debug begin stmt marker
insn_cost 4 for   124: cx:DI=r133:DI
insn_cost 4 for   125: dx:DI=r132:DI
insn_cost 4 for   126: si:SI=0x1
insn_cost 4 for   127: di:DI=r124:DI
insn_cost 0 for   128: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
insn_cost 4 for   353: r183:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   129: r112:DI=r183:DI
      REG_DEAD r183:DI
insn_cost 0 for   130: debug result => r112:DI
insn_cost 0 for   131: debug begin stmt marker
insn_cost 4 for   132: flags:CCZ=cmp(r112:DI,0)
insn_cost 0 for   133: pc={(flags:CCZ!=0)?L142:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
insn_cost 0 for   135: debug begin stmt marker
insn_cost 1 for   136: cx:DI=`__PRETTY_FUNCTION__.5776'
insn_cost 4 for   137: dx:SI=0x4d
insn_cost 1 for   138: si:DI=`*.LC9'
insn_cost 1 for   139: di:DI=`*.LC10'
insn_cost 0 for   140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
insn_cost 0 for   144: debug begin stmt marker
insn_cost 4 for   145: dx:SI=r113:SI
insn_cost 4 for   146: si:DI=r112:DI
      REG_DEAD r112:DI
insn_cost 4 for   147: di:DI=r129:DI
insn_cost 0 for   148: call [`set_object_in_fbgc_tuple_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `set_object_in_fbgc_tuple_object'
insn_cost 0 for   149: debug begin stmt marker
insn_cost 4 for   150: {r113:SI=r113:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   151: debug i => r113:SI
insn_cost 0 for   152: debug begin stmt marker
insn_cost 4 for   153: {r124:DI=r124:DI+0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   155: flags:CCZ=cmp(r111:SI,r113:SI)
insn_cost 0 for   156: pc={(flags:CCZ!=0)?L154:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 0 for   162: debug begin stmt marker
insn_cost 0 for   163: debug m => r82:DI
insn_cost 0 for   164: debug begin stmt marker
insn_cost 8 for   165: r142:SI=[r82:DI+0xe]
insn_cost 8 for   166: r143:SI=[r82:DI+0xa]
insn_cost 12 for   167: r144:SI=zero_extend([r82:DI+0x9])
insn_cost 4 for   168: cx:SI=0xa
insn_cost 4 for   169: dx:SI=r142:SI
      REG_DEAD r142:SI
insn_cost 4 for   170: si:SI=r143:SI
      REG_DEAD r143:SI
insn_cost 4 for   171: di:SI=r144:SI
      REG_DEAD r144:SI
insn_cost 0 for   172: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
insn_cost 4 for   354: r184:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   173: r129:DI=r184:DI
      REG_DEAD r184:DI
insn_cost 0 for   174: debug res_m => r129:DI
insn_cost 0 for   175: debug begin stmt marker
insn_cost 8 for   176: r120:SI=[r82:DI+0xa]
insn_cost 8 for   177: r110:SI=[r82:DI+0xe]
insn_cost 12 for   178: {r114:SI=r120:SI*r110:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   179: debug rc => r114:SI
insn_cost 0 for   180: debug begin stmt marker
insn_cost 0 for   181: debug begin stmt marker
insn_cost 0 for   182: debug begin stmt marker
insn_cost 0 for   183: debug i => 0
insn_cost 0 for   184: debug begin stmt marker
insn_cost 4 for     9: r115:SI=0
insn_cost 4 for   185: flags:CCZ=cmp(r120:SI,0)
insn_cost 0 for   186: pc={(flags:CCZ!=0)?L336:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 4 for   192: {r172:DI=r129:DI+0xe;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   191: {r121:DI=r82:DI+0xe;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for     8: r118:SI=0
insn_cost 0 for   194: debug j => r118:SI
insn_cost 0 for   195: debug begin stmt marker
insn_cost 12 for   196: {r145:SI=r110:SI*r115:SI;clobber flags:CC;}
      REG_DEAD r110:SI
      REG_UNUSED flags:CC
insn_cost 4 for   197: {r116:SI=r145:SI+r118:SI;clobber flags:CC;}
      REG_DEAD r145:SI
      REG_UNUSED flags:CC
insn_cost 0 for   198: debug index => r116:SI
insn_cost 0 for   199: debug begin stmt marker
insn_cost 0 for   200: debug c_index => r114:SI+r116:SI
insn_cost 0 for   201: debug begin stmt marker
insn_cost 1 for   202: r146:DI=zero_extend(r116:SI)
insn_cost 4 for   203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
insn_cost 4 for   204: {r97:DI=r147:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 9 for   205: r99:DF=[r121:DI+r147:DI+0x4]
      REG_DEAD r147:DI
insn_cost 0 for   206: debug z$real => r99:DF
insn_cost 0 for   207: debug begin stmt marker
insn_cost 4 for   208: {r122:DI=r172:DI+r97:DI;clobber flags:CC;}
      REG_DEAD r97:DI
      REG_UNUSED flags:CC
insn_cost 12 for   209: flags:CCZ=cmp([r82:DI+0x9],0x5)
insn_cost 0 for   210: pc={(flags:CCZ!=0)?L247:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 708669604
insn_cost 0 for   212: debug begin stmt marker
insn_cost 4 for   213: {r148:SI=r114:SI+r116:SI;clobber flags:CC;}
      REG_DEAD r116:SI
      REG_UNUSED flags:CC
insn_cost 1 for   214: r149:DI=zero_extend(r148:SI)
      REG_DEAD r148:SI
insn_cost 4 for   215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
insn_cost 0 for   218: debug begin stmt marker
insn_cost 9 for   223: r154:DF=[r121:DI+r150:DI+0x4]
insn_cost 4 for   224: xmm0:DF=r99:DF
      REG_DEAD r99:DF
insn_cost 4 for   225: xmm1:DF=r154:DF
      REG_DEAD r154:DF
insn_cost 0 for   226: parallel=call [r133:DI] argc:0
      REG_CALL_DECL (nil)
insn_cost 4 for   355: r185:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   227: r155:DF=r185:DF
      REG_DEAD r185:DF
insn_cost 4 for   356: r186:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for   228: r156:DF=r186:DF
      REG_DEAD r186:DF
insn_cost 0 for   232: debug begin stmt marker
insn_cost 4 for   233: [r122:DI]=r155:DF
      REG_DEAD r155:DF
      REG_DEAD r122:DI
insn_cost 0 for   234: debug begin stmt marker
insn_cost 4 for   235: [r172:DI+r150:DI+0x4]=r156:DF
      REG_DEAD r156:DF
      REG_DEAD r150:DI
insn_cost 0 for   237: debug begin stmt marker
insn_cost 4 for   238: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   239: debug j => r118:SI
insn_cost 0 for   240: debug begin stmt marker
insn_cost 8 for   241: r110:SI=[r82:DI+0xe]
insn_cost 4 for   242: flags:CC=cmp(r118:SI,r110:SI)
insn_cost 0 for   243: pc={(ltu(flags:CC,0))?L263:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
insn_cost 0 for   249: debug begin stmt marker
insn_cost 4 for   250: xmm0:DF=r99:DF
      REG_DEAD r99:DF
insn_cost 0 for   251: xmm0:DF=call [r132:DI] argc:0
      REG_CALL_DECL (nil)
insn_cost 4 for   357: r187:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   252: r109:DF=r187:DF
      REG_DEAD r187:DF
insn_cost 4 for   253: [r122:DI]=r109:DF
      REG_DEAD r122:DI
      REG_DEAD r109:DF
insn_cost 0 for   254: debug begin stmt marker
insn_cost 4 for   255: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   256: debug j => r118:SI
insn_cost 0 for   257: debug begin stmt marker
insn_cost 8 for   258: r110:SI=[r82:DI+0xe]
insn_cost 4 for   259: flags:CC=cmp(r110:SI,r118:SI)
insn_cost 0 for   260: pc={(leu(flags:CC,0))?L266:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
insn_cost 8 for   268: r120:SI=[r82:DI+0xa]
insn_cost 0 for   270: debug i => optimized away
insn_cost 0 for   271: debug j => optimized away
insn_cost 0 for   272: debug begin stmt marker
insn_cost 4 for   273: {r115:SI=r115:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   274: debug i => r115:SI
insn_cost 0 for   275: debug begin stmt marker
insn_cost 4 for   276: flags:CC=cmp(r115:SI,r120:SI)
insn_cost 0 for   277: pc={(geu(flags:CC,0))?L304:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
insn_cost 0 for   280: debug i => r115:SI
insn_cost 0 for   281: debug j => 0
insn_cost 0 for   282: debug begin stmt marker
insn_cost 4 for   284: flags:CCZ=cmp(r110:SI,0)
insn_cost 0 for   285: pc={(flags:CCZ!=0)?L283:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1071964724
insn_cost 0 for   287: debug begin stmt marker
insn_cost 4 for   288: {r115:SI=r115:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   289: debug i => r115:SI
insn_cost 0 for   290: debug begin stmt marker
insn_cost 4 for   292: flags:CC=cmp(r120:SI,r115:SI)
insn_cost 0 for   293: pc={(gtu(flags:CC,0))?L291:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
insn_cost 4 for   305: ax:DI=r129:DI
      REG_DEAD r129:DI
insn_cost 0 for   306: use ax:DI

Trying 2 -> 16:
    2: r130:DI=r173:DI
      REG_DEAD r173:DI
   16: r82:DI=[r130:DI]
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg:DI 173) [3 *arg_50(D)+0 S8 A64]))
        (set (reg/v/f:DI 130 [ arg ])
            (reg:DI 173))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg:DI 173) [3 *arg_50(D)+0 S8 A64]))
        (set (reg/v/f:DI 130 [ arg ])
            (reg:DI 173))
    ])

Trying 16 -> 17:
   16: r82:DI=[r130:DI]
   17: r83:QI=[r82:DI]
Failed to match this instruction:
(parallel [
        (set (reg:QI 83 [ _2 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 83 [ _2 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]))
    ])

Trying 2, 16 -> 17:
    2: r130:DI=r173:DI
      REG_DEAD r173:DI
   16: r82:DI=[r130:DI]
   17: r83:QI=[r82:DI]
Failed to match this instruction:
(parallel [
        (set (reg:QI 83 [ _2 ])
            (mem:QI (mem/f:DI (reg:DI 173) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg:DI 173) [3 *arg_50(D)+0 S8 A64]))
        (set (reg/v/f:DI 130 [ arg ])
            (reg:DI 173))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 83 [ _2 ])
            (mem:QI (mem/f:DI (reg:DI 173) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg:DI 173) [3 *arg_50(D)+0 S8 A64]))
        (set (reg/v/f:DI 130 [ arg ])
            (reg:DI 173))
    ])

Trying 17 -> 18:
   17: r83:QI=[r82:DI]
   18: flags:CC=cmp(r83:QI,0x7)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _2 ])
            (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _2 ])
            (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8]))
    ])

Trying 16, 17 -> 18:
   16: r82:DI=[r130:DI]
   17: r83:QI=[r82:DI]
   18: flags:CC=cmp(r83:QI,0x7)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _2 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _2 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]) [0 _1->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _1 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64]))
    ])

Trying 18 -> 19:
   18: flags:CC=cmp(r83:QI,0x7)
   19: pc={(flags:CC==0)?L160:pc}
      REG_BR_PROB 214748374
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:QI 83 [ _2 ])
                    (const_int 7 [0x7]))
                (label_ref 160)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (reg:QI 83 [ _2 ])
                (const_int 7 [0x7])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:QI 83 [ _2 ])
                    (const_int 7 [0x7]))
                (label_ref 160)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (reg:QI 83 [ _2 ])
                (const_int 7 [0x7])))
    ])
Successfully matched this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg:QI 83 [ _2 ])
        (const_int 7 [0x7])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 83 [ _2 ])
            (const_int 7 [0x7]))
        (label_ref 160)
        (pc)))

Trying 17, 18 -> 19:
   17: r83:QI=[r82:DI]
   18: flags:CC=cmp(r83:QI,0x7)
   19: pc={(flags:CC==0)?L160:pc}
      REG_BR_PROB 214748374
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
                    (const_int 7 [0x7]))
                (label_ref 160)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _2 ])
            (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
                    (const_int 7 [0x7]))
                (label_ref 160)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _2 ])
            (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8]))
    ])

Trying 28 -> 29:
   28: flags:CC=cmp(r83:QI,0x4)
   29: pc={(gtu(flags:CC,0))?L38:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 536870926
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:QI 83 [ _2 ])
            (const_int 4 [0x4]))
        (label_ref 38)
        (pc)))

Trying 33 -> 34:
   33: flags:CC=cmp(r83:QI,0x2)
      REG_DEAD r83:QI
   34: pc={(gtu(flags:CC,0))?L52:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 477218590
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:QI 83 [ _2 ])
            (const_int 2 [0x2]))
        (label_ref 52)
        (pc)))

Trying 40 -> 41:
   40: flags:CCZ=cmp(r83:QI,0x5)
      REG_DEAD r83:QI
   41: pc={(flags:CCZ==0)?L67:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 858993454
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 83 [ _2 ])
            (const_int 5 [0x5]))
        (label_ref 67)
        (pc)))

Trying 47 -> 48:
   47: flags:CCZ=cmp(r83:QI,0x8)
      REG_DEAD r83:QI
   48: pc={(flags:CCZ==0)?L96:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 715827886
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 83 [ _2 ])
            (const_int 8 [0x8]))
        (label_ref 96)
        (pc)))

Trying 73 -> 83:
   73: r135:DF=r179:DF
      REG_DEAD r179:DF
   83: xmm1:DF=r135:DF
      REG_DEAD r135:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (reg:DF 179))
allowing combination of insns 73 and 83
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 73.
modifying insn i3    83: xmm1:DF=r179:DF
      REG_DEAD r179:DF
deferring rescan insn with uid = 83.

Trying 83 -> 84:
   83: xmm1:DF=r179:DF
      REG_DEAD r179:DF
   84: parallel=call [r133:DI] argc:0
      REG_DEAD r133:DI
      REG_CALL_DECL (nil)
Can't combine i2 into i3

Trying 86 -> 91:
   86: r141:DF=r181:DF
      REG_DEAD r181:DF
   91: xmm1:DF=r141:DF
      REG_DEAD r141:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (reg:DF 181))
allowing combination of insns 86 and 91
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 86.
modifying insn i3    91: xmm1:DF=r181:DF
      REG_DEAD r181:DF
deferring rescan insn with uid = 91.

Trying 91 -> 93:
   91: xmm1:DF=r181:DF
      REG_DEAD r181:DF
   93: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
Can't combine i2 into i3

Trying 104 -> 107:
  104: r129:DI=r182:DI
      REG_DEAD r182:DI
  107: [r129:DI+0xd]=r111:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 182)
                    (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_53].size+0 S4 A8])
            (reg/v:SI 111 [ sz ]))
        (set (reg/v/f:DI 129 [ <retval> ])
            (reg:DI 182))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 182)
                    (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_53].size+0 S4 A8])
            (reg/v:SI 111 [ sz ]))
        (set (reg/v/f:DI 129 [ <retval> ])
            (reg:DI 182))
    ])

Trying 117 -> 118:
  117: flags:CCZ=cmp(r111:SI,0)
  118: pc={(flags:CCZ==0)?L304:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 111 [ sz ])
            (const_int 0 [0]))
        (label_ref:DI 304)
        (pc)))

Trying 126 -> 128:
  126: si:SI=0x1
  128: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 129 -> 132:
  129: r112:DI=r183:DI
      REG_DEAD r183:DI
  132: flags:CCZ=cmp(r112:DI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:DI 183)
                (const_int 0 [0])))
        (set (reg/v/f:DI 112 [ result ])
            (reg:DI 183))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:DI 183)
                (const_int 0 [0])))
        (set (reg/v/f:DI 112 [ result ])
            (reg:DI 183))
    ])

Trying 132 -> 133:
  132: flags:CCZ=cmp(r112:DI,0)
  133: pc={(flags:CCZ!=0)?L142:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:DI 112 [ result ])
            (const_int 0 [0]))
        (label_ref 142)
        (pc)))

Trying 129, 132 -> 133:
  129: r112:DI=r183:DI
      REG_DEAD r183:DI
  132: flags:CCZ=cmp(r112:DI,0)
  133: pc={(flags:CCZ!=0)?L142:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:DI 183)
                    (const_int 0 [0]))
                (label_ref 142)
                (pc)))
        (set (reg/v/f:DI 112 [ result ])
            (reg:DI 183))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:DI 183)
                    (const_int 0 [0]))
                (label_ref 142)
                (pc)))
        (set (reg/v/f:DI 112 [ result ])
            (reg:DI 183))
    ])
Successfully matched this instruction:
(set (reg/v/f:DI 112 [ result ])
    (reg:DI 183))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 183)
            (const_int 0 [0]))
        (label_ref 142)
        (pc)))

Trying 136 -> 140:
  136: cx:DI=`__PRETTY_FUNCTION__.5776'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 137 -> 140:
  137: dx:SI=0x4d
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 138 -> 140:
  138: si:DI=`*.LC9'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 139 -> 140:
  139: di:DI=`*.LC10'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 137, 136 -> 140:
  137: dx:SI=0x4d
  136: cx:DI=`__PRETTY_FUNCTION__.5776'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 138, 136 -> 140:
  138: si:DI=`*.LC9'
  136: cx:DI=`__PRETTY_FUNCTION__.5776'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 139, 136 -> 140:
  139: di:DI=`*.LC10'
  136: cx:DI=`__PRETTY_FUNCTION__.5776'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 138, 137 -> 140:
  138: si:DI=`*.LC9'
  137: dx:SI=0x4d
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 139, 137 -> 140:
  139: di:DI=`*.LC10'
  137: dx:SI=0x4d
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 139, 138 -> 140:
  139: di:DI=`*.LC10'
  138: si:DI=`*.LC9'
  140: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 150 -> 155:
  150: {r113:SI=r113:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  155: flags:CCZ=cmp(r111:SI,r113:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 111 [ sz ])))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 111 [ sz ])))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 155 -> 156:
  155: flags:CCZ=cmp(r111:SI,r113:SI)
  156: pc={(flags:CCZ!=0)?L154:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 111 [ sz ])
            (reg/v:SI 113 [ i ]))
        (label_ref:DI 154)
        (pc)))

Trying 150, 155 -> 156:
  150: {r113:SI=r113:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  155: flags:CCZ=cmp(r111:SI,r113:SI)
  156: pc={(flags:CCZ!=0)?L154:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 111 [ sz ]))
                (label_ref:DI 154)
                (pc)))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 113 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 111 [ sz ]))
                (label_ref:DI 154)
                (pc)))
        (set (reg/v:SI 113 [ i ])
            (plus:SI (reg/v:SI 113 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 168 -> 172:
  168: cx:SI=0xa
  172: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
Can't combine i2 into i3

Trying 176 -> 178:
  176: r120:SI=[r82:DI+0xa]
  178: {r114:SI=r120:SI*r110:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 114 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])
                (reg:SI 110 [ _38 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 120 [ prephitmp_109 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 114 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])
                (reg:SI 110 [ _38 ])))
        (set (reg:SI 120 [ prephitmp_109 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8]))
    ])

Trying 177 -> 178:
  177: r110:SI=[r82:DI+0xe]
  178: {r114:SI=r120:SI*r110:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 114 [ rc ])
            (mult:SI (reg:SI 120 [ prephitmp_109 ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 114 [ rc ])
            (mult:SI (reg:SI 120 [ prephitmp_109 ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])

Trying 177, 176 -> 178:
  177: r110:SI=[r82:DI+0xe]
  176: r120:SI=[r82:DI+0xa]
  178: {r114:SI=r120:SI*r110:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 114 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (set (reg:SI 120 [ prephitmp_109 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 114 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (set (reg:SI 120 [ prephitmp_109 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8]))
    ])

Trying 185 -> 186:
  185: flags:CCZ=cmp(r120:SI,0)
  186: pc={(flags:CCZ!=0)?L336:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 120 [ prephitmp_109 ])
            (const_int 0 [0]))
        (label_ref:DI 336)
        (pc)))

Trying 196 -> 197:
  196: {r145:SI=r110:SI*r115:SI;clobber flags:CC;}
      REG_DEAD r110:SI
      REG_UNUSED flags:CC
  197: {r116:SI=r145:SI+r118:SI;clobber flags:CC;}
      REG_DEAD r145:SI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 116 [ index ])
            (plus:SI (mult:SI (reg:SI 110 [ _38 ])
                    (reg/v:SI 115 [ i ]))
                (reg/v:SI 118 [ j ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:SI 116 [ index ])
    (plus:SI (mult:SI (reg:SI 110 [ _38 ])
            (reg/v:SI 115 [ i ]))
        (reg/v:SI 118 [ j ])))

Trying 197 -> 202:
  197: {r116:SI=r145:SI+r118:SI;clobber flags:CC;}
      REG_DEAD r145:SI
      REG_UNUSED flags:CC
  202: r146:DI=zero_extend(r116:SI)
Failed to match this instruction:
(parallel [
        (set (reg:DI 146 [ index ])
            (zero_extend:DI (plus:SI (reg:SI 145)
                    (reg/v:SI 118 [ j ]))))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (reg:SI 145)
                (reg/v:SI 118 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 146 [ index ])
            (zero_extend:DI (plus:SI (reg:SI 145)
                    (reg/v:SI 118 [ j ]))))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (reg:SI 145)
                (reg/v:SI 118 [ j ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 116 [ index ])
    (plus:SI (reg:SI 145)
        (reg/v:SI 118 [ j ])))
Successfully matched this instruction:
(set (reg:DI 146 [ index ])
    (zero_extend:DI (plus:SI (reg:SI 145)
            (reg/v:SI 118 [ j ]))))
rejecting combination of insns 197 and 202
original costs 4 + 1 = 5
replacement costs 4 + 5 = 9

Trying 196, 197 -> 202:
  196: {r145:SI=r110:SI*r115:SI;clobber flags:CC;}
      REG_DEAD r110:SI
      REG_UNUSED flags:CC
  197: {r116:SI=r145:SI+r118:SI;clobber flags:CC;}
      REG_DEAD r145:SI
      REG_UNUSED flags:CC
  202: r146:DI=zero_extend(r116:SI)
Failed to match this instruction:
(parallel [
        (set (reg:DI 146 [ index ])
            (zero_extend:DI (plus:SI (mult:SI (reg:SI 110 [ _38 ])
                        (reg/v:SI 115 [ i ]))
                    (reg/v:SI 118 [ j ]))))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (mult:SI (reg:SI 110 [ _38 ])
                    (reg/v:SI 115 [ i ]))
                (reg/v:SI 118 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 146 [ index ])
            (zero_extend:DI (plus:SI (mult:SI (reg:SI 110 [ _38 ])
                        (reg/v:SI 115 [ i ]))
                    (reg/v:SI 118 [ j ]))))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (mult:SI (reg:SI 110 [ _38 ])
                    (reg/v:SI 115 [ i ]))
                (reg/v:SI 118 [ j ])))
    ])

Trying 202 -> 203:
  202: r146:DI=zero_extend(r116:SI)
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 147)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 197, 202 -> 203:
  197: {r116:SI=r145:SI+r118:SI;clobber flags:CC;}
      REG_DEAD r145:SI
      REG_UNUSED flags:CC
  202: r146:DI=zero_extend(r116:SI)
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                            (reg/v:SI 118 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (reg:SI 145)
                (reg/v:SI 118 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                            (reg/v:SI 118 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (reg:SI 145)
                (reg/v:SI 118 [ j ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 116 [ index ])
    (plus:SI (reg:SI 145)
        (reg/v:SI 118 [ j ])))
Failed to match this instruction:
(set (reg:DI 147)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                    (reg/v:SI 118 [ j ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 203 -> 204:
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
  204: {r97:DI=r147:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _21 ])
            (plus:DI (ashift:DI (reg:DI 146 [ index ])
                    (const_int 3 [0x3]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 147)
            (ashift:DI (reg:DI 146 [ index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _21 ])
            (plus:DI (ashift:DI (reg:DI 146 [ index ])
                    (const_int 3 [0x3]))
                (const_int 4 [0x4])))
        (set (reg:DI 147)
            (ashift:DI (reg:DI 146 [ index ])
                (const_int 3 [0x3])))
    ])
Successfully matched this instruction:
(set (reg:DI 147)
    (ashift:DI (reg:DI 146 [ index ])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 97 [ _21 ])
    (plus:DI (ashift:DI (reg:DI 146 [ index ])
            (const_int 3 [0x3]))
        (const_int 4 [0x4])))
rejecting combination of insns 203 and 204
original costs 4 + 4 = 8
replacement costs 4 + 8 = 12

Trying 202, 203 -> 204:
  202: r146:DI=zero_extend(r116:SI)
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
  204: {r97:DI=r147:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _21 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _21 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 147)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 197, 202, 203 -> 204:
  197: {r116:SI=r145:SI+r118:SI;clobber flags:CC;}
      REG_DEAD r145:SI
      REG_UNUSED flags:CC
  202: r146:DI=zero_extend(r116:SI)
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
  204: {r97:DI=r147:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _21 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                                (reg/v:SI 118 [ j ])) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                            (reg/v:SI 118 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (reg:SI 145)
                (reg/v:SI 118 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 97 [ _21 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                                (reg/v:SI 118 [ j ])) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 145)
                            (reg/v:SI 118 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 116 [ index ])
            (plus:SI (reg:SI 145)
                (reg/v:SI 118 [ j ])))
    ])

Trying 204 -> 208:
  204: {r97:DI=r147:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
  208: {r122:DI=r172:DI+r97:DI;clobber flags:CC;}
      REG_DEAD r97:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 122 [ _123 ])
            (plus:DI (plus:DI (reg/f:DI 172 [ pretmp_139 ])
                    (reg:DI 147))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 122 [ _123 ])
    (plus:DI (plus:DI (reg/f:DI 172 [ pretmp_139 ])
            (reg:DI 147))
        (const_int 4 [0x4])))
allowing combination of insns 204 and 208
original costs 4 + 4 = 8
replacement cost 5
deferring deletion of insn with uid = 204.
modifying insn i3   208: r122:DI=r172:DI+r147:DI+0x4
      REG_DEAD r147:DI
deferring rescan insn with uid = 208.

Trying 203 -> 205:
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
  205: r99:DF=[r121:DI+r147:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 99 [ _23 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 146 [ index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_22+0 S8 A64]))
        (set (reg:DI 147)
            (ashift:DI (reg:DI 146 [ index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 99 [ _23 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 146 [ index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_22+0 S8 A64]))
        (set (reg:DI 147)
            (ashift:DI (reg:DI 146 [ index ])
                (const_int 3 [0x3])))
    ])

Trying 202, 203 -> 205:
  202: r146:DI=zero_extend(r116:SI)
  203: {r147:DI=r146:DI<<0x3;clobber flags:CC;}
      REG_DEAD r146:DI
      REG_UNUSED flags:CC
  205: r99:DF=[r121:DI+r147:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 99 [ _23 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_22+0 S8 A64]))
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 99 [ _23 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_22+0 S8 A64]))
        (set (reg:DI 147)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 147)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 116 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 209 -> 210:
  209: flags:CCZ=cmp([r82:DI+0x9],0x5)
  210: pc={(flags:CCZ!=0)?L247:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 708669604
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem:QI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_1].sub_type+0 S1 A8])
            (const_int 5 [0x5]))
        (label_ref 247)
        (pc)))

Trying 213 -> 214:
  213: {r148:SI=r114:SI+r116:SI;clobber flags:CC;}
      REG_DEAD r116:SI
      REG_UNUSED flags:CC
  214: r149:DI=zero_extend(r148:SI)
      REG_DEAD r148:SI
Successfully matched this instruction:
(set (reg:DI 149 [ c_index ])
    (zero_extend:DI (plus:SI (reg/v:SI 114 [ rc ])
            (reg/v:SI 116 [ index ]))))
allowing combination of insns 213 and 214
original costs 4 + 1 = 5
replacement cost 5
deferring deletion of insn with uid = 213.
modifying insn i3   214: r149:DI=zero_extend(r114:SI+r116:SI)
      REG_DEAD r116:SI
deferring rescan insn with uid = 214.

Trying 214 -> 215:
  214: r149:DI=zero_extend(r114:SI+r116:SI)
      REG_DEAD r116:SI
  215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 150)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                            (reg/v:SI 116 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 150)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                    (reg/v:SI 116 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 215 -> 223:
  215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
  223: r154:DF=[r121:DI+r150:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 154 [+8 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 149 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (ashift:DI (reg:DI 149 [ c_index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 154 [+8 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 149 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (ashift:DI (reg:DI 149 [ c_index ])
                (const_int 3 [0x3])))
    ])

Trying 214, 215 -> 223:
  214: r149:DI=zero_extend(r114:SI+r116:SI)
      REG_DEAD r116:SI
  215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
  223: r154:DF=[r121:DI+r150:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 154 [+8 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                                        (reg/v:SI 116 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                            (reg/v:SI 116 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 154 [+8 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                                        (reg/v:SI 116 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                            (reg/v:SI 116 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 150)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                    (reg/v:SI 116 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 223 -> 225:
  223: r154:DF=[r121:DI+r150:DI+0x4]
  225: xmm1:DF=r154:DF
      REG_DEAD r154:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (mem:DF (plus:DI (plus:DI (reg/f:DI 121 [ pretmp_114 ])
                (reg:DI 150))
            (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
allowing combination of insns 223 and 225
original costs 9 + 4 = 13
replacement cost 9
deferring deletion of insn with uid = 223.
modifying insn i3   225: xmm1:DF=[r121:DI+r150:DI+0x4]
deferring rescan insn with uid = 225.

Trying 215 -> 225:
  215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
  225: xmm1:DF=[r121:DI+r150:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 149 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (ashift:DI (reg:DI 149 [ c_index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 149 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (ashift:DI (reg:DI 149 [ c_index ])
                (const_int 3 [0x3])))
    ])

Trying 214, 215 -> 225:
  214: r149:DI=zero_extend(r114:SI+r116:SI)
      REG_DEAD r116:SI
  215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
  225: xmm1:DF=[r121:DI+r150:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                                        (reg/v:SI 116 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                            (reg/v:SI 116 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                                        (reg/v:SI 116 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 121 [ pretmp_114 ]))
                    (const_int 4 [0x4])) [2 *_28+0 S8 A64]))
        (set (reg:DI 150)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                            (reg/v:SI 116 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 150)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 114 [ rc ])
                    (reg/v:SI 116 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 225 -> 226:
  225: xmm1:DF=[r121:DI+r150:DI+0x4]
  226: parallel=call [r133:DI] argc:0
      REG_CALL_DECL (nil)
Can't combine i2 into i3

Trying 215, 225 -> 226:
  215: {r150:DI=r149:DI<<0x3;clobber flags:CC;}
      REG_DEAD r149:DI
      REG_UNUSED flags:CC
  225: xmm1:DF=[r121:DI+r150:DI+0x4]
  226: parallel=call [r133:DI] argc:0
      REG_CALL_DECL (nil)
Can't combine i2 into i3

Trying 227 -> 233:
  227: r155:DF=r185:DF
      REG_DEAD r185:DF
  233: [r122:DI]=r155:DF
      REG_DEAD r155:DF
      REG_DEAD r122:DI
Successfully matched this instruction:
(set (mem:DF (reg/f:DI 122 [ _123 ]) [2 MEM[(double *)_123]+0 S8 A64])
    (reg:DF 185))
allowing combination of insns 227 and 233
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 227.
modifying insn i3   233: [r122:DI]=r185:DF
      REG_DEAD r185:DF
      REG_DEAD r122:DI
deferring rescan insn with uid = 233.

Trying 228 -> 235:
  228: r156:DF=r186:DF
      REG_DEAD r186:DF
  235: [r172:DI+r150:DI+0x4]=r156:DF
      REG_DEAD r156:DF
      REG_DEAD r150:DI
Successfully matched this instruction:
(set (mem:DF (plus:DI (plus:DI (reg/f:DI 172 [ pretmp_139 ])
                (reg:DI 150))
            (const_int 4 [0x4])) [2 *_33+0 S8 A64])
    (reg:DF 186))
allowing combination of insns 228 and 235
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 228.
modifying insn i3   235: [r172:DI+r150:DI+0x4]=r186:DF
      REG_DEAD r186:DF
      REG_DEAD r150:DI
deferring rescan insn with uid = 235.

Trying 238 -> 242:
  238: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  242: flags:CC=cmp(r118:SI,r110:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 110 [ _38 ])))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 110 [ _38 ])))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 241 -> 242:
  241: r110:SI=[r82:DI+0xe]
  242: flags:CC=cmp(r118:SI,r110:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (reg/v:SI 118 [ j ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (reg/v:SI 118 [ j ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])

Trying 241, 238 -> 242:
  241: r110:SI=[r82:DI+0xe]
  238: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  242: flags:CC=cmp(r118:SI,r110:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 242 -> 243:
  242: flags:CC=cmp(r118:SI,r110:SI)
  243: pc={(ltu(flags:CC,0))?L263:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 118 [ j ])
            (reg:SI 110 [ _38 ]))
        (label_ref:DI 263)
        (pc)))

Trying 238, 242 -> 243:
  238: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  242: flags:CC=cmp(r118:SI,r110:SI)
  243: pc={(ltu(flags:CC,0))?L263:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 118 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 110 [ _38 ]))
                (label_ref:DI 263)
                (pc)))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 118 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 110 [ _38 ]))
                (label_ref:DI 263)
                (pc)))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 241, 242 -> 243:
  241: r110:SI=[r82:DI+0xe]
  242: flags:CC=cmp(r118:SI,r110:SI)
  243: pc={(ltu(flags:CC,0))?L263:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg/v:SI 118 [ j ])
                    (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
                (label_ref:DI 263)
                (pc)))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg/v:SI 118 [ j ])
                    (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
                (label_ref:DI 263)
                (pc)))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Successfully matched this instruction:
(set (reg:SI 110 [ _38 ])
    (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 118 [ j ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (label_ref:DI 263)
        (pc)))

Trying 252 -> 253:
  252: r109:DF=r187:DF
      REG_DEAD r187:DF
  253: [r122:DI]=r109:DF
      REG_DEAD r122:DI
      REG_DEAD r109:DF
Successfully matched this instruction:
(set (mem:DF (reg/f:DI 122 [ _123 ]) [2 MEM[(double *)_123]+0 S8 A64])
    (reg:DF 187))
allowing combination of insns 252 and 253
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 252.
modifying insn i3   253: [r122:DI]=r187:DF
      REG_DEAD r187:DF
      REG_DEAD r122:DI
deferring rescan insn with uid = 253.

Trying 255 -> 259:
  255: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  259: flags:CC=cmp(r110:SI,r118:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 110 [ _38 ])))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 110 [ _38 ])))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 258 -> 259:
  258: r110:SI=[r82:DI+0xe]
  259: flags:CC=cmp(r110:SI,r118:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])
                (reg/v:SI 118 [ j ])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])
                (reg/v:SI 118 [ j ])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])

Trying 258, 255 -> 259:
  258: r110:SI=[r82:DI+0xe]
  255: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  259: flags:CC=cmp(r110:SI,r118:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 259 -> 260:
  259: flags:CC=cmp(r110:SI,r118:SI)
  260: pc={(leu(flags:CC,0))?L266:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 110 [ _38 ])
            (reg/v:SI 118 [ j ]))
        (label_ref 266)
        (pc)))

Trying 255, 259 -> 260:
  255: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  259: flags:CC=cmp(r110:SI,r118:SI)
  260: pc={(leu(flags:CC,0))?L266:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 118 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 110 [ _38 ]))
                (label_ref 266)
                (pc)))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 118 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 110 [ _38 ]))
                (label_ref 266)
                (pc)))
        (set (reg/v:SI 118 [ j ])
            (plus:SI (reg/v:SI 118 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 258, 259 -> 260:
  258: r110:SI=[r82:DI+0xe]
  259: flags:CC=cmp(r110:SI,r118:SI)
  260: pc={(leu(flags:CC,0))?L266:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])
                    (reg/v:SI 118 [ j ]))
                (label_ref 266)
                (pc)))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])
                    (reg/v:SI 118 [ j ]))
                (label_ref 266)
                (pc)))
        (set (reg:SI 110 [ _38 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
    ])
Successfully matched this instruction:
(set (reg:SI 110 [ _38 ])
    (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8]))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])
            (reg/v:SI 118 [ j ]))
        (label_ref 266)
        (pc)))

Trying 273 -> 276:
  273: {r115:SI=r115:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  276: flags:CC=cmp(r115:SI,r120:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 115 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 120 [ prephitmp_109 ])))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 115 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 120 [ prephitmp_109 ])))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 276 -> 277:
  276: flags:CC=cmp(r115:SI,r120:SI)
  277: pc={(geu(flags:CC,0))?L304:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg/v:SI 115 [ i ])
            (reg:SI 120 [ prephitmp_109 ]))
        (label_ref:DI 304)
        (pc)))

Trying 273, 276 -> 277:
  273: {r115:SI=r115:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  276: flags:CC=cmp(r115:SI,r120:SI)
  277: pc={(geu(flags:CC,0))?L304:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 115 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 120 [ prephitmp_109 ]))
                (label_ref:DI 304)
                (pc)))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 115 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 120 [ prephitmp_109 ]))
                (label_ref:DI 304)
                (pc)))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 284 -> 285:
  284: flags:CCZ=cmp(r110:SI,0)
  285: pc={(flags:CCZ!=0)?L283:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1071964724
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 110 [ _38 ])
            (const_int 0 [0]))
        (label_ref 283)
        (pc)))

Trying 288 -> 292:
  288: {r115:SI=r115:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  292: flags:CC=cmp(r120:SI,r115:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 115 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 120 [ prephitmp_109 ])))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 115 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 120 [ prephitmp_109 ])))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 292 -> 293:
  292: flags:CC=cmp(r120:SI,r115:SI)
  293: pc={(gtu(flags:CC,0))?L291:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 120 [ prephitmp_109 ])
            (reg/v:SI 115 [ i ]))
        (label_ref 291)
        (pc)))

Trying 288, 292 -> 293:
  288: {r115:SI=r115:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  292: flags:CC=cmp(r120:SI,r115:SI)
  293: pc={(gtu(flags:CC,0))?L291:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 115 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 120 [ prephitmp_109 ]))
                (label_ref 291)
                (pc)))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 115 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 120 [ prephitmp_109 ]))
                (label_ref 291)
                (pc)))
        (set (reg/v:SI 115 [ i ])
            (plus:SI (reg/v:SI 115 [ i ])
                (const_int 1 [0x1])))
    ])
starting the processing of deferred insns
rescanning insn with uid = 83.
rescanning insn with uid = 91.
rescanning insn with uid = 208.
rescanning insn with uid = 214.
rescanning insn with uid = 225.
rescanning insn with uid = 233.
rescanning insn with uid = 235.
rescanning insn with uid = 253.
ending the processing of deferred insns


one_arg_math

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={15d,5u} r1={18d,5u} r2={17d,4u} r4={18d,4u} r5={21d,8u} r6={1d,28u} r7={1d,41u} r8={13d} r9={13d} r10={13d} r11={13d} r12={13d} r13={13d} r14={13d} r15={13d} r16={1d,27u} r17={42d,16u} r18={13d} r19={1d,28u} r20={20d,12u} r21={17d,6u} r22={14d} r23={14d} r24={14d} r25={14d} r26={14d} r27={14d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={14d} r37={14d} r38={13d} r39={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r82={1d,15u} r83={1d,5u} r84={1d,1u} r87={1d,2u} r99={1d,3u} r110={3d,5u} r111={1d,5u} r112={1d,3u} r113={2d,5u} r114={1d,3u} r115={3d,8u} r116={1d,4u} r118={3d,8u} r119={1d,2u} r120={2d,4u} r121={1d,2u} r122={1d,2u} r124={2d,2u} r129={5d,6u} r130={1d,2u} r132={1d,3u} r133={1d,3u} r134={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,2u} r149={1d,1u} r150={1d,2u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} 
;;    total ref usage 1314{1008d,306u,0e} in 208{195 regular + 13 call} insns.
;; basic block 2, loop depth 0, count 72990323 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY [always]  count:72990323 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 82 83 130 132 133 173 174 175
;; live  in  	 1 [dx] 2 [cx] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 82 83 130 132 133 173 174 175
;; live  kill	
(note 13 0 343 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 343 13 2 2 (set (reg:DI 173)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":52:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 343 344 2 (set (reg/v/f:DI 130 [ arg ])
        (reg:DI 173)) "cmodules/fbgc_math.c":52:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 173)
        (nil)))
(insn 344 2 4 2 (set (reg:DI 174)
        (reg:DI 1 dx [ fun ])) "cmodules/fbgc_math.c":52:1 -1
     (expr_list:REG_DEAD (reg:DI 1 dx [ fun ])
        (nil)))
(insn 4 344 345 2 (set (reg/v/f:DI 132 [ fun ])
        (reg:DI 174)) "cmodules/fbgc_math.c":52:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 174)
        (nil)))
(insn 345 4 5 2 (set (reg:DI 175)
        (reg:DI 2 cx [ zfun ])) "cmodules/fbgc_math.c":52:1 -1
     (expr_list:REG_DEAD (reg:DI 2 cx [ zfun ])
        (nil)))
(insn 5 345 6 2 (set (reg/v/f:DI 133 [ zfun ])
        (reg:DI 175)) "cmodules/fbgc_math.c":52:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 175)
        (nil)))
(note 6 5 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 6 16 2 (debug_marker) "cmodules/fbgc_math.c":53:2 -1
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 82 [ _1 ])
        (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64])) "cmodules/fbgc_math.c":53:12 66 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:QI 83 [ _2 ])
        (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])) "cmodules/fbgc_math.c":53:15 69 {*movqi_internal}
     (nil))
(insn 18 17 19 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 83 [ _2 ])
            (const_int 7 [0x7]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 160)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (int_list:REG_BR_PROB 214748374 (nil))
 -> 160)
;;  succ:       3 [80.0% (adjusted)]  count:58392258 (estimated locally) (FALLTHRU)
;;              18 [20.0% (adjusted)]  count:14598065 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133

;; basic block 3, loop depth 0, count 72990323 (estimated locally), maybe hot
;; Invalid sum of incoming counts 58392258 (estimated locally), should be 72990323 (estimated locally)
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [80.0% (adjusted)]  count:58392258 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 130 132 133
;; live  gen 	
;; live  kill	
(note 20 19 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 24 20 25 3 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 402653190 (nil)))
 -> 45)
;;  succ:       4 [62.5% (adjusted)]  count:45618952 (estimated locally) (FALLTHRU)
;;              9 [37.5% (adjusted)]  count:27371371 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133

;; basic block 4, loop depth 0, count 72990323 (estimated locally), maybe hot
;; Invalid sum of incoming counts 45618952 (estimated locally), should be 72990323 (estimated locally)
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 [62.5% (adjusted)]  count:45618952 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
;; live  gen 	 17 [flags]
;; live  kill	
(note 25 24 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 25 29 4 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 83 [ _2 ])
            (const_int 4 [0x4]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 536870926 (nil)))
 -> 38)
;;  succ:       5 [50.0% (adjusted)]  count:36495161 (estimated locally) (FALLTHRU)
;;              7 [50.0% (adjusted)]  count:36495162 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132 133

;; basic block 5, loop depth 0, count 72990323 (estimated locally), maybe hot
;; Invalid sum of incoming counts 36495161 (estimated locally), should be 72990323 (estimated locally)
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [50.0% (adjusted)]  count:36495161 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 132
;; live  gen 	 17 [flags]
;; live  kill	
(note 30 29 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 30 34 5 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 83 [ _2 ])
            (const_int 2 [0x2]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _2 ])
        (nil)))
(jump_insn 34 33 37 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 477218590 (nil)))
 -> 52)
;;  succ:       6 [55.6% (adjusted)]  count:40550180 (estimated locally) (FALLTHRU)
;;              11 [44.4% (adjusted)]  count:32440143 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132

;; basic block 6, loop depth 0, count 40550180 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 [55.6% (adjusted)]  count:40550180 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 129
;; live  kill	
(note 37 34 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 12 37 38 6 (set (reg/v/f:DI 129 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":53:2 66 {*movdi_internal}
     (nil))
;;  succ:       28 [always]  count:40550180 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129

;; basic block 7, loop depth 0, count 72990323 (estimated locally), maybe hot
;; Invalid sum of incoming counts 36495162 (estimated locally), should be 72990323 (estimated locally)
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       4 [50.0% (adjusted)]  count:36495162 (estimated locally)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 133
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 38 12 39 7 41 (nil) [1 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _2 ])
            (const_int 5 [0x5]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _2 ])
        (nil)))
(jump_insn 41 40 44 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 858993454 (nil)))
 -> 67)
;;  succ:       8 [20.0% (adjusted)]  count:14598065 (estimated locally) (FALLTHRU)
;;              12 [80.0% (adjusted)]  count:58392258 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133

;; basic block 8, loop depth 0, count 14598065 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       7 [20.0% (adjusted)]  count:14598065 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 129
;; live  kill	
(note 44 41 11 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 11 44 45 8 (set (reg/v/f:DI 129 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":53:2 66 {*movdi_internal}
     (nil))
;;  succ:       28 [always]  count:14598065 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129

;; basic block 9, loop depth 0, count 72990323 (estimated locally), maybe hot
;; Invalid sum of incoming counts 27371371 (estimated locally), should be 72990323 (estimated locally)
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       3 [37.5% (adjusted)]  count:27371371 (estimated locally)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 130 132 133
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 45 11 46 9 40 (nil) [1 uses])
(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _2 ])
            (const_int 8 [0x8]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _2 ])
        (nil)))
(jump_insn 48 47 51 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 96)
;;  succ:       10 [33.3% (adjusted)]  count:24330108 (estimated locally) (FALLTHRU)
;;              13 [66.7% (adjusted)]  count:48660215 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133

;; basic block 10, loop depth 0, count 24330108 (estimated locally), maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       9 [33.3% (adjusted)]  count:24330108 (estimated locally) (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u48(6){ }u49(7){ }u50(16){ }u51(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 129
;; live  kill	
(note 51 48 10 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 10 51 52 10 (set (reg/v/f:DI 129 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":53:2 66 {*movdi_internal}
     (nil))
;;  succ:       28 [always]  count:24330108 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129

;; basic block 11, loop depth 0, count 14598065 (estimated locally), maybe hot
;; Invalid sum of incoming counts 32440143 (estimated locally), should be 14598065 (estimated locally)
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       5 [44.4% (adjusted)]  count:32440143 (estimated locally)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 84 119 176 177
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 84 119 176 177
;; live  kill	
(code_label 52 10 53 11 42 (nil) [1 uses])
(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 11 (debug_marker) "cmodules/fbgc_math.c":58:4 -1
     (nil))
(insn 55 54 56 11 (set (reg:DI 5 di)
        (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_math.c":58:19 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (nil)))
(call_insn 56 55 346 11 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":58:19 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 346 56 57 11 (set (reg:DF 176)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":58:19 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 57 346 58 11 (set (reg/v:DF 119 [ dbarg ])
        (reg:DF 176)) "cmodules/fbgc_math.c":58:19 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 176)
        (nil)))
(debug_insn 58 57 59 11 (var_location:DF dbarg (reg/v:DF 119 [ dbarg ])) "cmodules/fbgc_math.c":58:19 -1
     (nil))
(debug_insn 59 58 60 11 (debug_marker) "cmodules/fbgc_math.c":59:4 -1
     (nil))
(insn 60 59 61 11 (set (reg:DF 20 xmm0)
        (reg/v:DF 119 [ dbarg ])) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg/v:DF 119 [ dbarg ])
        (nil)))
(call_insn 61 60 347 11 (set (reg:DF 20 xmm0)
        (call (mem:QI (reg/v/f:DI 132 [ fun ]) [0 *fun_57(D) S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":59:11 677 {*call_value}
     (expr_list:REG_DEAD (reg/v/f:DI 132 [ fun ])
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 347 61 62 11 (set (reg:DF 177)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":59:11 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 62 347 63 11 (set (reg:DF 84 [ _3 ])
        (reg:DF 177)) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 177)
        (nil)))
(insn 63 62 64 11 (set (reg:DF 20 xmm0)
        (reg:DF 84 [ _3 ])) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 84 [ _3 ])
        (nil)))
(call_insn/j 64 63 67 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":59:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
;;  succ:       EXIT [always]  count:14598065 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 12, loop depth 0, count 14598065 (estimated locally), maybe hot
;; Invalid sum of incoming counts 58392258 (estimated locally), should be 14598065 (estimated locally)
;;  prev block 11, next block 13, flags: (RTL, MODIFIED)
;;  pred:       7 [80.0% (adjusted)]  count:58392258 (estimated locally)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 134 135 140 141 178 179 180 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 133
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 21 [xmm1] 134 135 140 141 178 179 180 181
;; live  kill	
(code_label 67 64 68 12 44 (nil) [1 uses])
(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 12 (debug_marker) "cmodules/fbgc_math.c":63:4 -1
     (nil))
(insn 70 69 71 12 (set (reg:DI 5 di)
        (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_math.c":63:27 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (nil)))
(call_insn 71 70 348 12 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_complex") [flags 0x41]  <function_decl 0x7f213e3db800 convert_fbgc_object_to_complex>) [0 convert_fbgc_object_to_complex S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":63:27 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_complex") [flags 0x41]  <function_decl 0x7f213e3db800 convert_fbgc_object_to_complex>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 348 71 72 12 (set (reg:DF 178)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":63:27 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 72 348 349 12 (set (reg:DF 134)
        (reg:DF 178)) "cmodules/fbgc_math.c":63:27 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 178)
        (nil)))
(insn 349 72 73 12 (set (reg:DF 179)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":63:27 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(note 73 349 77 12 NOTE_INSN_DELETED)
(debug_insn 77 73 82 12 (debug_marker) "cmodules/fbgc_math.c":64:4 -1
     (nil))
(insn 82 77 83 12 (set (reg:DF 20 xmm0)
        (reg:DF 134)) "cmodules/fbgc_math.c":64:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 134)
        (nil)))
(insn 83 82 84 12 (set (reg:DF 21 xmm1)
        (reg:DF 179)) "cmodules/fbgc_math.c":64:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 179)
        (nil)))
(call_insn 84 83 350 12 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (reg/v/f:DI 133 [ zfun ]) [0 *zfun_58(D) S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":64:9 677 {*call_value}
     (expr_list:REG_DEAD (reg/v/f:DI 133 [ zfun ])
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list (use (reg:DF 21 xmm1))
        (expr_list (use (reg:DF 20 xmm0))
            (nil))))
(insn 350 84 85 12 (set (reg:DF 180)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":64:9 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 85 350 351 12 (set (reg:DF 140)
        (reg:DF 180)) "cmodules/fbgc_math.c":64:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 180)
        (nil)))
(insn 351 85 86 12 (set (reg:DF 181)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":64:9 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(note 86 351 90 12 NOTE_INSN_DELETED)
(debug_insn 90 86 91 12 (debug_marker) "cmodules/fbgc_math.c":65:4 -1
     (nil))
(insn 91 90 92 12 (set (reg:DF 21 xmm1)
        (reg:DF 181)) "cmodules/fbgc_math.c":65:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 181)
        (nil)))
(insn 92 91 93 12 (set (reg:DF 20 xmm0)
        (reg:DF 140)) "cmodules/fbgc_math.c":65:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 140)
        (nil)))
(call_insn/j 93 92 96 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_complex_object") [flags 0x41]  <function_decl 0x7f213e3f0300 new_fbgc_complex_object>) [0 new_fbgc_complex_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":65:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (expr_list:REG_DEAD (reg:DF 20 xmm0)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_complex_object") [flags 0x41]  <function_decl 0x7f213e3f0300 new_fbgc_complex_object>)
                (nil))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DF (use (reg:DF 21 xmm1))
            (nil))))
;;  succ:       EXIT [always]  count:14598065 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 13, loop depth 0, count 14598065 (estimated locally), maybe hot
;; Invalid sum of incoming counts 48660215 (estimated locally), should be 14598065 (estimated locally)
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       9 [66.7% (adjusted)]  count:48660215 (estimated locally)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 111 129 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130 132 133
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 111 129 182
;; live  kill	
(code_label 96 93 97 13 45 (nil) [1 uses])
(note 97 96 98 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 13 (debug_marker) "cmodules/fbgc_math.c":69:4 -1
     (nil))
(insn 99 98 100 13 (set (reg/v:SI 111 [ sz ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)_1].size+0 S4 A8])) "cmodules/fbgc_math.c":69:11 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (nil)))
(debug_insn 100 99 101 13 (var_location:SI sz (reg/v:SI 111 [ sz ])) "cmodules/fbgc_math.c":69:11 -1
     (nil))
(debug_insn 101 100 102 13 (debug_marker) "cmodules/fbgc_math.c":70:4 -1
     (nil))
(insn 102 101 103 13 (set (reg:SI 5 di)
        (reg/v:SI 111 [ sz ])) "cmodules/fbgc_math.c":70:34 67 {*movsi_internal}
     (nil))
(call_insn 103 102 352 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fec00 new_fbgc_tuple_object>) [0 new_fbgc_tuple_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":70:34 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fec00 new_fbgc_tuple_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 352 103 104 13 (set (reg:DI 182)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":70:34 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 104 352 105 13 (set (reg/v/f:DI 129 [ <retval> ])
        (reg:DI 182)) "cmodules/fbgc_math.c":70:34 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 182)
        (nil)))
(debug_insn 105 104 106 13 (var_location:DI res_tp (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":70:34 -1
     (nil))
(debug_insn 106 105 107 13 (debug_marker) "cmodules/fbgc_math.c":71:4 -1
     (nil))
(insn 107 106 108 13 (set (mem:SI (plus:DI (reg/v/f:DI 129 [ <retval> ])
                (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_53].size+0 S4 A8])
        (reg/v:SI 111 [ sz ])) "cmodules/fbgc_math.c":71:35 67 {*movsi_internal}
     (nil))
(debug_insn 108 107 109 13 (debug_marker) "cmodules/fbgc_math.c":72:4 -1
     (nil))
(insn 109 108 110 13 (set (reg/f:DI 87 [ _6 ])
        (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_50(D)+0 S8 A64])) "cmodules/fbgc_math.c":72:39 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 130 [ arg ])
        (nil)))
(debug_insn 110 109 111 13 (var_location:DI D#28 (plus:DI (reg/f:DI 87 [ _6 ])
        (const_int 17 [0x11]))) "cmodules/fbgc_math.c":72:26 -1
     (nil))
(debug_insn 111 110 112 13 (var_location:DI tp_content (debug_expr:DI D#28)) "cmodules/fbgc_math.c":72:26 -1
     (nil))
(debug_insn 112 111 113 13 (debug_marker) "cmodules/fbgc_math.c":72:67 -1
     (nil))
(debug_insn 113 112 114 13 (debug_marker) "cmodules/fbgc_math.c":74:4 -1
     (nil))
(debug_insn 114 113 115 13 (debug_marker) "cmodules/fbgc_math.c":74:8 -1
     (nil))
(debug_insn 115 114 116 13 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 116 115 117 13 (debug_marker) "cmodules/fbgc_math.c":74:22 -1
     (nil))
(insn 117 116 118 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 111 [ sz ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":74:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 118 117 119 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 304)
            (pc))) "cmodules/fbgc_math.c":74:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 304)
;;  succ:       14 [89.0% (guessed)]  count:12992278 (estimated locally) (FALLTHRU)
;;              28 [11.0% (guessed)]  count:1605787 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133

;; basic block 14, loop depth 0, count 12992278 (estimated locally), maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       13 [89.0% (guessed)]  count:12992278 (estimated locally) (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; lr  def 	 17 [flags] 113 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87 111 129 132 133
;; live  gen 	 113 124
;; live  kill	 17 [flags]
(note 119 118 120 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 120 119 7 14 (parallel [
            (set (reg:DI 124 [ ivtmp.68 ])
                (plus:DI (reg/f:DI 87 [ _6 ])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 87 [ _6 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 7 120 154 14 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":74:15 67 {*movsi_internal}
     (nil))
;;  succ:       15 [always]  count:12992278 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133

;; basic block 15, loop depth 0, count 117730595 (estimated locally), maybe hot
;;  prev block 14, next block 16, flags: (RTL)
;;  pred:       14 [always]  count:12992278 (estimated locally) (FALLTHRU)
;;              17 [89.0% (guessed)]  count:104738318 (estimated locally) (DFS_BACK)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 124 132 133
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 112 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 112 183
;; live  kill	
(code_label 154 7 121 15 47 (nil) [1 uses])
(note 121 154 122 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 15 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 123 122 124 15 (debug_marker) "cmodules/fbgc_math.c":76:5 -1
     (nil))
(insn 124 123 125 15 (set (reg:DI 2 cx)
        (reg/v/f:DI 133 [ zfun ])) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
(insn 125 124 126 15 (set (reg:DI 1 dx)
        (reg/v/f:DI 132 [ fun ])) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
(insn 126 125 127 15 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "cmodules/fbgc_math.c":76:35 67 {*movsi_internal}
     (nil))
(insn 127 126 128 15 (set (reg:DI 5 di)
        (reg:DI 124 [ ivtmp.68 ])) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
(call_insn 128 127 353 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>) [0 one_arg_math S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":76:35 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 353 128 129 15 (set (reg:DI 183)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":76:35 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 129 353 130 15 (set (reg/v/f:DI 112 [ result ])
        (reg:DI 183)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 183)
        (nil)))
(debug_insn 130 129 131 15 (var_location:DI result (reg/v/f:DI 112 [ result ])) "cmodules/fbgc_math.c":76:35 -1
     (nil))
(debug_insn 131 130 132 15 (debug_marker) "cmodules/fbgc_math.c":77:5 -1
     (nil))
(insn 132 131 133 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 112 [ result ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":77:5 8 {*cmpdi_ccno_1}
     (nil))
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) "cmodules/fbgc_math.c":77:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1073312332 (nil)))
 -> 142)
;;  succ:       17 [100.0% (guessed)]  count:117683503 (estimated locally)
;;              16 [0.0% (guessed)]  count:47092 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133

;; basic block 16, loop depth 0, count 47092 (estimated locally)
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       15 [0.0% (guessed)]  count:47092 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(note 134 133 135 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 16 (debug_marker) "cmodules/fbgc_math.c":77:5 -1
     (nil))
(insn 136 135 137 16 (set (reg:DI 2 cx)
        (symbol_ref:DI ("__PRETTY_FUNCTION__.5776") [flags 0x2]  <var_decl 0x7f213dfa6990 __PRETTY_FUNCTION__>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(insn 137 136 138 16 (set (reg:SI 1 dx)
        (const_int 77 [0x4d])) "cmodules/fbgc_math.c":77:5 67 {*movsi_internal}
     (nil))
(insn 138 137 139 16 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f213e0b5900 *.LC9>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(insn 139 138 140 16 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f213e0b5990 *.LC10>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(call_insn 140 139 142 16 (call (mem:QI (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x7f213e2a1c00 __assert_fail>) [0 __assert_fail S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":77:5 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x7f213e2a1c00 __assert_fail>)
                        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                            (expr_list:REG_NORETURN (const_int 0 [0])
                                (expr_list:REG_EH_REGION (const_int 0 [0])
                                    (nil)))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 7 [sp] 16 [argp] 19 [frame]

;; basic block 17, loop depth 0, count 117683503 (estimated locally), maybe hot
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       15 [100.0% (guessed)]  count:117683503 (estimated locally)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(6){ }u140(7){ }u141(16){ }u142(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 113 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 112 113 124 129 132 133
;; live  gen 	 1 [dx] 4 [si] 5 [di] 17 [flags] 113 124
;; live  kill	 17 [flags]
(code_label 142 140 143 17 46 (nil) [1 uses])
(note 143 142 144 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 17 (debug_marker) "cmodules/fbgc_math.c":78:5 -1
     (nil))
(insn 145 144 146 17 (set (reg:SI 1 dx)
        (reg/v:SI 113 [ i ])) "cmodules/fbgc_math.c":78:5 67 {*movsi_internal}
     (nil))
(insn 146 145 147 17 (set (reg:DI 4 si)
        (reg/v/f:DI 112 [ result ])) "cmodules/fbgc_math.c":78:5 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 112 [ result ])
        (nil)))
(insn 147 146 148 17 (set (reg:DI 5 di)
        (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":78:5 66 {*movdi_internal}
     (nil))
(call_insn 148 147 149 17 (call (mem:QI (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fee00 set_object_in_fbgc_tuple_object>) [0 set_object_in_fbgc_tuple_object S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":78:5 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fee00 set_object_in_fbgc_tuple_object>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(debug_insn 149 148 150 17 (debug_marker) "cmodules/fbgc_math.c":74:31 -1
     (nil))
(insn 150 149 151 17 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":74:31 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 151 150 152 17 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))
(debug_insn 152 151 153 17 (debug_marker) "cmodules/fbgc_math.c":74:22 -1
     (nil))
(insn 153 152 155 17 (parallel [
            (set (reg:DI 124 [ ivtmp.68 ])
                (plus:DI (reg:DI 124 [ ivtmp.68 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 155 153 156 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 111 [ sz ])
            (reg/v:SI 113 [ i ]))) "cmodules/fbgc_math.c":74:4 11 {*cmpsi_1}
     (nil))
(jump_insn 156 155 160 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 154)
            (pc))) "cmodules/fbgc_math.c":74:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 154)
;;  succ:       15 [89.0% (guessed)]  count:104738318 (estimated locally) (DFS_BACK)
;;              28 [11.0% (guessed)]  count:12945185 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 111 113 124 129 132 133

;; basic block 18, loop depth 0, count 14598065 (estimated locally), maybe hot
;;  prev block 17, next block 19, flags: (RTL)
;;  pred:       2 [20.0% (adjusted)]  count:14598065 (estimated locally)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 110 114 115 120 129 142 143 144 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 132 133
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 110 114 115 120 129 142 143 144 184
;; live  kill	 17 [flags]
(code_label 160 156 161 18 39 (nil) [1 uses])
(note 161 160 162 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 162 161 163 18 (debug_marker) "cmodules/fbgc_math.c":84:4 -1
     (nil))
(debug_insn 163 162 164 18 (var_location:DI m (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_math.c":84:32 -1
     (nil))
(debug_insn 164 163 165 18 (debug_marker) "cmodules/fbgc_math.c":85:4 -1
     (nil))
(insn 165 164 166 18 (set (reg:SI 142 [ MEM[(struct fbgc_matrix_object *)_1].column ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 166 165 167 18 (set (reg:SI 143 [ MEM[(struct fbgc_matrix_object *)_1].row ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 167 166 168 18 (set (reg:SI 144 [ MEM[(struct fbgc_matrix_object *)_1].sub_type ])
        (zero_extend:SI (mem:QI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_1].sub_type+0 S1 A8]))) "cmodules/fbgc_math.c":85:33 119 {*zero_extendqisi2}
     (nil))
(insn 168 167 169 18 (set (reg:SI 2 cx)
        (const_int 10 [0xa])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 169 168 170 18 (set (reg:SI 1 dx)
        (reg:SI 142 [ MEM[(struct fbgc_matrix_object *)_1].column ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 142 [ MEM[(struct fbgc_matrix_object *)_1].column ])
        (nil)))
(insn 170 169 171 18 (set (reg:SI 4 si)
        (reg:SI 143 [ MEM[(struct fbgc_matrix_object *)_1].row ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 143 [ MEM[(struct fbgc_matrix_object *)_1].row ])
        (nil)))
(insn 171 170 172 18 (set (reg:SI 5 di)
        (reg:SI 144 [ MEM[(struct fbgc_matrix_object *)_1].sub_type ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 144 [ MEM[(struct fbgc_matrix_object *)_1].sub_type ])
        (nil)))
(call_insn 172 171 354 18 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>) [0 new_fbgc_matrix_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":85:33 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>)
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 354 172 173 18 (set (reg:DI 184)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":85:33 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 173 354 174 18 (set (reg/v/f:DI 129 [ <retval> ])
        (reg:DI 184)) "cmodules/fbgc_math.c":85:33 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 184)
        (nil)))
(debug_insn 174 173 175 18 (var_location:DI res_m (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":85:33 -1
     (nil))
(debug_insn 175 174 176 18 (debug_marker) "cmodules/fbgc_math.c":87:4 -1
     (nil))
(insn 176 175 177 18 (set (reg:SI 120 [ prephitmp_109 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])) "cmodules/fbgc_math.c":87:17 67 {*movsi_internal}
     (nil))
(insn 177 176 178 18 (set (reg:SI 110 [ _38 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])) "cmodules/fbgc_math.c":87:24 67 {*movsi_internal}
     (nil))
(insn 178 177 179 18 (parallel [
            (set (reg/v:SI 114 [ rc ])
                (mult:SI (reg:SI 120 [ prephitmp_109 ])
                    (reg:SI 110 [ _38 ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":87:11 317 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 179 178 180 18 (var_location:SI rc (reg/v:SI 114 [ rc ])) "cmodules/fbgc_math.c":87:11 -1
     (nil))
(debug_insn 180 179 181 18 (debug_marker) "cmodules/fbgc_math.c":89:4 -1
     (nil))
(debug_insn 181 180 182 18 (debug_marker) "cmodules/fbgc_math.c":91:4 -1
     (nil))
(debug_insn 182 181 183 18 (debug_marker) "cmodules/fbgc_math.c":91:8 -1
     (nil))
(debug_insn 183 182 184 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 184 183 9 18 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 9 184 185 18 (set (reg/v:SI 115 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":91:15 67 {*movsi_internal}
     (nil))
(insn 185 9 186 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 120 [ prephitmp_109 ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":91:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 186 185 336 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 336)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 336)
;;  succ:       19 [89.0% (guessed)]  count:12992278 (estimated locally)
;;              28 [11.0% (guessed)]  count:1605787 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133

;; basic block 19, loop depth 0, count 12992278 (estimated locally), maybe hot
;;  prev block 18, next block 20, flags: (RTL)
;;  pred:       18 [89.0% (guessed)]  count:12992278 (estimated locally)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u181(6){ }u182(7){ }u183(16){ }u184(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 17 [flags] 172
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133
;; live  gen 	 172
;; live  kill	 17 [flags]
(code_label 336 186 335 19 59 (nil) [1 uses])
(note 335 336 192 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 192 335 283 19 (parallel [
            (set (reg/f:DI 172 [ pretmp_139 ])
                (plus:DI (reg/v/f:DI 129 [ <retval> ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       26 [always]  count:12992278 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

;; basic block 20, loop depth 0, count 105119326 (estimated locally), maybe hot
;;  prev block 19, next block 21, flags: (RTL)
;;  pred:       26 [99.8% (guessed)]  count:106372132 (estimated locally)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u186(6){ }u187(7){ }u188(16){ }u189(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 17 [flags] 118 121
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; live  gen 	 118 121
;; live  kill	 17 [flags]
(code_label 283 192 190 20 54 (nil) [1 uses])
(note 190 283 191 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 8 20 (parallel [
            (set (reg/f:DI 121 [ pretmp_114 ])
                (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 8 191 263 20 (set (reg/v:SI 118 [ j ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":92:16 67 {*movsi_internal}
     (nil))
;;  succ:       21 [always]  count:105119326 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172

;; basic block 21, loop depth 0, count 955630223 (estimated locally), maybe hot
;;  prev block 20, next block 22, flags: (RTL, MODIFIED)
;;  pred:       20 [always]  count:105119326 (estimated locally) (FALLTHRU)
;;              23 [89.0% (guessed)]  count:561337193 (estimated locally) (FALLTHRU,DFS_BACK)
;;              22 [89.0% (guessed)]  count:289173706 (estimated locally) (DFS_BACK)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u191(6){ }u192(7){ }u193(16){ }u194(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 115 118 121 172
;; lr  def 	 17 [flags] 97 99 116 122 145 146 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  gen 	 17 [flags] 97 99 116 122 145 146 147
;; live  kill	 17 [flags]
(code_label 263 8 193 21 53 (nil) [1 uses])
(note 193 263 194 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 21 (var_location:SI j (reg/v:SI 118 [ j ])) -1
     (nil))
(debug_insn 195 194 196 21 (debug_marker) "cmodules/fbgc_math.c":93:6 -1
     (nil))
(insn 196 195 197 21 (parallel [
            (set (reg:SI 145)
                (mult:SI (reg:SI 110 [ _38 ])
                    (reg/v:SI 115 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":93:23 317 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 110 [ _38 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 197 196 198 21 (parallel [
            (set (reg/v:SI 116 [ index ])
                (plus:SI (reg:SI 145)
                    (reg/v:SI 118 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":93:13 190 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 198 197 199 21 (var_location:SI index (reg/v:SI 116 [ index ])) "cmodules/fbgc_math.c":93:13 -1
     (nil))
(debug_insn 199 198 200 21 (debug_marker) "cmodules/fbgc_math.c":94:6 -1
     (nil))
(debug_insn 200 199 201 21 (var_location:SI c_index (plus:SI (reg/v:SI 114 [ rc ])
        (reg/v:SI 116 [ index ]))) "cmodules/fbgc_math.c":94:13 -1
     (nil))
(debug_insn 201 200 202 21 (debug_marker) "cmodules/fbgc_math.c":96:6 -1
     (nil))
(insn 202 201 203 21 (set (reg:DI 146 [ index ])
        (zero_extend:DI (reg/v:SI 116 [ index ]))) "cmodules/fbgc_math.c":96:46 114 {*zero_extendsidi2}
     (nil))
(insn 203 202 204 21 (parallel [
            (set (reg:DI 147)
                (ashift:DI (reg:DI 146 [ index ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":96:46 520 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 146 [ index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 204 203 205 21 NOTE_INSN_DELETED)
(insn 205 204 206 21 (set (reg:DF 99 [ _23 ])
        (mem:DF (plus:DI (plus:DI (reg/f:DI 121 [ pretmp_114 ])
                    (reg:DI 147))
                (const_int 4 [0x4])) [2 *_22+0 S8 A64])) "cmodules/fbgc_math.c":96:15 111 {*movdf_internal}
     (nil))
(debug_insn 206 205 207 21 (var_location:DF z$real (reg:DF 99 [ _23 ])) "cmodules/fbgc_math.c":96:13 -1
     (nil))
(debug_insn 207 206 208 21 (debug_marker) "cmodules/fbgc_math.c":97:6 -1
     (nil))
(insn 208 207 209 21 (set (reg/f:DI 122 [ _123 ])
        (plus:DI (plus:DI (reg/f:DI 172 [ pretmp_139 ])
                (reg:DI 147))
            (const_int 4 [0x4]))) 187 {*leadi}
     (expr_list:REG_DEAD (reg:DI 147)
        (nil)))
(insn 209 208 210 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_1].sub_type+0 S1 A8])
            (const_int 5 [0x5]))) "cmodules/fbgc_math.c":97:8 9 {*cmpqi_1}
     (nil))
(jump_insn 210 209 211 21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "cmodules/fbgc_math.c":97:8 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 247)
;;  succ:       22 [34.0% (guessed)]  count:324914279 (estimated locally) (FALLTHRU)
;;              23 [66.0% (guessed)]  count:630715944 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172

;; basic block 22, loop depth 0, count 324914276 (estimated locally), maybe hot
;;  prev block 21, next block 23, flags: (RTL, MODIFIED)
;;  pred:       21 [34.0% (guessed)]  count:324914279 (estimated locally) (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u213(6){ }u214(7){ }u215(16){ }u216(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 116 118 121 122 133 172
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 110 118 148 149 150 154 155 156 185 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 116 118 121 122 129 132 133 172
;; live  gen 	 17 [flags] 20 [xmm0] 21 [xmm1] 110 118 148 149 150 154 155 156 185 186
;; live  kill	 17 [flags]
(note 211 210 212 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 212 211 213 22 (debug_marker) "cmodules/fbgc_math.c":98:7 -1
     (nil))
(note 213 212 214 22 NOTE_INSN_DELETED)
(insn 214 213 215 22 (set (reg:DI 149 [ c_index ])
        (zero_extend:DI (plus:SI (reg/v:SI 114 [ rc ])
                (reg/v:SI 116 [ index ])))) "cmodules/fbgc_math.c":98:47 187 {*leadi}
     (expr_list:REG_DEAD (reg/v:SI 116 [ index ])
        (nil)))
(insn 215 214 218 22 (parallel [
            (set (reg:DI 150)
                (ashift:DI (reg:DI 149 [ c_index ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":98:47 520 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 149 [ c_index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 218 215 223 22 (debug_marker) "cmodules/fbgc_math.c":99:7 -1
     (nil))
(note 223 218 224 22 NOTE_INSN_DELETED)
(insn 224 223 225 22 (set (reg:DF 20 xmm0)
        (reg:DF 99 [ _23 ])) "cmodules/fbgc_math.c":99:36 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 99 [ _23 ])
        (nil)))
(insn 225 224 226 22 (set (reg:DF 21 xmm1)
        (mem:DF (plus:DI (plus:DI (reg/f:DI 121 [ pretmp_114 ])
                    (reg:DI 150))
                (const_int 4 [0x4])) [2 *_28+0 S8 A64])) "cmodules/fbgc_math.c":99:36 111 {*movdf_internal}
     (nil))
(call_insn 226 225 355 22 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (reg/v/f:DI 133 [ zfun ]) [0 *zfun_58(D) S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":99:36 677 {*call_value}
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list (use (reg:DF 21 xmm1))
        (expr_list (use (reg:DF 20 xmm0))
            (nil))))
(insn 355 226 227 22 (set (reg:DF 185)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":99:36 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 227 355 356 22 NOTE_INSN_DELETED)
(insn 356 227 228 22 (set (reg:DF 186)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":99:36 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(note 228 356 232 22 NOTE_INSN_DELETED)
(debug_insn 232 228 233 22 (debug_marker) "cmodules/fbgc_math.c":100:7 -1
     (nil))
(insn 233 232 234 22 (set (mem:DF (reg/f:DI 122 [ _123 ]) [2 MEM[(double *)_123]+0 S8 A64])
        (reg:DF 185)) "cmodules/fbgc_math.c":100:50 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 185)
        (expr_list:REG_DEAD (reg/f:DI 122 [ _123 ])
            (nil))))
(debug_insn 234 233 235 22 (debug_marker) "cmodules/fbgc_math.c":101:7 -1
     (nil))
(insn 235 234 237 22 (set (mem:DF (plus:DI (plus:DI (reg/f:DI 172 [ pretmp_139 ])
                    (reg:DI 150))
                (const_int 4 [0x4])) [2 *_33+0 S8 A64])
        (reg:DF 186)) "cmodules/fbgc_math.c":101:52 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 186)
        (expr_list:REG_DEAD (reg:DI 150)
            (nil))))
(debug_insn 237 235 238 22 (debug_marker) "cmodules/fbgc_math.c":92:36 -1
     (nil))
(insn 238 237 239 22 (parallel [
            (set (reg/v:SI 118 [ j ])
                (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":92:36 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 239 238 240 22 (var_location:SI j (reg/v:SI 118 [ j ])) -1
     (nil))
(debug_insn 240 239 241 22 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 241 240 242 22 (set (reg:SI 110 [ _38 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])) "cmodules/fbgc_math.c":92:26 67 {*movsi_internal}
     (nil))
(insn 242 241 243 22 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 118 [ j ])
            (reg:SI 110 [ _38 ]))) "cmodules/fbgc_math.c":92:5 11 {*cmpsi_1}
     (nil))
(jump_insn 243 242 247 22 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 263)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 263)
;;  succ:       21 [89.0% (guessed)]  count:289173706 (estimated locally) (DFS_BACK)
;;              24 [11.0% (guessed)]  count:35740570 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172

;; basic block 23, loop depth 0, count 630715947 (estimated locally), maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       21 [66.0% (guessed)]  count:630715944 (estimated locally)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u243(6){ }u244(7){ }u245(16){ }u246(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 118 121 122 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 122 132
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 109 110 118 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 114 115 118 121 122 129 132 133 172
;; live  gen 	 17 [flags] 20 [xmm0] 109 110 118 187
;; live  kill	 17 [flags]
(code_label 247 243 248 23 50 (nil) [1 uses])
(note 248 247 249 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 249 248 250 23 (debug_marker) "cmodules/fbgc_math.c":103:11 -1
     (nil))
(insn 250 249 251 23 (set (reg:DF 20 xmm0)
        (reg:DF 99 [ _23 ])) "cmodules/fbgc_math.c":103:57 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 99 [ _23 ])
        (nil)))
(call_insn 251 250 357 23 (set (reg:DF 20 xmm0)
        (call (mem:QI (reg/v/f:DI 132 [ fun ]) [0 *fun_57(D) S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":103:57 677 {*call_value}
     (expr_list:REG_CALL_DECL (nil)
        (nil))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 357 251 252 23 (set (reg:DF 187)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":103:57 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 252 357 253 23 NOTE_INSN_DELETED)
(insn 253 252 254 23 (set (mem:DF (reg/f:DI 122 [ _123 ]) [2 MEM[(double *)_123]+0 S8 A64])
        (reg:DF 187)) "cmodules/fbgc_math.c":103:54 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 187)
        (expr_list:REG_DEAD (reg/f:DI 122 [ _123 ])
            (nil))))
(debug_insn 254 253 255 23 (debug_marker) "cmodules/fbgc_math.c":92:36 -1
     (nil))
(insn 255 254 256 23 (parallel [
            (set (reg/v:SI 118 [ j ])
                (plus:SI (reg/v:SI 118 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":92:36 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 256 255 257 23 (var_location:SI j (reg/v:SI 118 [ j ])) -1
     (nil))
(debug_insn 257 256 258 23 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 258 257 259 23 (set (reg:SI 110 [ _38 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_1].column+0 S4 A8])) "cmodules/fbgc_math.c":92:26 67 {*movsi_internal}
     (nil))
(insn 259 258 260 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 110 [ _38 ])
            (reg/v:SI 118 [ j ]))) "cmodules/fbgc_math.c":92:5 11 {*cmpsi_1}
     (nil))
(jump_insn 260 259 266 23 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 266)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 266)
;;  succ:       21 [89.0% (guessed)]  count:561337193 (estimated locally) (FALLTHRU,DFS_BACK)
;;              24 [11.0% (guessed)]  count:69378754 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 118 121 129 132 133 172

;; basic block 24, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 23, next block 25, flags: (RTL)
;;  pred:       23 [11.0% (guessed)]  count:69378754 (estimated locally) (LOOP_EXIT)
;;              22 [11.0% (guessed)]  count:35740570 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u260(6){ }u261(7){ }u262(16){ }u263(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 129 132 133 172
;; live  gen 	 120
;; live  kill	
(code_label 266 260 267 24 52 (nil) [1 uses])
(note 267 266 268 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 268 267 291 24 (set (reg:SI 120 [ prephitmp_109 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_1].row+0 S4 A8])) 67 {*movsi_internal}
     (nil))
;;  succ:       25 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

;; basic block 25, loop depth 0, count 105119325 (estimated locally), maybe hot
;; Invalid sum of incoming counts 116682450 (estimated locally), should be 105119325 (estimated locally)
;;  prev block 24, next block 26, flags: (RTL)
;;  pred:       24 [always]  count:105119324 (estimated locally) (FALLTHRU)
;;              27 [89.0% (guessed)]  count:11563126 (estimated locally)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 115 120
;; lr  def 	 17 [flags] 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  gen 	 17 [flags] 115
;; live  kill	 17 [flags]
(code_label 291 268 269 25 55 (nil) [1 uses])
(note 269 291 270 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 270 269 271 25 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 271 270 272 25 (var_location:SI j (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 272 271 273 25 (debug_marker) "cmodules/fbgc_math.c":91:32 -1
     (nil))
(insn 273 272 274 25 (parallel [
            (set (reg/v:SI 115 [ i ])
                (plus:SI (reg/v:SI 115 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":91:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 274 273 275 25 (var_location:SI i (reg/v:SI 115 [ i ])) -1
     (nil))
(debug_insn 275 274 276 25 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 276 275 277 25 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 115 [ i ])
            (reg:SI 120 [ prephitmp_109 ]))) "cmodules/fbgc_math.c":91:4 11 {*cmpsi_1}
     (nil))
(jump_insn 277 276 278 25 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 304)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 304)
;;  succ:       26 [89.0% (guessed)]  count:93556199 (estimated locally) (FALLTHRU,DFS_BACK)
;;              28 [11.0% (guessed)]  count:11563126 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

;; basic block 26, loop depth 0, count 106548476 (estimated locally), maybe hot
;;  prev block 25, next block 27, flags: (RTL)
;;  pred:       19 [always]  count:12992278 (estimated locally) (FALLTHRU)
;;              25 [89.0% (guessed)]  count:93556199 (estimated locally) (FALLTHRU,DFS_BACK)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u274(6){ }u275(7){ }u276(16){ }u277(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 110
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 278 277 279 26 48 (nil) [0 uses])
(note 279 278 280 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 280 279 281 26 (var_location:SI i (reg/v:SI 115 [ i ])) -1
     (nil))
(debug_insn 281 280 282 26 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 282 281 284 26 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 284 282 285 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 110 [ _38 ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":92:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 285 284 286 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 283)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1071964724 (nil)))
 -> 283)
;;  succ:       20 [99.8% (guessed)]  count:106372132 (estimated locally)
;;              27 [0.2% (guessed)]  count:176344 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

;; basic block 27, loop depth 0, count 12992276 (estimated locally), maybe hot
;; Invalid sum of incoming counts 176344 (estimated locally), should be 12992276 (estimated locally)
;;  prev block 26, next block 28, flags: (RTL)
;;  pred:       26 [0.2% (guessed)]  count:176344 (estimated locally) (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u281(6){ }u282(7){ }u283(16){ }u284(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 115 120
;; lr  def 	 17 [flags] 115
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  gen 	 17 [flags] 115
;; live  kill	 17 [flags]
(note 286 285 287 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 287 286 288 27 (debug_marker) "cmodules/fbgc_math.c":91:32 -1
     (nil))
(insn 288 287 289 27 (parallel [
            (set (reg/v:SI 115 [ i ])
                (plus:SI (reg/v:SI 115 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":91:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 289 288 290 27 (var_location:SI i (reg/v:SI 115 [ i ])) -1
     (nil))
(debug_insn 290 289 292 27 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 292 290 293 27 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 120 [ prephitmp_109 ])
            (reg/v:SI 115 [ i ]))) "cmodules/fbgc_math.c":91:4 11 {*cmpsi_1}
     (nil))
(jump_insn 293 292 304 27 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 291)
;;  succ:       25 [89.0% (guessed)]  count:11563126 (estimated locally)
;;              28 [11.0% (guessed)]  count:1429150 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 110 114 115 120 129 132 133 172

;; basic block 28, loop depth 0, count 43747099 (estimated locally), maybe hot
;; Invalid sum of incoming counts 108627388 (estimated locally), should be 43747099 (estimated locally)
;;  prev block 27, next block 1, flags: (RTL)
;;  pred:       27 [11.0% (guessed)]  count:1429150 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              6 [always]  count:40550180 (estimated locally) (FALLTHRU)
;;              8 [always]  count:14598065 (estimated locally) (FALLTHRU)
;;              10 [always]  count:24330108 (estimated locally) (FALLTHRU)
;;              13 [11.0% (guessed)]  count:1605787 (estimated locally)
;;              17 [11.0% (guessed)]  count:12945185 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              18 [11.0% (guessed)]  count:1605787 (estimated locally) (FALLTHRU)
;;              25 [11.0% (guessed)]  count:11563126 (estimated locally) (LOOP_EXIT)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u290(6){ }u291(7){ }u292(16){ }u293(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 304 293 307 28 38 (nil) [2 uses])
(note 307 304 305 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 305 307 306 28 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":111:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 129 [ <retval> ])
        (nil)))
(insn 306 305 0 28 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":111:1 -1
     (nil))
;;  succ:       EXIT [always]  count:43747099 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_sin (fbgc_sin, funcdef_no=59, decl_uid=5689, cgraph_uid=60, symbol_order=62)

scanning new insn with uid = 33.
rescanning insn with uid = 2.
scanning new insn with uid = 34.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_sin

Dataflow summary:
def_info->table_size = 95, use_info->table_size = 29
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d,4u} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={2d} r37={2d} r38={1d} r39={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r83={1d,2u} r84={1d,1u} r85={1d,1u} r87={1d,1u} r88={1d,1u} 
;;    total ref usage 128{97d,31u,0e} in 20{19 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(4){ }d14(5){ }d15(6){ }d16(7){ }d25(16){ }d29(19){ }d31(20){ }d33(21){ }d35(22){ }d37(23){ }d39(24){ }d41(25){ }d43(26){ }d45(27){ }d55(36){ }d57(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 83 84 87 88
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 83 84
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 85
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(0){ }u26(6){ }u27(7){ }u28(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 22 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 4 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 30 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 34 to worklist
  Adding insn 2 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 4 for    33: r87:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r83:DI=r87:DI
      REG_DEAD r87:DI
insn_cost 4 for    34: r88:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r84:SI=r88:SI
      REG_DEAD r88:SI
insn_cost 0 for     8: debug begin stmt marker
insn_cost 4 for     9: flags:CCZ=cmp(r84:SI,0x1)
      REG_DEAD r84:SI
insn_cost 0 for    10: pc={(flags:CCZ!=0)?L25:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
insn_cost 0 for    12: debug D#12 => 0x1
insn_cost 0 for    13: debug arg => r83:DI
insn_cost 0 for    14: debug inline entry marker
insn_cost 0 for    15: debug D#13 => D#12
insn_cost 0 for    16: debug argc => D#13
insn_cost 4 for    17: cx:DI=0
insn_cost 4 for    18: r85:DI=[const(unspec[`sin'] 2)]
insn_cost 4 for    19: dx:DI=r85:DI
      REG_DEAD r85:DI
      REG_EQUAL `sin'
insn_cost 4 for    20: si:SI=0x1
insn_cost 4 for    21: di:DI=r83:DI
      REG_DEAD r83:DI
insn_cost 0 for    22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
insn_cost 4 for    30: ax:DI=0
insn_cost 0 for    31: use ax:DI

Trying 3 -> 9:
    3: r84:SI=r88:SI
      REG_DEAD r88:SI
    9: flags:CCZ=cmp(r84:SI,0x1)
      REG_DEAD r84:SI
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 88)
        (const_int 1 [0x1])))
allowing combination of insns 3 and 9
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3     9: flags:CCZ=cmp(r88:SI,0x1)
      REG_DEAD r88:SI
deferring rescan insn with uid = 9.

Trying 9 -> 10:
    9: flags:CCZ=cmp(r88:SI,0x1)
      REG_DEAD r88:SI
   10: pc={(flags:CCZ!=0)?L25:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 88)
            (const_int 1 [0x1]))
        (label_ref 25)
        (pc)))

Trying 17 -> 22:
   17: cx:DI=0
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 20 -> 22:
   20: si:SI=0x1
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 20, 17 -> 22:
   20: si:SI=0x1
   17: cx:DI=0
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 19 -> 22:
   19: dx:DI=`sin'
      REG_DEAD r85:DI
      REG_EQUAL `sin'
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 30 -> 31:
   30: ax:DI=0
   31: use ax:DI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 9.
ending the processing of deferred insns


fbgc_sin

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d,4u} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={2d} r37={2d} r38={1d} r39={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r83={1d,2u} r85={1d,1u} r87={1d,1u} r88={1d,1u} 
;;    total ref usage 126{96d,30u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 83 84 87 88
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 83 84 87 88
;; live  kill	
(note 6 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 33 6 2 2 (set (reg:DI 87)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":120:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 33 34 2 (set (reg/v/f:DI 83 [ arg ])
        (reg:DI 87)) "cmodules/fbgc_math.c":120:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 87)
        (nil)))
(insn 34 2 3 2 (set (reg:SI 88)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":120:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 3 34 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_math.c":120:1 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":120:1 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "cmodules/fbgc_math.c":120:1 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662283964 (nil)))
 -> 25)
;;  succ:       3 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;;              4 [61.7% (guessed)]  count:662283960 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83

;; basic block 3, loop depth 0, count 411457867 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 85
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#12 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 83 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_math.c":120:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#13 (debug_expr:SI D#12)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#13)) -1
     (nil))
(insn 17 16 18 3 (set (reg:DI 2 cx)
        (const_int 0 [0])) "cmodules/fbgc_math.c":120:1 66 {*movdi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 85)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f213e4ba300 sin>)
                    ] UNSPEC_GOTPCREL)) [11  S8 A8])) "cmodules/fbgc_math.c":120:1 66 {*movdi_internal}
     (nil))
(insn 19 18 20 3 (set (reg:DI 1 dx)
        (reg:DI 85)) "cmodules/fbgc_math.c":120:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 85)
        (expr_list:REG_EQUAL (symbol_ref:DI ("sin") [flags 0x41]  <function_decl 0x7f213e4ba300 sin>)
            (nil))))
(insn 20 19 21 3 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "cmodules/fbgc_math.c":120:1 67 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:DI 5 di)
        (reg/v/f:DI 83 [ arg ])) "cmodules/fbgc_math.c":120:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 83 [ arg ])
        (nil)))
(call_insn/j 22 21 25 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>) [0 one_arg_math S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":120:1 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       EXIT [always]  count:411457867 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 662283957 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2 [61.7% (guessed)]  count:662283960 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 25 22 26 4 69 (nil) [1 uses])
(note 26 25 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 26 31 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":120:1 66 {*movdi_internal}
     (nil))
(insn 31 30 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":120:1 -1
     (nil))
;;  succ:       EXIT [always]  count:662283957 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_tan (fbgc_tan, funcdef_no=61, decl_uid=5697, cgraph_uid=62, symbol_order=66)

scanning new insn with uid = 33.
rescanning insn with uid = 2.
scanning new insn with uid = 34.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_tan

Dataflow summary:
def_info->table_size = 95, use_info->table_size = 29
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d,4u} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={2d} r37={2d} r38={1d} r39={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r83={1d,2u} r84={1d,1u} r85={1d,1u} r87={1d,1u} r88={1d,1u} 
;;    total ref usage 128{97d,31u,0e} in 20{19 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(4){ }d14(5){ }d15(6){ }d16(7){ }d25(16){ }d29(19){ }d31(20){ }d33(21){ }d35(22){ }d37(23){ }d39(24){ }d41(25){ }d43(26){ }d45(27){ }d55(36){ }d57(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 83 84 87 88
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 83 84
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 85
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(0){ }u26(6){ }u27(7){ }u28(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 22 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 4 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 30 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 34 to worklist
  Adding insn 2 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 4 for    33: r87:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r83:DI=r87:DI
      REG_DEAD r87:DI
insn_cost 4 for    34: r88:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r84:SI=r88:SI
      REG_DEAD r88:SI
insn_cost 0 for     8: debug begin stmt marker
insn_cost 4 for     9: flags:CCZ=cmp(r84:SI,0x1)
      REG_DEAD r84:SI
insn_cost 0 for    10: pc={(flags:CCZ!=0)?L25:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
insn_cost 0 for    12: debug D#16 => 0x1
insn_cost 0 for    13: debug arg => r83:DI
insn_cost 0 for    14: debug inline entry marker
insn_cost 0 for    15: debug D#17 => D#16
insn_cost 0 for    16: debug argc => D#17
insn_cost 4 for    17: cx:DI=0
insn_cost 4 for    18: r85:DI=[const(unspec[`tan'] 2)]
insn_cost 4 for    19: dx:DI=r85:DI
      REG_DEAD r85:DI
      REG_EQUAL `tan'
insn_cost 4 for    20: si:SI=0x1
insn_cost 4 for    21: di:DI=r83:DI
      REG_DEAD r83:DI
insn_cost 0 for    22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
insn_cost 4 for    30: ax:DI=0
insn_cost 0 for    31: use ax:DI

Trying 3 -> 9:
    3: r84:SI=r88:SI
      REG_DEAD r88:SI
    9: flags:CCZ=cmp(r84:SI,0x1)
      REG_DEAD r84:SI
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 88)
        (const_int 1 [0x1])))
allowing combination of insns 3 and 9
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3     9: flags:CCZ=cmp(r88:SI,0x1)
      REG_DEAD r88:SI
deferring rescan insn with uid = 9.

Trying 9 -> 10:
    9: flags:CCZ=cmp(r88:SI,0x1)
      REG_DEAD r88:SI
   10: pc={(flags:CCZ!=0)?L25:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 88)
            (const_int 1 [0x1]))
        (label_ref 25)
        (pc)))

Trying 17 -> 22:
   17: cx:DI=0
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 20 -> 22:
   20: si:SI=0x1
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 20, 17 -> 22:
   20: si:SI=0x1
   17: cx:DI=0
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 19 -> 22:
   19: dx:DI=`tan'
      REG_DEAD r85:DI
      REG_EQUAL `tan'
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 30 -> 31:
   30: ax:DI=0
   31: use ax:DI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 9.
ending the processing of deferred insns


fbgc_tan

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d,4u} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={2d} r37={2d} r38={1d} r39={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r83={1d,2u} r85={1d,1u} r87={1d,1u} r88={1d,1u} 
;;    total ref usage 126{96d,30u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 83 84 87 88
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 83 84 87 88
;; live  kill	
(note 6 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 33 6 2 2 (set (reg:DI 87)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":122:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 33 34 2 (set (reg/v/f:DI 83 [ arg ])
        (reg:DI 87)) "cmodules/fbgc_math.c":122:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 87)
        (nil)))
(insn 34 2 3 2 (set (reg:SI 88)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":122:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 3 34 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_math.c":122:1 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":122:1 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "cmodules/fbgc_math.c":122:1 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662283964 (nil)))
 -> 25)
;;  succ:       3 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;;              4 [61.7% (guessed)]  count:662283960 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83

;; basic block 3, loop depth 0, count 411457867 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 85
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#16 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 83 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_math.c":122:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#17 (debug_expr:SI D#16)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#17)) -1
     (nil))
(insn 17 16 18 3 (set (reg:DI 2 cx)
        (const_int 0 [0])) "cmodules/fbgc_math.c":122:1 66 {*movdi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 85)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("tan") [flags 0x41]  <function_decl 0x7f213e4bd500 tan>)
                    ] UNSPEC_GOTPCREL)) [11  S8 A8])) "cmodules/fbgc_math.c":122:1 66 {*movdi_internal}
     (nil))
(insn 19 18 20 3 (set (reg:DI 1 dx)
        (reg:DI 85)) "cmodules/fbgc_math.c":122:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 85)
        (expr_list:REG_EQUAL (symbol_ref:DI ("tan") [flags 0x41]  <function_decl 0x7f213e4bd500 tan>)
            (nil))))
(insn 20 19 21 3 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "cmodules/fbgc_math.c":122:1 67 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:DI 5 di)
        (reg/v/f:DI 83 [ arg ])) "cmodules/fbgc_math.c":122:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 83 [ arg ])
        (nil)))
(call_insn/j 22 21 25 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>) [0 one_arg_math S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":122:1 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       EXIT [always]  count:411457867 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 662283957 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2 [61.7% (guessed)]  count:662283960 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 25 22 26 4 72 (nil) [1 uses])
(note 26 25 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 26 31 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":122:1 66 {*movdi_internal}
     (nil))
(insn 31 30 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":122:1 -1
     (nil))
;;  succ:       EXIT [always]  count:662283957 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_sqrt (fbgc_sqrt, funcdef_no=63, decl_uid=5729, cgraph_uid=64, symbol_order=70)

scanning new insn with uid = 33.
rescanning insn with uid = 2.
scanning new insn with uid = 34.
rescanning insn with uid = 3.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_sqrt

Dataflow summary:
def_info->table_size = 95, use_info->table_size = 29
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d,4u} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={2d} r37={2d} r38={1d} r39={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r83={1d,2u} r84={1d,1u} r85={1d,1u} r87={1d,1u} r88={1d,1u} 
;;    total ref usage 128{97d,31u,0e} in 20{19 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(4){ }d14(5){ }d15(6){ }d16(7){ }d25(16){ }d29(19){ }d31(20){ }d33(21){ }d35(22){ }d37(23){ }d39(24){ }d41(25){ }d43(26){ }d45(27){ }d55(36){ }d57(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 83 84 87 88
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 83 84
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 85
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(0){ }u26(6){ }u27(7){ }u28(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 22 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 4 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 30 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 34 to worklist
  Adding insn 2 to worklist
  Adding insn 33 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
insn_cost 4 for    33: r87:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r83:DI=r87:DI
      REG_DEAD r87:DI
insn_cost 4 for    34: r88:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r84:SI=r88:SI
      REG_DEAD r88:SI
insn_cost 0 for     8: debug begin stmt marker
insn_cost 4 for     9: flags:CCZ=cmp(r84:SI,0x1)
      REG_DEAD r84:SI
insn_cost 0 for    10: pc={(flags:CCZ!=0)?L25:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
insn_cost 0 for    12: debug D#20 => 0x1
insn_cost 0 for    13: debug arg => r83:DI
insn_cost 0 for    14: debug inline entry marker
insn_cost 0 for    15: debug D#21 => D#20
insn_cost 0 for    16: debug argc => D#21
insn_cost 4 for    17: cx:DI=0
insn_cost 4 for    18: r85:DI=[const(unspec[`sqrt'] 2)]
insn_cost 4 for    19: dx:DI=r85:DI
      REG_DEAD r85:DI
      REG_EQUAL `sqrt'
insn_cost 4 for    20: si:SI=0x1
insn_cost 4 for    21: di:DI=r83:DI
      REG_DEAD r83:DI
insn_cost 0 for    22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
insn_cost 4 for    30: ax:DI=0
insn_cost 0 for    31: use ax:DI

Trying 3 -> 9:
    3: r84:SI=r88:SI
      REG_DEAD r88:SI
    9: flags:CCZ=cmp(r84:SI,0x1)
      REG_DEAD r84:SI
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 88)
        (const_int 1 [0x1])))
allowing combination of insns 3 and 9
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3     9: flags:CCZ=cmp(r88:SI,0x1)
      REG_DEAD r88:SI
deferring rescan insn with uid = 9.

Trying 9 -> 10:
    9: flags:CCZ=cmp(r88:SI,0x1)
      REG_DEAD r88:SI
   10: pc={(flags:CCZ!=0)?L25:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 88)
            (const_int 1 [0x1]))
        (label_ref 25)
        (pc)))

Trying 17 -> 22:
   17: cx:DI=0
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 20 -> 22:
   20: si:SI=0x1
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 20, 17 -> 22:
   20: si:SI=0x1
   17: cx:DI=0
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 19 -> 22:
   19: dx:DI=`sqrt'
      REG_DEAD r85:DI
      REG_EQUAL `sqrt'
   22: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 30 -> 31:
   30: ax:DI=0
   31: use ax:DI
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0]))
        (set (reg/i:DI 0 ax)
            (const_int 0 [0]))
    ])
starting the processing of deferred insns
rescanning insn with uid = 9.
ending the processing of deferred insns


fbgc_sqrt

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r4={3d,2u} r5={3d,2u} r6={1d,4u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d,1u} r18={1d} r19={1d,4u} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={2d} r37={2d} r38={1d} r39={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r83={1d,2u} r85={1d,1u} r87={1d,1u} r88={1d,1u} 
;;    total ref usage 126{96d,30u,0e} in 19{18 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 83 84 87 88
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 83 84 87 88
;; live  kill	
(note 6 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 33 6 2 2 (set (reg:DI 87)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":124:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 33 34 2 (set (reg/v/f:DI 83 [ arg ])
        (reg:DI 87)) "cmodules/fbgc_math.c":124:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 87)
        (nil)))
(insn 34 2 3 2 (set (reg:SI 88)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":124:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 3 34 4 2 NOTE_INSN_DELETED)
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_math.c":124:1 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":124:1 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "cmodules/fbgc_math.c":124:1 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662283964 (nil)))
 -> 25)
;;  succ:       3 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;;              4 [61.7% (guessed)]  count:662283960 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83

;; basic block 3, loop depth 0, count 411457867 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 85
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#20 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 83 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_math.c":124:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#21 (debug_expr:SI D#20)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#21)) -1
     (nil))
(insn 17 16 18 3 (set (reg:DI 2 cx)
        (const_int 0 [0])) "cmodules/fbgc_math.c":124:1 66 {*movdi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:DI 85)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f213e4bc500 sqrt>)
                    ] UNSPEC_GOTPCREL)) [11  S8 A8])) "cmodules/fbgc_math.c":124:1 66 {*movdi_internal}
     (nil))
(insn 19 18 20 3 (set (reg:DI 1 dx)
        (reg:DI 85)) "cmodules/fbgc_math.c":124:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 85)
        (expr_list:REG_EQUAL (symbol_ref:DI ("sqrt") [flags 0x41]  <function_decl 0x7f213e4bc500 sqrt>)
            (nil))))
(insn 20 19 21 3 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "cmodules/fbgc_math.c":124:1 67 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:DI 5 di)
        (reg/v/f:DI 83 [ arg ])) "cmodules/fbgc_math.c":124:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 83 [ arg ])
        (nil)))
(call_insn/j 22 21 25 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>) [0 one_arg_math S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":124:1 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:       EXIT [always]  count:411457867 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 662283957 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2 [61.7% (guessed)]  count:662283960 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 25 22 26 4 75 (nil) [1 uses])
(note 26 25 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 26 31 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_math.c":124:1 66 {*movdi_internal}
     (nil))
(insn 31 30 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":124:1 -1
     (nil))
;;  succ:       EXIT [always]  count:662283957 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_exp (fbgc_exp, funcdef_no=62, decl_uid=5733, cgraph_uid=63, symbol_order=68)

scanning new insn with uid = 416.
rescanning insn with uid = 2.
scanning new insn with uid = 417.
rescanning insn with uid = 3.
scanning new insn with uid = 418.
rescanning insn with uid = 70.
scanning new insn with uid = 419.
rescanning insn with uid = 75.
scanning new insn with uid = 420.
rescanning insn with uid = 85.
scanning new insn with uid = 421.
rescanning insn with uid = 86.
scanning new insn with uid = 422.
rescanning insn with uid = 108.
scanning new insn with uid = 423.
rescanning insn with uid = 141.
scanning new insn with uid = 424.
rescanning insn with uid = 167.
scanning new insn with uid = 425.
rescanning insn with uid = 211.
scanning new insn with uid = 426.
rescanning insn with uid = 272.
scanning new insn with uid = 427.
rescanning insn with uid = 306.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 42 count 37 (  1.4)


fbgc_exp

Dataflow summary:
def_info->table_size = 1156, use_info->table_size = 353
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={17d,5u} r1={20d,4u} r2={19d,3u} r4={22d,7u} r5={25d,10u} r6={1d,26u} r7={1d,41u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r16={1d,25u} r17={52d,17u} r18={15d} r19={1d,34u,3e} r20={24d,14u} r21={17d,2u} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={15d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={16d} r37={16d} r38={15d} r39={15d} r44={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r82={2d,4u} r83={1d,15u} r84={1d,5u} r85={1d,2u} r86={1d,1u} r87={3d,8u} r88={1d,5u} r89={1d,2u} r90={3d,8u} r92={1d,3u} r94={2d,5u} r99={1d,3u} r101={1d,4u} r105={1d,1u} r107={1d,3u} r115={1d,1u} r116={1d,5u} r121={1d,5u} r128={1d,2u} r129={1d,2u} r130={1d,2u} r131={1d,2u} r132={1d,3u} r133={1d,2u} r134={3d,5u} r136={2d,2u} r139={3d,6u} r140={1d,4u} r141={1d,1u} r142={1d,2u} r143={1d,2u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,2u} r155={1d,1u} r156={1d,1u} r157={1d,3u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,2u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} 
;;    total ref usage 1511{1168d,340u,3e} in 285{270 regular + 15 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d16(0){ }d36(1){ }d55(2){ }d77(4){ }d102(5){ }d103(6){ }d104(7){ }d225(16){ }d293(19){ }d317(20){ }d334(21){ }d350(22){ }d366(23){ }d382(24){ }d398(25){ }d414(26){ }d430(27){ }d566(36){ }d582(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 29 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 139 140 141 173 174
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 139 140 141
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140

( 2 )->[3]->( 4 19 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 140
;; lr  def 	 17 [flags] 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
;; live  gen 	 17 [flags] 83 84
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140

( 3 )->[4]->( 5 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139

( 5 )->[6]->( 29 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139

( 5 )->[8]->( 29 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139

( 4 )->[10]->( 29 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139 140

( 6 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85 86 175 176
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 85 86
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 8 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 116 128 129 142 143 144 145 146 147 177 178 179
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 4 [si] 5 [di] 20 [xmm0] 21 [xmm1] 116 128 129 142 143 144 145 146 147
;; live  kill	 17 [flags]
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 10 )->[14]->( 15 29 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(6){ }u118(7){ }u119(16){ }u120(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 140
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 88 89 139 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 140
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 89 139
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(6){ }u135(7){ }u136(16){ }u137(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89
;; lr  def 	 17 [flags] 94 136 166 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
;; live  gen 	 94 136 166 167
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167

( 15 18 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u139(6){ }u140(7){ }u141(16){ }u142(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 136 166 167
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 92 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167

( 16 )->[17]->( )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 7 [sp] 16 [argp] 19 [frame]

( 16 )->[18]->( 16 29 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 94 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
;; live  gen 	 1 [dx] 4 [si] 5 [di] 17 [flags] 94 136
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167

( 3 )->[19]->( 20 29 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u182(6){ }u183(7){ }u184(16){ }u185(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 87 99 134 139 149 150 151 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 82 87 99 134 139 149 150 151
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139

( 19 )->[20]->( 27 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; lr  def 	 17 [flags] 169 170 172
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
;; live  gen 	 169 170 172
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

( 27 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags] 90 132
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; live  gen 	 90 132
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172

( 21 24 23 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u219(6){ }u220(7){ }u221(16){ }u222(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 132 134 169
;; lr  def 	 17 [flags] 101 105 107 133 152 153 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  gen 	 17 [flags] 101 105 107 133 152 153 154
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172

( 22 )->[23]->( 22 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u241(6){ }u242(7){ }u243(16){ }u244(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 90 99 101 107 132 133 169 170 172
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 121 130 131 134 155 156 157 160 161 162 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
;; live  gen 	 4 [si] 5 [di] 17 [flags] 20 [xmm0] 90 121 130 131 134 155 156 157 160 161 162
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172

( 22 )->[24]->( 22 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u288(6){ }u289(7){ }u290(16){ }u291(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 107 132 133 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 90 107 133
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 115 134 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 107 132 133 139 169 170 172
;; live  gen 	 17 [flags] 20 [xmm0] 90 115 134
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172

( 24 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u304(6){ }u305(7){ }u306(16){ }u307(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 82
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; live  gen 	 82
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

( 25 28 )->[26]->( 27 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  gen 	 17 [flags] 87
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

( 20 26 )->[27]->( 21 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u318(6){ }u319(7){ }u320(16){ }u321(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 134
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

( 27 )->[28]->( 26 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u325(6){ }u326(7){ }u327(16){ }u328(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  gen 	 17 [flags] 87
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

( 2 6 8 10 14 18 19 26 28 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u334(6){ }u335(7){ }u336(16){ }u337(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 13 12 29 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u340(0){ }u341(6){ }u342(7){ }u343(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 32 to worklist
  Adding insn 37 to worklist
  Adding insn 42 to worklist
  Adding insn 47 to worklist
  Adding insn 54 to worklist
  Adding insn 61 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 130 to worklist
  Adding insn 107 to worklist
  Adding insn 98 to worklist
  Adding insn 84 to worklist
  Adding insn 155 to worklist
  Adding insn 144 to worklist
  Adding insn 140 to worklist
  Adding insn 171 to worklist
  Adding insn 166 to worklist
  Adding insn 178 to worklist
  Adding insn 194 to worklist
  Adding insn 186 to worklist
  Adding insn 224 to worklist
  Adding insn 210 to worklist
  Adding insn 248 to worklist
  Adding insn 297 to worklist
  Adding insn 290 to worklist
  Adding insn 287 to worklist
  Adding insn 271 to worklist
  Adding insn 262 to worklist
  Adding insn 314 to worklist
  Adding insn 307 to worklist
  Adding insn 305 to worklist
  Adding insn 331 to worklist
  Adding insn 339 to worklist
  Adding insn 347 to worklist
  Adding insn 377 to worklist
Finished finding needed instructions:
processing block 29 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 376 to worklist
processing block 12 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 419 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 418 to worklist
  Adding insn 68 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139
  Adding insn 46 to worklist
processing block 13 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 108 to worklist
  Adding insn 422 to worklist
  Adding insn 106 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 86 to worklist
  Adding insn 421 to worklist
  Adding insn 85 to worklist
  Adding insn 420 to worklist
  Adding insn 83 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139
  Adding insn 53 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
  Adding insn 41 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
processing block 17 lr out =  7 [sp] 16 [argp] 19 [frame]
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 424 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 406 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
  Adding insn 161 to worklist
  Adding insn 398 to worklist
  Adding insn 5 to worklist
  Adding insn 157 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
  Adding insn 154 to worklist
  Adding insn 146 to worklist
  Adding insn 141 to worklist
  Adding insn 423 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139 140
  Adding insn 60 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
  Adding insn 330 to worklist
  Adding insn 327 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
  Adding insn 322 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
  Adding insn 296 to worklist
  Adding insn 295 to worklist
  Adding insn 292 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 272 to worklist
  Adding insn 426 to worklist
  Adding insn 270 to worklist
  Adding insn 264 to worklist
  Adding insn 263 to worklist
  Adding insn 261 to worklist
  Adding insn 412 to worklist
  Adding insn 259 to worklist
  Adding insn 258 to worklist
  Adding insn 253 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
  Adding insn 313 to worklist
  Adding insn 312 to worklist
  Adding insn 309 to worklist
  Adding insn 306 to worklist
  Adding insn 427 to worklist
  Adding insn 304 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
  Adding insn 6 to worklist
  Adding insn 229 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
  Adding insn 346 to worklist
  Adding insn 342 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
  Adding insn 338 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
  Adding insn 257 to worklist
  Adding insn 256 to worklist
  Adding insn 230 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
  Adding insn 223 to worklist
  Adding insn 7 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 211 to worklist
  Adding insn 425 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 417 to worklist
  Adding insn 2 to worklist
  Adding insn 416 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 42 count 32 (  1.2)
insn_cost 4 for   416: r173:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r140:DI=r173:DI
      REG_DEAD r173:DI
insn_cost 4 for   417: r174:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r141:SI=r174:SI
      REG_DEAD r174:SI
insn_cost 0 for    14: debug begin stmt marker
insn_cost 4 for    11: r139:DI=0
insn_cost 4 for    15: flags:CCZ=cmp(r141:SI,0x1)
      REG_DEAD r141:SI
insn_cost 0 for    16: pc={(flags:CCZ!=0)?L375:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
insn_cost 0 for    18: debug D#18 => 0x1
insn_cost 0 for    19: debug arg => r140:DI
insn_cost 0 for    20: debug inline entry marker
insn_cost 0 for    21: debug D#19 => D#18
insn_cost 0 for    22: debug argc => D#19
insn_cost 0 for    23: debug arg => r140:DI
insn_cost 0 for    24: debug argc => 0x1
insn_cost 0 for    25: debug fun => `exp'
insn_cost 0 for    26: debug zfun => `c_exp'
insn_cost 0 for    27: debug inline entry marker
insn_cost 0 for    28: debug begin stmt marker
insn_cost 4 for    29: r83:DI=[r140:DI]
insn_cost 4 for    30: r84:QI=[r83:DI]
insn_cost 4 for    31: flags:CC=cmp(r84:QI,0x7)
insn_cost 0 for    32: pc={(flags:CC==0)?L198:pc}
      REG_BR_PROB 214748374
insn_cost 0 for    37: pc={(gtu(flags:CC,0))?L58:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 402653190
insn_cost 4 for    41: flags:CC=cmp(r84:QI,0x4)
insn_cost 0 for    42: pc={(gtu(flags:CC,0))?L51:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 536870926
insn_cost 4 for    46: flags:CC=cmp(r84:QI,0x2)
      REG_DEAD r84:QI
insn_cost 0 for    47: pc={(gtu(flags:CC,0))?L65:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 477218590
insn_cost 4 for    53: flags:CCZ=cmp(r84:QI,0x5)
      REG_DEAD r84:QI
insn_cost 0 for    54: pc={(flags:CCZ==0)?L80:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 858993454
insn_cost 4 for    60: flags:CCZ=cmp(r84:QI,0x8)
      REG_DEAD r84:QI
insn_cost 0 for    61: pc={(flags:CCZ==0)?L133:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 715827886
insn_cost 0 for    67: debug begin stmt marker
insn_cost 4 for    68: di:DI=r83:DI
      REG_DEAD r83:DI
insn_cost 0 for    69: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
insn_cost 4 for   418: r175:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    70: r85:DF=r175:DF
      REG_DEAD r175:DF
insn_cost 0 for    71: debug dbarg => r85:DF
insn_cost 0 for    72: debug begin stmt marker
insn_cost 4 for    73: xmm0:DF=r85:DF
      REG_DEAD r85:DF
insn_cost 0 for    74: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for   419: r176:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    75: r86:DF=r176:DF
      REG_DEAD r176:DF
insn_cost 4 for    76: xmm0:DF=r86:DF
      REG_DEAD r86:DF
insn_cost 0 for    77: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
insn_cost 0 for    82: debug begin stmt marker
insn_cost 4 for    83: di:DI=r83:DI
      REG_DEAD r83:DI
insn_cost 0 for    84: parallel=call [`convert_fbgc_object_to_complex'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_complex'
insn_cost 4 for   420: r177:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    85: r142:DF=r177:DF
      REG_DEAD r177:DF
insn_cost 4 for   421: r178:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for    86: r143:DF=r178:DF
      REG_DEAD r178:DF
insn_cost 0 for   396: debug D#37 => r142:DF#0
insn_cost 0 for   391: debug D#35 => D#37
insn_cost 0 for   395: debug D#36 => r143:DF#0
insn_cost 0 for   390: debug D#34 => D#36
insn_cost 0 for    90: debug begin stmt marker
insn_cost 0 for    91: debug z$real => D#35#0
insn_cost 0 for    92: debug D#32 => D#34#0
insn_cost 4 for    93: {r144:DI=frame:DI-0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    94: {r145:DI=frame:DI-0x10;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for    95: si:DI=r145:DI
      REG_DEAD r145:DI
      REG_EQUAL frame:DI-0x10
insn_cost 4 for    96: di:DI=r144:DI
      REG_DEAD r144:DI
      REG_EQUAL frame:DI-0x8
insn_cost 4 for    97: xmm0:DF=r143:DF
      REG_DEAD r143:DF
insn_cost 0 for    98: call [`sincos'] argc:0
      REG_DEAD xmm0:DF
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_CALL_DECL `sincos'
      REG_EH_REGION 0
insn_cost 8 for    99: r128:DF=[frame:DI-0x10]
insn_cost 8 for   100: r129:DF=[frame:DI-0x8]
insn_cost 0 for   101: debug z$8 => D#32
insn_cost 0 for   102: debug inline entry marker
insn_cost 0 for   103: debug z$imag => D#32
insn_cost 0 for   104: debug begin stmt marker
insn_cost 0 for   105: debug begin stmt marker
insn_cost 4 for   106: xmm0:DF=r142:DF
      REG_DEAD r142:DF
insn_cost 0 for   107: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for   422: r179:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   108: r116:DF=r179:DF
      REG_DEAD r179:DF
insn_cost 0 for   109: debug r => r116:DF
insn_cost 0 for   110: debug begin stmt marker
insn_cost 0 for   111: debug res$real => r128:DF*r116:DF
insn_cost 0 for   112: debug begin stmt marker
insn_cost 0 for   113: debug res$imag => r129:DF*r116:DF
insn_cost 0 for   114: debug begin stmt marker
insn_cost 0 for   115: debug D#1 => optimized away
insn_cost 0 for   116: debug res$real => D#1
insn_cost 0 for   117: debug D#2 => optimized away
insn_cost 0 for   118: debug res$imag => D#2
insn_cost 0 for   119: debug r => optimized away
insn_cost 0 for   120: debug z$imag => optimized away
insn_cost 0 for   121: debug D#29 => optimized away
insn_cost 0 for   122: debug z$real => D#29
insn_cost 0 for   123: debug D#30 => optimized away
insn_cost 0 for   124: debug z$8 => D#30
insn_cost 0 for   125: debug begin stmt marker
insn_cost 20 for   126: r146:DF=r129:DF*r116:DF
      REG_DEAD r129:DF
insn_cost 20 for   127: r147:DF=r128:DF*r116:DF
      REG_DEAD r128:DF
      REG_DEAD r116:DF
insn_cost 4 for   128: xmm1:DF=r146:DF
      REG_DEAD r146:DF
insn_cost 4 for   129: xmm0:DF=r147:DF
      REG_DEAD r147:DF
insn_cost 0 for   130: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
insn_cost 0 for   135: debug begin stmt marker
insn_cost 8 for   136: r88:SI=[r83:DI+0xd]
      REG_DEAD r83:DI
insn_cost 0 for   137: debug sz => r88:SI
insn_cost 0 for   138: debug begin stmt marker
insn_cost 4 for   139: di:SI=r88:SI
insn_cost 0 for   140: ax:DI=call [`new_fbgc_tuple_object'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `new_fbgc_tuple_object'
insn_cost 4 for   423: r180:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   141: r139:DI=r180:DI
      REG_DEAD r180:DI
insn_cost 0 for   142: debug res_tp => r139:DI
insn_cost 0 for   143: debug begin stmt marker
insn_cost 4 for   144: [r139:DI+0xd]=r88:SI
insn_cost 0 for   145: debug begin stmt marker
insn_cost 4 for   146: r89:DI=[r140:DI]
      REG_DEAD r140:DI
insn_cost 0 for   147: debug D#31 => r89:DI+0x11
insn_cost 0 for   148: debug tp_content => D#31
insn_cost 0 for   149: debug begin stmt marker
insn_cost 0 for   150: debug begin stmt marker
insn_cost 0 for   151: debug begin stmt marker
insn_cost 0 for   152: debug i => 0
insn_cost 0 for   153: debug begin stmt marker
insn_cost 4 for   154: flags:CCZ=cmp(r88:SI,0)
insn_cost 0 for   155: pc={(flags:CCZ==0)?L375:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
insn_cost 4 for   157: {r136:DI=r89:DI+0x11;clobber flags:CC;}
      REG_DEAD r89:DI
      REG_UNUSED flags:CC
insn_cost 4 for     5: r94:SI=0
insn_cost 4 for   398: r166:DI=[const(unspec[`exp'] 2)]
insn_cost 1 for   161: r167:DI=`c_exp'
insn_cost 0 for   159: debug i => r94:SI
insn_cost 0 for   160: debug begin stmt marker
insn_cost 4 for   406: cx:DI=r167:DI
insn_cost 4 for   163: dx:DI=r166:DI
      REG_EQUAL `exp'
insn_cost 4 for   164: si:SI=0x1
insn_cost 4 for   165: di:DI=r136:DI
insn_cost 0 for   166: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
insn_cost 4 for   424: r181:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   167: r92:DI=r181:DI
      REG_DEAD r181:DI
insn_cost 0 for   168: debug result => r92:DI
insn_cost 0 for   169: debug begin stmt marker
insn_cost 4 for   170: flags:CCZ=cmp(r92:DI,0)
insn_cost 0 for   171: pc={(flags:CCZ!=0)?L180:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
insn_cost 0 for   173: debug begin stmt marker
insn_cost 1 for   174: cx:DI=`__PRETTY_FUNCTION__.5776'
insn_cost 4 for   175: dx:SI=0x4d
insn_cost 1 for   176: si:DI=`*.LC9'
insn_cost 1 for   177: di:DI=`*.LC10'
insn_cost 0 for   178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
insn_cost 0 for   182: debug begin stmt marker
insn_cost 4 for   183: dx:SI=r94:SI
insn_cost 4 for   184: si:DI=r92:DI
      REG_DEAD r92:DI
insn_cost 4 for   185: di:DI=r139:DI
insn_cost 0 for   186: call [`set_object_in_fbgc_tuple_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `set_object_in_fbgc_tuple_object'
insn_cost 0 for   187: debug begin stmt marker
insn_cost 4 for   188: {r94:SI=r94:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   189: debug i => r94:SI
insn_cost 0 for   190: debug begin stmt marker
insn_cost 4 for   191: {r136:DI=r136:DI+0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   193: flags:CCZ=cmp(r88:SI,r94:SI)
insn_cost 0 for   194: pc={(flags:CCZ!=0)?L192:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 0 for   200: debug begin stmt marker
insn_cost 0 for   201: debug m => r83:DI
insn_cost 0 for   202: debug begin stmt marker
insn_cost 8 for   203: r149:SI=[r83:DI+0xe]
insn_cost 8 for   204: r150:SI=[r83:DI+0xa]
insn_cost 12 for   205: r151:SI=zero_extend([r83:DI+0x9])
insn_cost 4 for   206: cx:SI=0xa
insn_cost 4 for   207: dx:SI=r149:SI
      REG_DEAD r149:SI
insn_cost 4 for   208: si:SI=r150:SI
      REG_DEAD r150:SI
insn_cost 4 for   209: di:SI=r151:SI
      REG_DEAD r151:SI
insn_cost 0 for   210: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
insn_cost 4 for   425: r182:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   211: r139:DI=r182:DI
      REG_DEAD r182:DI
insn_cost 0 for   212: debug res_m => r139:DI
insn_cost 0 for   213: debug begin stmt marker
insn_cost 8 for   214: r82:SI=[r83:DI+0xa]
insn_cost 8 for   215: r134:SI=[r83:DI+0xe]
insn_cost 12 for   216: {r99:SI=r82:SI*r134:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   217: debug rc => r99:SI
insn_cost 0 for   218: debug begin stmt marker
insn_cost 0 for   219: debug begin stmt marker
insn_cost 0 for   220: debug begin stmt marker
insn_cost 0 for   221: debug i => 0
insn_cost 0 for   222: debug begin stmt marker
insn_cost 4 for     7: r87:SI=0
insn_cost 4 for   223: flags:CCZ=cmp(r82:SI,0)
insn_cost 0 for   224: pc={(flags:CCZ!=0)?L403:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 4 for   230: {r169:DI=r139:DI+0xe;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   256: {r170:DI=frame:DI-0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   257: {r172:DI=frame:DI-0x10;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   229: {r132:DI=r83:DI+0xe;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for     6: r90:SI=0
insn_cost 0 for   232: debug j => r90:SI
insn_cost 0 for   233: debug begin stmt marker
insn_cost 12 for   234: {r152:SI=r134:SI*r87:SI;clobber flags:CC;}
      REG_DEAD r134:SI
      REG_UNUSED flags:CC
insn_cost 4 for   235: {r101:SI=r152:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r152:SI
      REG_UNUSED flags:CC
insn_cost 0 for   236: debug index => r101:SI
insn_cost 0 for   237: debug begin stmt marker
insn_cost 0 for   238: debug c_index => r99:SI+r101:SI
insn_cost 0 for   239: debug begin stmt marker
insn_cost 1 for   240: r153:DI=zero_extend(r101:SI)
insn_cost 4 for   241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
insn_cost 4 for   242: {r105:DI=r154:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 9 for   243: r107:DF=[r132:DI+r154:DI+0x4]
      REG_DEAD r154:DI
insn_cost 0 for   244: debug z$real => r107:DF
insn_cost 0 for   245: debug begin stmt marker
insn_cost 4 for   246: {r133:DI=r169:DI+r105:DI;clobber flags:CC;}
      REG_DEAD r105:DI
      REG_UNUSED flags:CC
insn_cost 12 for   247: flags:CCZ=cmp([r83:DI+0x9],0x5)
insn_cost 0 for   248: pc={(flags:CCZ!=0)?L301:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 708669604
insn_cost 0 for   250: debug begin stmt marker
insn_cost 4 for   251: {r155:SI=r99:SI+r101:SI;clobber flags:CC;}
      REG_DEAD r101:SI
      REG_UNUSED flags:CC
insn_cost 1 for   252: r156:DI=zero_extend(r155:SI)
      REG_DEAD r155:SI
insn_cost 4 for   253: {r157:DI=r156:DI<<0x3;clobber flags:CC;}
      REG_DEAD r156:DI
      REG_UNUSED flags:CC
insn_cost 0 for   255: debug D#33 => [r132:DI+r157:DI+0x4]
insn_cost 9 for   258: r160:DF=[r132:DI+r157:DI+0x4]
insn_cost 4 for   259: si:DI=r172:DI
      REG_EQUAL frame:DI-0x10
insn_cost 4 for   412: di:DI=r170:DI
insn_cost 4 for   261: xmm0:DF=r160:DF
      REG_DEAD r160:DF
insn_cost 0 for   262: call [`sincos'] argc:0
      REG_DEAD xmm0:DF
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_CALL_DECL `sincos'
      REG_EH_REGION 0
insn_cost 8 for   263: r130:DF=[frame:DI-0x10]
insn_cost 8 for   264: r131:DF=[frame:DI-0x8]
insn_cost 0 for   265: debug begin stmt marker
insn_cost 0 for   266: debug inline entry marker
insn_cost 0 for   267: debug z$imag => D#33
insn_cost 0 for   268: debug begin stmt marker
insn_cost 0 for   269: debug begin stmt marker
insn_cost 4 for   270: xmm0:DF=r107:DF
      REG_DEAD r107:DF
insn_cost 0 for   271: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for   426: r183:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   272: r121:DF=r183:DF
      REG_DEAD r183:DF
insn_cost 0 for   273: debug r => r121:DF
insn_cost 0 for   274: debug begin stmt marker
insn_cost 0 for   275: debug res$real => r130:DF*r121:DF
insn_cost 0 for   276: debug begin stmt marker
insn_cost 0 for   277: debug res$imag => r131:DF*r121:DF
insn_cost 0 for   278: debug begin stmt marker
insn_cost 0 for   279: debug D#1 => optimized away
insn_cost 0 for   280: debug res$real => D#1
insn_cost 0 for   281: debug D#2 => optimized away
insn_cost 0 for   282: debug res$imag => D#2
insn_cost 0 for   283: debug r => optimized away
insn_cost 0 for   284: debug z$imag => optimized away
insn_cost 0 for   285: debug begin stmt marker
insn_cost 20 for   286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
insn_cost 4 for   287: [r133:DI]=r161:DF
      REG_DEAD r161:DF
      REG_DEAD r133:DI
insn_cost 0 for   288: debug begin stmt marker
insn_cost 20 for   289: r162:DF=r131:DF*r121:DF
      REG_DEAD r131:DF
      REG_DEAD r121:DF
insn_cost 4 for   290: [r169:DI+r157:DI+0x4]=r162:DF
      REG_DEAD r162:DF
      REG_DEAD r157:DI
insn_cost 0 for   291: debug begin stmt marker
insn_cost 4 for   292: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   293: debug j => r90:SI
insn_cost 0 for   294: debug begin stmt marker
insn_cost 8 for   295: r134:SI=[r83:DI+0xe]
insn_cost 4 for   296: flags:CC=cmp(r90:SI,r134:SI)
insn_cost 0 for   297: pc={(ltu(flags:CC,0))?L317:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
insn_cost 0 for   303: debug begin stmt marker
insn_cost 4 for   304: xmm0:DF=r107:DF
      REG_DEAD r107:DF
insn_cost 0 for   305: xmm0:DF=call [`exp'] argc:0
      REG_CALL_DECL `exp'
      REG_EH_REGION 0
insn_cost 4 for   427: r184:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   306: r115:DF=r184:DF
      REG_DEAD r184:DF
insn_cost 4 for   307: [r133:DI]=r115:DF
      REG_DEAD r133:DI
      REG_DEAD r115:DF
insn_cost 0 for   308: debug begin stmt marker
insn_cost 4 for   309: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   310: debug j => r90:SI
insn_cost 0 for   311: debug begin stmt marker
insn_cost 8 for   312: r134:SI=[r83:DI+0xe]
insn_cost 4 for   313: flags:CC=cmp(r134:SI,r90:SI)
insn_cost 0 for   314: pc={(leu(flags:CC,0))?L320:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
insn_cost 8 for   322: r82:SI=[r83:DI+0xa]
insn_cost 0 for   324: debug i => optimized away
insn_cost 0 for   325: debug j => optimized away
insn_cost 0 for   326: debug begin stmt marker
insn_cost 4 for   327: {r87:SI=r87:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   328: debug i => r87:SI
insn_cost 0 for   329: debug begin stmt marker
insn_cost 4 for   330: flags:CC=cmp(r87:SI,r82:SI)
insn_cost 0 for   331: pc={(geu(flags:CC,0))?L375:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
insn_cost 0 for   334: debug i => r87:SI
insn_cost 0 for   335: debug j => 0
insn_cost 0 for   336: debug begin stmt marker
insn_cost 4 for   338: flags:CCZ=cmp(r134:SI,0)
insn_cost 0 for   339: pc={(flags:CCZ!=0)?L337:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1071964724
insn_cost 0 for   341: debug begin stmt marker
insn_cost 4 for   342: {r87:SI=r87:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   343: debug i => r87:SI
insn_cost 0 for   344: debug begin stmt marker
insn_cost 4 for   346: flags:CC=cmp(r82:SI,r87:SI)
insn_cost 0 for   347: pc={(gtu(flags:CC,0))?L345:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
insn_cost 4 for   376: ax:DI=r139:DI
      REG_DEAD r139:DI
insn_cost 0 for   377: use ax:DI

Trying 3 -> 15:
    3: r141:SI=r174:SI
      REG_DEAD r174:SI
   15: flags:CCZ=cmp(r141:SI,0x1)
      REG_DEAD r141:SI
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 174)
        (const_int 1 [0x1])))
allowing combination of insns 3 and 15
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3    15: flags:CCZ=cmp(r174:SI,0x1)
      REG_DEAD r174:SI
deferring rescan insn with uid = 15.

Trying 15 -> 16:
   15: flags:CCZ=cmp(r174:SI,0x1)
      REG_DEAD r174:SI
   16: pc={(flags:CCZ!=0)?L375:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 174)
            (const_int 1 [0x1]))
        (label_ref:DI 375)
        (pc)))

Trying 29 -> 30:
   29: r83:DI=[r140:DI]
   30: r84:QI=[r83:DI]
Failed to match this instruction:
(parallel [
        (set (reg:QI 84 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 83 [ _10 ])
            (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 84 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 83 [ _10 ])
            (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])

Trying 30 -> 31:
   30: r84:QI=[r83:DI]
   31: flags:CC=cmp(r84:QI,0x7)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 84 [ _11 ])
            (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 84 [ _11 ])
            (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])

Trying 29, 30 -> 31:
   29: r83:DI=[r140:DI]
   30: r84:QI=[r83:DI]
   31: flags:CC=cmp(r84:QI,0x7)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 84 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 83 [ _10 ])
            (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 84 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 83 [ _10 ])
            (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])

Trying 31 -> 32:
   31: flags:CC=cmp(r84:QI,0x7)
   32: pc={(flags:CC==0)?L198:pc}
      REG_BR_PROB 214748374
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:QI 84 [ _11 ])
                    (const_int 7 [0x7]))
                (label_ref 198)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (reg:QI 84 [ _11 ])
                (const_int 7 [0x7])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:QI 84 [ _11 ])
                    (const_int 7 [0x7]))
                (label_ref 198)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (reg:QI 84 [ _11 ])
                (const_int 7 [0x7])))
    ])
Successfully matched this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg:QI 84 [ _11 ])
        (const_int 7 [0x7])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 84 [ _11 ])
            (const_int 7 [0x7]))
        (label_ref 198)
        (pc)))

Trying 30, 31 -> 32:
   30: r84:QI=[r83:DI]
   31: flags:CC=cmp(r84:QI,0x7)
   32: pc={(flags:CC==0)?L198:pc}
      REG_BR_PROB 214748374
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])
                    (const_int 7 [0x7]))
                (label_ref 198)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 84 [ _11 ])
            (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])
                    (const_int 7 [0x7]))
                (label_ref 198)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 84 [ _11 ])
            (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])

Trying 41 -> 42:
   41: flags:CC=cmp(r84:QI,0x4)
   42: pc={(gtu(flags:CC,0))?L51:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 536870926
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:QI 84 [ _11 ])
            (const_int 4 [0x4]))
        (label_ref 51)
        (pc)))

Trying 46 -> 47:
   46: flags:CC=cmp(r84:QI,0x2)
      REG_DEAD r84:QI
   47: pc={(gtu(flags:CC,0))?L65:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 477218590
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:QI 84 [ _11 ])
            (const_int 2 [0x2]))
        (label_ref 65)
        (pc)))

Trying 53 -> 54:
   53: flags:CCZ=cmp(r84:QI,0x5)
      REG_DEAD r84:QI
   54: pc={(flags:CCZ==0)?L80:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 858993454
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 84 [ _11 ])
            (const_int 5 [0x5]))
        (label_ref 80)
        (pc)))

Trying 60 -> 61:
   60: flags:CCZ=cmp(r84:QI,0x8)
      REG_DEAD r84:QI
   61: pc={(flags:CCZ==0)?L133:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 715827886
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 84 [ _11 ])
            (const_int 8 [0x8]))
        (label_ref 133)
        (pc)))

Trying 100 -> 126:
  100: r129:DF=[frame:DI-0x8]
  126: r146:DF=r129:DF*r116:DF
      REG_DEAD r129:DF
Can't combine i2 into i3

Trying 108 -> 126:
  108: r116:DF=r179:DF
      REG_DEAD r179:DF
  126: r146:DF=r129:DF*r116:DF
      REG_DEAD r129:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 146)
            (mult:DF (reg:DF 129 [ sincostmp_107+8 ])
                (reg:DF 179)))
        (set (reg/v:DF 116 [ r ])
            (reg:DF 179))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 146)
            (mult:DF (reg:DF 129 [ sincostmp_107+8 ])
                (reg:DF 179)))
        (set (reg/v:DF 116 [ r ])
            (reg:DF 179))
    ])

Trying 108, 100 -> 126:
  108: r116:DF=r179:DF
      REG_DEAD r179:DF
  100: r129:DF=[frame:DI-0x8]
  126: r146:DF=r129:DF*r116:DF
      REG_DEAD r129:DF
Can't combine i1 into i3

Trying 99 -> 127:
   99: r128:DF=[frame:DI-0x10]
  127: r147:DF=r128:DF*r116:DF
      REG_DEAD r128:DF
      REG_DEAD r116:DF
Can't combine i2 into i3

Trying 126 -> 128:
  126: r146:DF=r129:DF*r116:DF
      REG_DEAD r129:DF
  128: xmm1:DF=r146:DF
      REG_DEAD r146:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (mult:DF (reg:DF 129 [ sincostmp_107+8 ])
        (reg/v:DF 116 [ r ])))
allowing combination of insns 126 and 128
original costs 20 + 4 = 24
replacement cost 20
deferring deletion of insn with uid = 126.
modifying insn i3   128: xmm1:DF=r129:DF*r116:DF
      REG_DEAD r116:DF
      REG_DEAD r129:DF
deferring rescan insn with uid = 128.

Trying 108 -> 127:
  108: r116:DF=r179:DF
      REG_DEAD r179:DF
  127: r147:DF=r128:DF*r116:DF
      REG_DEAD r128:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 147)
            (mult:DF (reg:DF 128 [ sincostmp_107 ])
                (reg:DF 179)))
        (set (reg/v:DF 116 [ r ])
            (reg:DF 179))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 147)
            (mult:DF (reg:DF 128 [ sincostmp_107 ])
                (reg:DF 179)))
        (set (reg/v:DF 116 [ r ])
            (reg:DF 179))
    ])

Trying 99 -> 127:
   99: r128:DF=[frame:DI-0x10]
  127: r147:DF=r128:DF*r116:DF
      REG_DEAD r128:DF
Can't combine i2 into i3

Trying 99, 108 -> 127:
   99: r128:DF=[frame:DI-0x10]
  108: r116:DF=r179:DF
      REG_DEAD r179:DF
  127: r147:DF=r128:DF*r116:DF
      REG_DEAD r128:DF
Can't combine i1 into i3

Trying 100 -> 128:
  100: r129:DF=[frame:DI-0x8]
  128: xmm1:DF=r129:DF*r116:DF
      REG_DEAD r116:DF
      REG_DEAD r129:DF
Can't combine i2 into i3

Trying 128 -> 130:
  128: xmm1:DF=r129:DF*r116:DF
      REG_DEAD r116:DF
      REG_DEAD r129:DF
  130: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
Can't combine i2 into i3

Trying 100, 128 -> 130:
  100: r129:DF=[frame:DI-0x8]
  128: xmm1:DF=r129:DF*r116:DF
      REG_DEAD r116:DF
      REG_DEAD r129:DF
  130: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
Can't combine i2 into i3

Trying 141 -> 144:
  141: r139:DI=r180:DI
      REG_DEAD r180:DI
  144: [r139:DI+0xd]=r88:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 180)
                    (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_19].size+0 S4 A8])
            (reg/v:SI 88 [ sz ]))
        (set (reg/v/f:DI 139 [ <retval> ])
            (reg:DI 180))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 180)
                    (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_19].size+0 S4 A8])
            (reg/v:SI 88 [ sz ]))
        (set (reg/v/f:DI 139 [ <retval> ])
            (reg:DI 180))
    ])

Trying 154 -> 155:
  154: flags:CCZ=cmp(r88:SI,0)
  155: pc={(flags:CCZ==0)?L375:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 88 [ sz ])
            (const_int 0 [0]))
        (label_ref:DI 375)
        (pc)))

Trying 164 -> 166:
  164: si:SI=0x1
  166: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 163 -> 166:
  163: dx:DI=`exp'
      REG_EQUAL `exp'
  166: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 167 -> 170:
  167: r92:DI=r181:DI
      REG_DEAD r181:DI
  170: flags:CCZ=cmp(r92:DI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:DI 181)
                (const_int 0 [0])))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 181))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:DI 181)
                (const_int 0 [0])))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 181))
    ])

Trying 170 -> 171:
  170: flags:CCZ=cmp(r92:DI,0)
  171: pc={(flags:CCZ!=0)?L180:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:DI 92 [ result ])
            (const_int 0 [0]))
        (label_ref 180)
        (pc)))

Trying 167, 170 -> 171:
  167: r92:DI=r181:DI
      REG_DEAD r181:DI
  170: flags:CCZ=cmp(r92:DI,0)
  171: pc={(flags:CCZ!=0)?L180:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:DI 181)
                    (const_int 0 [0]))
                (label_ref 180)
                (pc)))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 181))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:DI 181)
                    (const_int 0 [0]))
                (label_ref 180)
                (pc)))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 181))
    ])
Successfully matched this instruction:
(set (reg/v/f:DI 92 [ result ])
    (reg:DI 181))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 181)
            (const_int 0 [0]))
        (label_ref 180)
        (pc)))

Trying 174 -> 178:
  174: cx:DI=`__PRETTY_FUNCTION__.5776'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 175 -> 178:
  175: dx:SI=0x4d
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 176 -> 178:
  176: si:DI=`*.LC9'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 177 -> 178:
  177: di:DI=`*.LC10'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 175, 174 -> 178:
  175: dx:SI=0x4d
  174: cx:DI=`__PRETTY_FUNCTION__.5776'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 176, 174 -> 178:
  176: si:DI=`*.LC9'
  174: cx:DI=`__PRETTY_FUNCTION__.5776'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 177, 174 -> 178:
  177: di:DI=`*.LC10'
  174: cx:DI=`__PRETTY_FUNCTION__.5776'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 176, 175 -> 178:
  176: si:DI=`*.LC9'
  175: dx:SI=0x4d
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 177, 175 -> 178:
  177: di:DI=`*.LC10'
  175: dx:SI=0x4d
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 177, 176 -> 178:
  177: di:DI=`*.LC10'
  176: si:DI=`*.LC9'
  178: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 188 -> 193:
  188: {r94:SI=r94:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  193: flags:CCZ=cmp(r88:SI,r94:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 88 [ sz ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 88 [ sz ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 193 -> 194:
  193: flags:CCZ=cmp(r88:SI,r94:SI)
  194: pc={(flags:CCZ!=0)?L192:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 88 [ sz ])
            (reg/v:SI 94 [ i ]))
        (label_ref:DI 192)
        (pc)))

Trying 188, 193 -> 194:
  188: {r94:SI=r94:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  193: flags:CCZ=cmp(r88:SI,r94:SI)
  194: pc={(flags:CCZ!=0)?L192:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 88 [ sz ]))
                (label_ref:DI 192)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 88 [ sz ]))
                (label_ref:DI 192)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 206 -> 210:
  206: cx:SI=0xa
  210: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
Can't combine i2 into i3

Trying 214 -> 216:
  214: r82:SI=[r83:DI+0xa]
  216: {r99:SI=r82:SI*r134:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (reg:SI 134 [ _139 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 82 [ prephitmp_7 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (reg:SI 134 [ _139 ])))
        (set (reg:SI 82 [ prephitmp_7 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])

Trying 215 -> 216:
  215: r134:SI=[r83:DI+0xe]
  216: {r99:SI=r82:SI*r134:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (reg:SI 82 [ prephitmp_7 ])
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (reg:SI 82 [ prephitmp_7 ])
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])

Trying 215, 214 -> 216:
  215: r134:SI=[r83:DI+0xe]
  214: r82:SI=[r83:DI+0xa]
  216: {r99:SI=r82:SI*r134:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg:SI 82 [ prephitmp_7 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg:SI 82 [ prephitmp_7 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])

Trying 223 -> 224:
  223: flags:CCZ=cmp(r82:SI,0)
  224: pc={(flags:CCZ!=0)?L403:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 82 [ prephitmp_7 ])
            (const_int 0 [0]))
        (label_ref:DI 403)
        (pc)))

Trying 234 -> 235:
  234: {r152:SI=r134:SI*r87:SI;clobber flags:CC;}
      REG_DEAD r134:SI
      REG_UNUSED flags:CC
  235: {r101:SI=r152:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r152:SI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 101 [ index ])
            (plus:SI (mult:SI (reg:SI 134 [ _139 ])
                    (reg/v:SI 87 [ i ]))
                (reg/v:SI 90 [ j ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:SI 101 [ index ])
    (plus:SI (mult:SI (reg:SI 134 [ _139 ])
            (reg/v:SI 87 [ i ]))
        (reg/v:SI 90 [ j ])))

Trying 235 -> 240:
  235: {r101:SI=r152:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r152:SI
      REG_UNUSED flags:CC
  240: r153:DI=zero_extend(r101:SI)
Failed to match this instruction:
(parallel [
        (set (reg:DI 153 [ index ])
            (zero_extend:DI (plus:SI (reg:SI 152)
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 152)
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 153 [ index ])
            (zero_extend:DI (plus:SI (reg:SI 152)
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 152)
                (reg/v:SI 90 [ j ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 101 [ index ])
    (plus:SI (reg:SI 152)
        (reg/v:SI 90 [ j ])))
Successfully matched this instruction:
(set (reg:DI 153 [ index ])
    (zero_extend:DI (plus:SI (reg:SI 152)
            (reg/v:SI 90 [ j ]))))
rejecting combination of insns 235 and 240
original costs 4 + 1 = 5
replacement costs 4 + 5 = 9

Trying 234, 235 -> 240:
  234: {r152:SI=r134:SI*r87:SI;clobber flags:CC;}
      REG_DEAD r134:SI
      REG_UNUSED flags:CC
  235: {r101:SI=r152:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r152:SI
      REG_UNUSED flags:CC
  240: r153:DI=zero_extend(r101:SI)
Failed to match this instruction:
(parallel [
        (set (reg:DI 153 [ index ])
            (zero_extend:DI (plus:SI (mult:SI (reg:SI 134 [ _139 ])
                        (reg/v:SI 87 [ i ]))
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (mult:SI (reg:SI 134 [ _139 ])
                    (reg/v:SI 87 [ i ]))
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 153 [ index ])
            (zero_extend:DI (plus:SI (mult:SI (reg:SI 134 [ _139 ])
                        (reg/v:SI 87 [ i ]))
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (mult:SI (reg:SI 134 [ _139 ])
                    (reg/v:SI 87 [ i ]))
                (reg/v:SI 90 [ j ])))
    ])

Trying 240 -> 241:
  240: r153:DI=zero_extend(r101:SI)
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 154)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 235, 240 -> 241:
  235: {r101:SI=r152:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r152:SI
      REG_UNUSED flags:CC
  240: r153:DI=zero_extend(r101:SI)
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 152)
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 152)
                (reg/v:SI 90 [ j ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 101 [ index ])
    (plus:SI (reg:SI 152)
        (reg/v:SI 90 [ j ])))
Failed to match this instruction:
(set (reg:DI 154)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                    (reg/v:SI 90 [ j ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 241 -> 242:
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
  242: {r105:DI=r154:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (ashift:DI (reg:DI 153 [ index ])
                    (const_int 3 [0x3]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 154)
            (ashift:DI (reg:DI 153 [ index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (ashift:DI (reg:DI 153 [ index ])
                    (const_int 3 [0x3]))
                (const_int 4 [0x4])))
        (set (reg:DI 154)
            (ashift:DI (reg:DI 153 [ index ])
                (const_int 3 [0x3])))
    ])
Successfully matched this instruction:
(set (reg:DI 154)
    (ashift:DI (reg:DI 153 [ index ])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 105 [ _46 ])
    (plus:DI (ashift:DI (reg:DI 153 [ index ])
            (const_int 3 [0x3]))
        (const_int 4 [0x4])))
rejecting combination of insns 241 and 242
original costs 4 + 4 = 8
replacement costs 4 + 8 = 12

Trying 240, 241 -> 242:
  240: r153:DI=zero_extend(r101:SI)
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
  242: {r105:DI=r154:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 154)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 235, 240, 241 -> 242:
  235: {r101:SI=r152:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r152:SI
      REG_UNUSED flags:CC
  240: r153:DI=zero_extend(r101:SI)
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
  242: {r105:DI=r154:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                                (reg/v:SI 90 [ j ])) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 152)
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                                (reg/v:SI 90 [ j ])) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 152)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 152)
                (reg/v:SI 90 [ j ])))
    ])

Trying 242 -> 246:
  242: {r105:DI=r154:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
  246: {r133:DI=r169:DI+r105:DI;clobber flags:CC;}
      REG_DEAD r105:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 133 [ _135 ])
            (plus:DI (plus:DI (reg/f:DI 169 [ pretmp_151 ])
                    (reg:DI 154))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 133 [ _135 ])
    (plus:DI (plus:DI (reg/f:DI 169 [ pretmp_151 ])
            (reg:DI 154))
        (const_int 4 [0x4])))
allowing combination of insns 242 and 246
original costs 4 + 4 = 8
replacement cost 5
deferring deletion of insn with uid = 242.
modifying insn i3   246: r133:DI=r169:DI+r154:DI+0x4
      REG_DEAD r154:DI
deferring rescan insn with uid = 246.

Trying 241 -> 243:
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
  243: r107:DF=[r132:DI+r154:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 153 [ index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 154)
            (ashift:DI (reg:DI 153 [ index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 153 [ index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 154)
            (ashift:DI (reg:DI 153 [ index ])
                (const_int 3 [0x3])))
    ])

Trying 240, 241 -> 243:
  240: r153:DI=zero_extend(r101:SI)
  241: {r154:DI=r153:DI<<0x3;clobber flags:CC;}
      REG_DEAD r153:DI
      REG_UNUSED flags:CC
  243: r107:DF=[r132:DI+r154:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 154)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 154)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 247 -> 248:
  247: flags:CCZ=cmp([r83:DI+0x9],0x5)
  248: pc={(flags:CCZ!=0)?L301:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 708669604
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem:QI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_10].sub_type+0 S1 A8])
            (const_int 5 [0x5]))
        (label_ref 301)
        (pc)))

Trying 251 -> 252:
  251: {r155:SI=r99:SI+r101:SI;clobber flags:CC;}
      REG_DEAD r101:SI
      REG_UNUSED flags:CC
  252: r156:DI=zero_extend(r155:SI)
      REG_DEAD r155:SI
Successfully matched this instruction:
(set (reg:DI 156 [ c_index ])
    (zero_extend:DI (plus:SI (reg/v:SI 99 [ rc ])
            (reg/v:SI 101 [ index ]))))
allowing combination of insns 251 and 252
original costs 4 + 1 = 5
replacement cost 5
deferring deletion of insn with uid = 251.
modifying insn i3   252: r156:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
deferring rescan insn with uid = 252.

Trying 252 -> 253:
  252: r156:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
  253: {r157:DI=r156:DI<<0x3;clobber flags:CC;}
      REG_DEAD r156:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 157)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 157)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                    (reg/v:SI 101 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 253 -> 258:
  253: {r157:DI=r156:DI<<0x3;clobber flags:CC;}
      REG_DEAD r156:DI
      REG_UNUSED flags:CC
  258: r160:DF=[r132:DI+r157:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 160 [ *_53 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 156 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 157)
            (ashift:DI (reg:DI 156 [ c_index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 160 [ *_53 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 156 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 157)
            (ashift:DI (reg:DI 156 [ c_index ])
                (const_int 3 [0x3])))
    ])

Trying 252, 253 -> 258:
  252: r156:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
  253: {r157:DI=r156:DI<<0x3;clobber flags:CC;}
      REG_DEAD r156:DI
      REG_UNUSED flags:CC
  258: r160:DF=[r132:DI+r157:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 160 [ *_53 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                                        (reg/v:SI 101 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 157)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 160 [ *_53 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                                        (reg/v:SI 101 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 132 [ pretmp_124 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 157)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 157)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                    (reg/v:SI 101 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 263 -> 286:
  263: r130:DF=[frame:DI-0x10]
  286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
Can't combine i2 into i3

Trying 272 -> 286:
  272: r121:DF=r183:DF
      REG_DEAD r183:DF
  286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
Failed to match this instruction:
(parallel [
        (set (reg:DF 161)
            (mult:DF (reg:DF 130 [ sincostmp_111 ])
                (reg:DF 183)))
        (set (reg/v:DF 121 [ r ])
            (reg:DF 183))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 161)
            (mult:DF (reg:DF 130 [ sincostmp_111 ])
                (reg:DF 183)))
        (set (reg/v:DF 121 [ r ])
            (reg:DF 183))
    ])

Trying 272, 263 -> 286:
  272: r121:DF=r183:DF
      REG_DEAD r183:DF
  263: r130:DF=[frame:DI-0x10]
  286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
Can't combine i1 into i3

Trying 286 -> 287:
  286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
  287: [r133:DI]=r161:DF
      REG_DEAD r161:DF
      REG_DEAD r133:DI
Failed to match this instruction:
(set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
    (mult:DF (reg:DF 130 [ sincostmp_111 ])
        (reg/v:DF 121 [ r ])))

Trying 263, 286 -> 287:
  263: r130:DF=[frame:DI-0x10]
  286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
  287: [r133:DI]=r161:DF
      REG_DEAD r161:DF
      REG_DEAD r133:DI
Can't combine i1 into i3

Trying 272, 286 -> 287:
  272: r121:DF=r183:DF
      REG_DEAD r183:DF
  286: r161:DF=r130:DF*r121:DF
      REG_DEAD r130:DF
  287: [r133:DI]=r161:DF
      REG_DEAD r161:DF
      REG_DEAD r133:DI
Failed to match this instruction:
(parallel [
        (set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
            (mult:DF (reg:DF 130 [ sincostmp_111 ])
                (reg:DF 183)))
        (set (reg/v:DF 121 [ r ])
            (reg:DF 183))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
            (mult:DF (reg:DF 130 [ sincostmp_111 ])
                (reg:DF 183)))
        (set (reg/v:DF 121 [ r ])
            (reg:DF 183))
    ])
Successfully matched this instruction:
(set (reg/v:DF 121 [ r ])
    (reg:DF 183))
Failed to match this instruction:
(set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
    (mult:DF (reg:DF 130 [ sincostmp_111 ])
        (reg:DF 183)))

Trying 264 -> 289:
  264: r131:DF=[frame:DI-0x8]
  289: r162:DF=r131:DF*r121:DF
      REG_DEAD r131:DF
      REG_DEAD r121:DF
Can't combine i2 into i3

Trying 289 -> 290:
  289: r162:DF=r131:DF*r121:DF
      REG_DEAD r131:DF
      REG_DEAD r121:DF
  290: [r169:DI+r157:DI+0x4]=r162:DF
      REG_DEAD r162:DF
      REG_DEAD r157:DI
Failed to match this instruction:
(set (mem:DF (plus:DI (plus:DI (reg/f:DI 169 [ pretmp_151 ])
                (reg:DI 157))
            (const_int 4 [0x4])) [2 *_58+0 S8 A64])
    (mult:DF (reg:DF 131 [ sincostmp_111+8 ])
        (reg/v:DF 121 [ r ])))

Trying 264, 289 -> 290:
  264: r131:DF=[frame:DI-0x8]
  289: r162:DF=r131:DF*r121:DF
      REG_DEAD r131:DF
      REG_DEAD r121:DF
  290: [r169:DI+r157:DI+0x4]=r162:DF
      REG_DEAD r162:DF
      REG_DEAD r157:DI
Can't combine i1 into i3

Trying 292 -> 296:
  292: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  296: flags:CC=cmp(r90:SI,r134:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 134 [ _139 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 134 [ _139 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 295 -> 296:
  295: r134:SI=[r83:DI+0xe]
  296: flags:CC=cmp(r90:SI,r134:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (reg/v:SI 90 [ j ])
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (reg/v:SI 90 [ j ])
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])

Trying 295, 292 -> 296:
  295: r134:SI=[r83:DI+0xe]
  292: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  296: flags:CC=cmp(r90:SI,r134:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 296 -> 297:
  296: flags:CC=cmp(r90:SI,r134:SI)
  297: pc={(ltu(flags:CC,0))?L317:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 90 [ j ])
            (reg:SI 134 [ _139 ]))
        (label_ref:DI 317)
        (pc)))

Trying 292, 296 -> 297:
  292: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  296: flags:CC=cmp(r90:SI,r134:SI)
  297: pc={(ltu(flags:CC,0))?L317:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 134 [ _139 ]))
                (label_ref:DI 317)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 134 [ _139 ]))
                (label_ref:DI 317)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 295, 296 -> 297:
  295: r134:SI=[r83:DI+0xe]
  296: flags:CC=cmp(r90:SI,r134:SI)
  297: pc={(ltu(flags:CC,0))?L317:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg/v:SI 90 [ j ])
                    (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
                (label_ref:DI 317)
                (pc)))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg/v:SI 90 [ j ])
                    (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
                (label_ref:DI 317)
                (pc)))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Successfully matched this instruction:
(set (reg:SI 134 [ _139 ])
    (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 90 [ j ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (label_ref:DI 317)
        (pc)))

Trying 306 -> 307:
  306: r115:DF=r184:DF
      REG_DEAD r184:DF
  307: [r133:DI]=r115:DF
      REG_DEAD r133:DI
      REG_DEAD r115:DF
Successfully matched this instruction:
(set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
    (reg:DF 184))
allowing combination of insns 306 and 307
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 306.
modifying insn i3   307: [r133:DI]=r184:DF
      REG_DEAD r184:DF
      REG_DEAD r133:DI
deferring rescan insn with uid = 307.

Trying 309 -> 313:
  309: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  313: flags:CC=cmp(r134:SI,r90:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 134 [ _139 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 134 [ _139 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 312 -> 313:
  312: r134:SI=[r83:DI+0xe]
  313: flags:CC=cmp(r134:SI,r90:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])
                (reg/v:SI 90 [ j ])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])
                (reg/v:SI 90 [ j ])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])

Trying 312, 309 -> 313:
  312: r134:SI=[r83:DI+0xe]
  309: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  313: flags:CC=cmp(r134:SI,r90:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 313 -> 314:
  313: flags:CC=cmp(r134:SI,r90:SI)
  314: pc={(leu(flags:CC,0))?L320:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 134 [ _139 ])
            (reg/v:SI 90 [ j ]))
        (label_ref 320)
        (pc)))

Trying 309, 313 -> 314:
  309: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  313: flags:CC=cmp(r134:SI,r90:SI)
  314: pc={(leu(flags:CC,0))?L320:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 134 [ _139 ]))
                (label_ref 320)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 134 [ _139 ]))
                (label_ref 320)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 312, 313 -> 314:
  312: r134:SI=[r83:DI+0xe]
  313: flags:CC=cmp(r134:SI,r90:SI)
  314: pc={(leu(flags:CC,0))?L320:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])
                    (reg/v:SI 90 [ j ]))
                (label_ref 320)
                (pc)))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])
                    (reg/v:SI 90 [ j ]))
                (label_ref 320)
                (pc)))
        (set (reg:SI 134 [ _139 ])
            (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Successfully matched this instruction:
(set (reg:SI 134 [ _139 ])
    (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])
            (reg/v:SI 90 [ j ]))
        (label_ref 320)
        (pc)))

Trying 327 -> 330:
  327: {r87:SI=r87:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  330: flags:CC=cmp(r87:SI,r82:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 82 [ prephitmp_7 ])))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 82 [ prephitmp_7 ])))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 330 -> 331:
  330: flags:CC=cmp(r87:SI,r82:SI)
  331: pc={(geu(flags:CC,0))?L375:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg/v:SI 87 [ i ])
            (reg:SI 82 [ prephitmp_7 ]))
        (label_ref:DI 375)
        (pc)))

Trying 327, 330 -> 331:
  327: {r87:SI=r87:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  330: flags:CC=cmp(r87:SI,r82:SI)
  331: pc={(geu(flags:CC,0))?L375:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 87 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 82 [ prephitmp_7 ]))
                (label_ref:DI 375)
                (pc)))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 87 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 82 [ prephitmp_7 ]))
                (label_ref:DI 375)
                (pc)))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 338 -> 339:
  338: flags:CCZ=cmp(r134:SI,0)
  339: pc={(flags:CCZ!=0)?L337:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1071964724
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 134 [ _139 ])
            (const_int 0 [0]))
        (label_ref 337)
        (pc)))

Trying 342 -> 346:
  342: {r87:SI=r87:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  346: flags:CC=cmp(r82:SI,r87:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 82 [ prephitmp_7 ])))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 82 [ prephitmp_7 ])))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 346 -> 347:
  346: flags:CC=cmp(r82:SI,r87:SI)
  347: pc={(gtu(flags:CC,0))?L345:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 82 [ prephitmp_7 ])
            (reg/v:SI 87 [ i ]))
        (label_ref 345)
        (pc)))

Trying 342, 346 -> 347:
  342: {r87:SI=r87:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  346: flags:CC=cmp(r82:SI,r87:SI)
  347: pc={(gtu(flags:CC,0))?L345:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 87 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 82 [ prephitmp_7 ]))
                (label_ref 345)
                (pc)))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 87 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 82 [ prephitmp_7 ]))
                (label_ref 345)
                (pc)))
        (set (reg/v:SI 87 [ i ])
            (plus:SI (reg/v:SI 87 [ i ])
                (const_int 1 [0x1])))
    ])
starting the processing of deferred insns
rescanning insn with uid = 15.
rescanning insn with uid = 128.
rescanning insn with uid = 246.
rescanning insn with uid = 252.
rescanning insn with uid = 307.
ending the processing of deferred insns


fbgc_exp

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={17d,5u} r1={20d,4u} r2={19d,3u} r4={22d,7u} r5={25d,10u} r6={1d,26u} r7={1d,41u} r8={15d} r9={15d} r10={15d} r11={15d} r12={15d} r13={15d} r14={15d} r15={15d} r16={1d,25u} r17={49d,17u} r18={15d} r19={1d,34u,3e} r20={24d,14u} r21={17d,2u} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={15d} r29={15d} r30={15d} r31={15d} r32={15d} r33={15d} r34={15d} r35={15d} r36={16d} r37={16d} r38={15d} r39={15d} r44={15d} r45={15d} r46={15d} r47={15d} r48={15d} r49={15d} r50={15d} r51={15d} r52={15d} r53={15d} r54={15d} r55={15d} r56={15d} r57={15d} r58={15d} r59={15d} r60={15d} r61={15d} r62={15d} r63={15d} r64={15d} r65={15d} r66={15d} r67={15d} r68={15d} r69={15d} r70={15d} r71={15d} r72={15d} r73={15d} r74={15d} r75={15d} r82={2d,4u} r83={1d,15u} r84={1d,5u} r85={1d,2u} r86={1d,1u} r87={3d,8u} r88={1d,5u} r89={1d,2u} r90={3d,8u} r92={1d,3u} r94={2d,5u} r99={1d,3u} r101={1d,4u} r107={1d,3u} r116={1d,5u} r121={1d,5u} r128={1d,2u} r129={1d,2u} r130={1d,2u} r131={1d,2u} r132={1d,3u} r133={1d,2u} r134={3d,5u} r136={2d,2u} r139={3d,6u} r140={1d,4u} r142={1d,2u} r143={1d,2u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,2u} r156={1d,1u} r157={1d,3u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,2u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} 
;;    total ref usage 1498{1160d,335u,3e} in 280{265 regular + 15 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 139 140 141 173 174
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 139 140 141 173 174
;; live  kill	
(note 12 0 416 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 416 12 2 2 (set (reg:DI 173)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":123:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 416 417 2 (set (reg/v/f:DI 140 [ arg ])
        (reg:DI 173)) "cmodules/fbgc_math.c":123:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 173)
        (nil)))
(insn 417 2 3 2 (set (reg:SI 174)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":123:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 3 417 4 2 NOTE_INSN_DELETED)
(note 4 3 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 4 11 2 (debug_marker) "cmodules/fbgc_math.c":123:1 -1
     (nil))
(insn 11 14 15 2 (set (reg/v/f:DI 139 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":123:1 66 {*movdi_internal}
     (nil))
(insn 15 11 16 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 174)
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":123:1 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 375)
            (pc))) "cmodules/fbgc_math.c":123:1 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662283964 (nil)))
 -> 375)
;;  succ:       3 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;;              29 [61.7% (guessed)]  count:662283960 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140

;; basic block 3, loop depth 0, count 411457868 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 140
;; lr  def 	 17 [flags] 83 84
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139 140
;; live  gen 	 17 [flags] 83 84
;; live  kill	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (var_location:SI D#18 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 19 18 20 3 (var_location:DI arg (reg/v/f:DI 140 [ arg ])) -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker:BLK) "cmodules/fbgc_math.c":123:1 -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI D#19 (debug_expr:SI D#18)) -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI argc (debug_expr:SI D#19)) -1
     (nil))
(debug_insn 23 22 24 3 (var_location:DI arg (reg/v/f:DI 140 [ arg ])) -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI argc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 25 24 26 3 (var_location:DI fun (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)) -1
     (nil))
(debug_insn 26 25 27 3 (var_location:DI zfun (symbol_ref:DI ("c_exp") [flags 0x3]  <function_decl 0x7f213dfa5c00 c_exp>)) -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker:BLK) "cmodules/fbgc_math.c":50:22 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "cmodules/fbgc_math.c":53:2 -1
     (nil))
(insn 29 28 30 3 (set (reg/f:DI 83 [ _10 ])
        (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64])) "cmodules/fbgc_math.c":53:12 66 {*movdi_internal}
     (nil))
(insn 30 29 31 3 (set (reg:QI 84 [ _11 ])
        (mem:QI (reg/f:DI 83 [ _10 ]) [0 _10->type+0 S1 A8])) "cmodules/fbgc_math.c":53:15 69 {*movqi_internal}
     (nil))
(insn 31 30 32 3 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 84 [ _11 ])
            (const_int 7 [0x7]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (nil))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (eq (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (int_list:REG_BR_PROB 214748374 (nil))
 -> 198)
;;  succ:       4 [80.0% (adjusted)]  count:329166293 (estimated locally) (FALLTHRU)
;;              19 [20.0% (adjusted)]  count:82291575 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140

;; basic block 4, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 329166293 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 [80.0% (adjusted)]  count:329166293 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 83 84 139 140
;; live  gen 	
;; live  kill	
(note 33 32 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 37 33 38 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 402653190 (nil)))
 -> 58)
;;  succ:       5 [62.5% (adjusted)]  count:257161168 (estimated locally) (FALLTHRU)
;;              10 [37.5% (adjusted)]  count:154296701 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140

;; basic block 5, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 257161168 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [62.5% (adjusted)]  count:257161168 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  gen 	 17 [flags]
;; live  kill	
(note 38 37 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 38 42 5 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 84 [ _11 ])
            (const_int 4 [0x4]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (nil))
(jump_insn 42 41 43 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 536870926 (nil)))
 -> 51)
;;  succ:       6 [50.0% (adjusted)]  count:205728931 (estimated locally) (FALLTHRU)
;;              8 [50.0% (adjusted)]  count:205728937 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139

;; basic block 6, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 205728931 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 5, next block 8, flags: (RTL)
;;  pred:       5 [50.0% (adjusted)]  count:205728931 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  gen 	 17 [flags]
;; live  kill	
(note 43 42 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 43 47 6 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 84 [ _11 ])
            (const_int 2 [0x2]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 84 [ _11 ])
        (nil)))
(jump_insn 47 46 51 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 477218590 (nil)))
 -> 65)
;;  succ:       29 [55.6% (adjusted)]  count:228587706 (estimated locally) (FALLTHRU)
;;              12 [44.4% (adjusted)]  count:182870162 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139

;; basic block 8, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 205728937 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 6, next block 10, flags: (RTL)
;;  pred:       5 [50.0% (adjusted)]  count:205728937 (estimated locally)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 51 47 52 8 81 (nil) [1 uses])
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 84 [ _11 ])
            (const_int 5 [0x5]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 84 [ _11 ])
        (nil)))
(jump_insn 54 53 58 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 858993454 (nil)))
 -> 80)
;;  succ:       29 [20.0% (adjusted)]  count:82291578 (estimated locally) (FALLTHRU)
;;              13 [80.0% (adjusted)]  count:329166290 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139

;; basic block 10, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 154296701 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 8, next block 12, flags: (RTL)
;;  pred:       4 [37.5% (adjusted)]  count:154296701 (estimated locally)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 84 139 140
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 58 54 59 10 80 (nil) [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 84 [ _11 ])
            (const_int 8 [0x8]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 84 [ _11 ])
        (nil)))
(jump_insn 61 60 65 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 133)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 133)
;;  succ:       29 [33.3% (adjusted)]  count:137152624 (estimated locally) (FALLTHRU)
;;              14 [66.7% (adjusted)]  count:274305244 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 139 140

;; basic block 12, loop depth 0, count 82291576 (estimated locally), maybe hot
;; Invalid sum of incoming counts 182870162 (estimated locally), should be 82291576 (estimated locally)
;;  prev block 10, next block 13, flags: (RTL)
;;  pred:       6 [44.4% (adjusted)]  count:182870162 (estimated locally)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 85 86 175 176
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 85 86 175 176
;; live  kill	
(code_label 65 61 66 12 82 (nil) [1 uses])
(note 66 65 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 12 (debug_marker) "cmodules/fbgc_math.c":58:4 -1
     (nil))
(insn 68 67 69 12 (set (reg:DI 5 di)
        (reg/f:DI 83 [ _10 ])) "cmodules/fbgc_math.c":58:19 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 83 [ _10 ])
        (nil)))
(call_insn 69 68 418 12 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":58:19 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 418 69 70 12 (set (reg:DF 175)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":58:19 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 70 418 71 12 (set (reg/v:DF 85 [ dbarg ])
        (reg:DF 175)) "cmodules/fbgc_math.c":58:19 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 175)
        (nil)))
(debug_insn 71 70 72 12 (var_location:DF dbarg (reg/v:DF 85 [ dbarg ])) "cmodules/fbgc_math.c":58:19 -1
     (nil))
(debug_insn 72 71 73 12 (debug_marker) "cmodules/fbgc_math.c":59:4 -1
     (nil))
(insn 73 72 74 12 (set (reg:DF 20 xmm0)
        (reg/v:DF 85 [ dbarg ])) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg/v:DF 85 [ dbarg ])
        (nil)))
(call_insn 74 73 419 12 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":59:11 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 419 74 75 12 (set (reg:DF 176)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":59:11 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 75 419 76 12 (set (reg:DF 86 [ _13 ])
        (reg:DF 176)) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 176)
        (nil)))
(insn 76 75 77 12 (set (reg:DF 20 xmm0)
        (reg:DF 86 [ _13 ])) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 86 [ _13 ])
        (nil)))
(call_insn/j 77 76 80 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":59:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
;;  succ:       EXIT [always]  count:82291576 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 13, loop depth 0, count 82291576 (estimated locally), maybe hot
;; Invalid sum of incoming counts 329166290 (estimated locally), should be 82291576 (estimated locally)
;;  prev block 12, next block 14, flags: (RTL, MODIFIED)
;;  pred:       8 [80.0% (adjusted)]  count:329166290 (estimated locally)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 116 128 129 142 143 144 145 146 147 177 178 179
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 4 [si] 5 [di] 20 [xmm0] 21 [xmm1] 116 128 129 142 143 144 145 146 147 177 178 179
;; live  kill	 17 [flags]
(code_label 80 77 81 13 83 (nil) [1 uses])
(note 81 80 82 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 13 (debug_marker) "cmodules/fbgc_math.c":63:4 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 5 di)
        (reg/f:DI 83 [ _10 ])) "cmodules/fbgc_math.c":63:27 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 83 [ _10 ])
        (nil)))
(call_insn 84 83 420 13 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_complex") [flags 0x41]  <function_decl 0x7f213e3db800 convert_fbgc_object_to_complex>) [0 convert_fbgc_object_to_complex S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":63:27 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_complex") [flags 0x41]  <function_decl 0x7f213e3db800 convert_fbgc_object_to_complex>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 420 84 85 13 (set (reg:DF 177)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":63:27 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 85 420 421 13 (set (reg:DF 142)
        (reg:DF 177)) "cmodules/fbgc_math.c":63:27 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 177)
        (nil)))
(insn 421 85 86 13 (set (reg:DF 178)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":63:27 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(insn 86 421 396 13 (set (reg:DF 143)
        (reg:DF 178)) "cmodules/fbgc_math.c":63:27 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 178)
        (nil)))
(debug_insn 396 86 391 13 (var_location:DI D#37 (subreg:DI (reg:DF 142) 0)) -1
     (nil))
(debug_insn 391 396 395 13 (var_location:DI D#35 (debug_expr:DI D#37)) -1
     (nil))
(debug_insn 395 391 390 13 (var_location:DI D#36 (subreg:DI (reg:DF 143) 0)) -1
     (nil))
(debug_insn 390 395 90 13 (var_location:DI D#34 (debug_expr:DI D#36)) -1
     (nil))
(debug_insn 90 390 91 13 (debug_marker) "cmodules/fbgc_math.c":64:4 -1
     (nil))
(debug_insn 91 90 92 13 (var_location:DF z$real (subreg:DF (debug_expr:DI D#35) 0)) -1
     (nil))
(debug_insn 92 91 93 13 (var_location:DF D#32 (subreg:DF (debug_expr:DI D#34) 0)) -1
     (nil))
(insn 93 92 94 13 (parallel [
            (set (reg/f:DI 144)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 94 93 95 13 (parallel [
            (set (reg/f:DI 145)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 95 94 96 13 (set (reg:DI 4 si)
        (reg/f:DI 145)) 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 145)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))
(insn 96 95 97 13 (set (reg:DI 5 di)
        (reg/f:DI 144)) 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 144)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))
(insn 97 96 98 13 (set (reg:DF 20 xmm0)
        (reg:DF 143)) 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 143)
        (nil)))
(call_insn 98 97 99 13 (call (mem:QI (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>) [0 __builtin_sincos S1 A8])
        (const_int 0 [0])) 666 {*call}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 99 98 100 13 (set (reg:DF 128 [ sincostmp_107 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(insn 100 99 101 13 (set (reg:DF 129 [ sincostmp_107+8 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(debug_insn 101 100 102 13 (var_location:DF z$8 (debug_expr:DF D#32)) -1
     (nil))
(debug_insn 102 101 103 13 (debug_marker:BLK) "cmodules/fbgc_math.c":22:20 -1
     (nil))
(debug_insn 103 102 104 13 (var_location:DF z$imag (debug_expr:DF D#32)) -1
     (nil))
(debug_insn 104 103 105 13 (debug_marker) "cmodules/fbgc_math.c":24:2 -1
     (nil))
(debug_insn 105 104 106 13 (debug_marker) "cmodules/fbgc_math.c":25:2 -1
     (nil))
(insn 106 105 107 13 (set (reg:DF 20 xmm0)
        (reg:DF 142)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 142)
        (nil)))
(call_insn 107 106 422 13 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":25:13 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 422 107 108 13 (set (reg:DF 179)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":25:13 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 108 422 109 13 (set (reg/v:DF 116 [ r ])
        (reg:DF 179)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 179)
        (nil)))
(debug_insn 109 108 110 13 (var_location:DF r (reg/v:DF 116 [ r ])) "cmodules/fbgc_math.c":25:13 -1
     (nil))
(debug_insn 110 109 111 13 (debug_marker) "cmodules/fbgc_math.c":26:2 -1
     (nil))
(debug_insn 111 110 112 13 (var_location:DF res$real (mult:DF (reg:DF 128 [ sincostmp_107 ])
        (reg/v:DF 116 [ r ]))) "cmodules/fbgc_math.c":26:11 -1
     (nil))
(debug_insn 112 111 113 13 (debug_marker) "cmodules/fbgc_math.c":27:2 -1
     (nil))
(debug_insn 113 112 114 13 (var_location:DF res$imag (mult:DF (reg:DF 129 [ sincostmp_107+8 ])
        (reg/v:DF 116 [ r ]))) "cmodules/fbgc_math.c":27:11 -1
     (nil))
(debug_insn 114 113 115 13 (debug_marker) "cmodules/fbgc_math.c":28:2 -1
     (nil))
(debug_insn 115 114 116 13 (var_location:DF D#1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 116 115 117 13 (var_location:DF res$real (debug_expr:DF D#1)) -1
     (nil))
(debug_insn 117 116 118 13 (var_location:DF D#2 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 118 117 119 13 (var_location:DF res$imag (debug_expr:DF D#2)) -1
     (nil))
(debug_insn 119 118 120 13 (var_location:DF r (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":64:9 -1
     (nil))
(debug_insn 120 119 121 13 (var_location:DF z$imag (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":64:9 -1
     (nil))
(debug_insn 121 120 122 13 (var_location:DF D#29 (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":64:9 -1
     (nil))
(debug_insn 122 121 123 13 (var_location:DF z$real (debug_expr:DF D#29)) "cmodules/fbgc_math.c":64:9 -1
     (nil))
(debug_insn 123 122 124 13 (var_location:DF D#30 (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":64:9 -1
     (nil))
(debug_insn 124 123 125 13 (var_location:DF z$8 (debug_expr:DF D#30)) "cmodules/fbgc_math.c":64:9 -1
     (nil))
(debug_insn 125 124 126 13 (debug_marker) "cmodules/fbgc_math.c":65:4 -1
     (nil))
(note 126 125 127 13 NOTE_INSN_DELETED)
(insn 127 126 128 13 (set (reg:DF 147)
        (mult:DF (reg:DF 128 [ sincostmp_107 ])
            (reg/v:DF 116 [ r ]))) "cmodules/fbgc_math.c":26:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 128 [ sincostmp_107 ])
        (nil)))
(insn 128 127 129 13 (set (reg:DF 21 xmm1)
        (mult:DF (reg:DF 129 [ sincostmp_107+8 ])
            (reg/v:DF 116 [ r ]))) "cmodules/fbgc_math.c":65:11 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg/v:DF 116 [ r ])
        (expr_list:REG_DEAD (reg:DF 129 [ sincostmp_107+8 ])
            (nil))))
(insn 129 128 130 13 (set (reg:DF 20 xmm0)
        (reg:DF 147)) "cmodules/fbgc_math.c":65:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 147)
        (nil)))
(call_insn/j 130 129 133 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_complex_object") [flags 0x41]  <function_decl 0x7f213e3f0300 new_fbgc_complex_object>) [0 new_fbgc_complex_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":65:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (expr_list:REG_DEAD (reg:DF 20 xmm0)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_complex_object") [flags 0x41]  <function_decl 0x7f213e3f0300 new_fbgc_complex_object>)
                (nil))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DF (use (reg:DF 21 xmm1))
            (nil))))
;;  succ:       EXIT [always]  count:82291576 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 14, loop depth 0, count 82291576 (estimated locally), maybe hot
;; Invalid sum of incoming counts 274305244 (estimated locally), should be 82291576 (estimated locally)
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       10 [66.7% (adjusted)]  count:274305244 (estimated locally)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u117(6){ }u118(7){ }u119(16){ }u120(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 140
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 88 89 139 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 140
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 89 139 180
;; live  kill	
(code_label 133 130 134 14 84 (nil) [1 uses])
(note 134 133 135 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 14 (debug_marker) "cmodules/fbgc_math.c":69:4 -1
     (nil))
(insn 136 135 137 14 (set (reg/v:SI 88 [ sz ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)_10].size+0 S4 A8])) "cmodules/fbgc_math.c":69:11 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 83 [ _10 ])
        (nil)))
(debug_insn 137 136 138 14 (var_location:SI sz (reg/v:SI 88 [ sz ])) "cmodules/fbgc_math.c":69:11 -1
     (nil))
(debug_insn 138 137 139 14 (debug_marker) "cmodules/fbgc_math.c":70:4 -1
     (nil))
(insn 139 138 140 14 (set (reg:SI 5 di)
        (reg/v:SI 88 [ sz ])) "cmodules/fbgc_math.c":70:34 67 {*movsi_internal}
     (nil))
(call_insn 140 139 423 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fec00 new_fbgc_tuple_object>) [0 new_fbgc_tuple_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":70:34 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fec00 new_fbgc_tuple_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 423 140 141 14 (set (reg:DI 180)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":70:34 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 141 423 142 14 (set (reg/v/f:DI 139 [ <retval> ])
        (reg:DI 180)) "cmodules/fbgc_math.c":70:34 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 180)
        (nil)))
(debug_insn 142 141 143 14 (var_location:DI res_tp (reg/v/f:DI 139 [ <retval> ])) "cmodules/fbgc_math.c":70:34 -1
     (nil))
(debug_insn 143 142 144 14 (debug_marker) "cmodules/fbgc_math.c":71:4 -1
     (nil))
(insn 144 143 145 14 (set (mem:SI (plus:DI (reg/v/f:DI 139 [ <retval> ])
                (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_19].size+0 S4 A8])
        (reg/v:SI 88 [ sz ])) "cmodules/fbgc_math.c":71:35 67 {*movsi_internal}
     (nil))
(debug_insn 145 144 146 14 (debug_marker) "cmodules/fbgc_math.c":72:4 -1
     (nil))
(insn 146 145 147 14 (set (reg/f:DI 89 [ _20 ])
        (mem/f:DI (reg/v/f:DI 140 [ arg ]) [3 *arg_5(D)+0 S8 A64])) "cmodules/fbgc_math.c":72:39 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 140 [ arg ])
        (nil)))
(debug_insn 147 146 148 14 (var_location:DI D#31 (plus:DI (reg/f:DI 89 [ _20 ])
        (const_int 17 [0x11]))) "cmodules/fbgc_math.c":72:26 -1
     (nil))
(debug_insn 148 147 149 14 (var_location:DI tp_content (debug_expr:DI D#31)) "cmodules/fbgc_math.c":72:26 -1
     (nil))
(debug_insn 149 148 150 14 (debug_marker) "cmodules/fbgc_math.c":72:67 -1
     (nil))
(debug_insn 150 149 151 14 (debug_marker) "cmodules/fbgc_math.c":74:4 -1
     (nil))
(debug_insn 151 150 152 14 (debug_marker) "cmodules/fbgc_math.c":74:8 -1
     (nil))
(debug_insn 152 151 153 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 153 152 154 14 (debug_marker) "cmodules/fbgc_math.c":74:22 -1
     (nil))
(insn 154 153 155 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 88 [ sz ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":74:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 155 154 156 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 375)
            (pc))) "cmodules/fbgc_math.c":74:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 375)
;;  succ:       15 [89.0% (guessed)]  count:73239503 (estimated locally) (FALLTHRU)
;;              29 [11.0% (guessed)]  count:9052073 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139

;; basic block 15, loop depth 0, count 73239503 (estimated locally), maybe hot
;;  prev block 14, next block 16, flags: (RTL)
;;  pred:       14 [89.0% (guessed)]  count:73239503 (estimated locally) (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(6){ }u135(7){ }u136(16){ }u137(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89
;; lr  def 	 17 [flags] 94 136 166 167
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 139
;; live  gen 	 94 136 166 167
;; live  kill	 17 [flags]
(note 156 155 157 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 5 15 (parallel [
            (set (reg:DI 136 [ ivtmp.93 ])
                (plus:DI (reg/f:DI 89 [ _20 ])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 89 [ _20 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 5 157 398 15 (set (reg/v:SI 94 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":74:15 67 {*movsi_internal}
     (nil))
(insn 398 5 161 15 (set (reg:DI 166)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
                    ] UNSPEC_GOTPCREL)) [11  S8 A8])) -1
     (nil))
(insn 161 398 192 15 (set (reg/f:DI 167)
        (symbol_ref:DI ("c_exp") [flags 0x3]  <function_decl 0x7f213dfa5c00 c_exp>)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
;;  succ:       16 [always]  count:73239503 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167

;; basic block 16, loop depth 0, count 663665780 (estimated locally), maybe hot
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       15 [always]  count:73239503 (estimated locally) (FALLTHRU)
;;              18 [89.0% (guessed)]  count:590426281 (estimated locally) (DFS_BACK)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u139(6){ }u140(7){ }u141(16){ }u142(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 136 166 167
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 92 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 92 181
;; live  kill	
(code_label 192 161 158 16 86 (nil) [1 uses])
(note 158 192 159 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 16 (var_location:SI i (reg/v:SI 94 [ i ])) -1
     (nil))
(debug_insn 160 159 406 16 (debug_marker) "cmodules/fbgc_math.c":76:5 -1
     (nil))
(insn 406 160 163 16 (set (reg:DI 2 cx)
        (reg/f:DI 167)) "cmodules/fbgc_math.c":76:35 -1
     (nil))
(insn 163 406 164 16 (set (reg:DI 1 dx)
        (reg:DI 166)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (expr_list:REG_EQUAL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (nil)))
(insn 164 163 165 16 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "cmodules/fbgc_math.c":76:35 67 {*movsi_internal}
     (nil))
(insn 165 164 166 16 (set (reg:DI 5 di)
        (reg:DI 136 [ ivtmp.93 ])) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
(call_insn 166 165 424 16 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>) [0 one_arg_math S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":76:35 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 424 166 167 16 (set (reg:DI 181)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":76:35 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 167 424 168 16 (set (reg/v/f:DI 92 [ result ])
        (reg:DI 181)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 181)
        (nil)))
(debug_insn 168 167 169 16 (var_location:DI result (reg/v/f:DI 92 [ result ])) "cmodules/fbgc_math.c":76:35 -1
     (nil))
(debug_insn 169 168 170 16 (debug_marker) "cmodules/fbgc_math.c":77:5 -1
     (nil))
(insn 170 169 171 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 92 [ result ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":77:5 8 {*cmpdi_ccno_1}
     (nil))
(jump_insn 171 170 172 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "cmodules/fbgc_math.c":77:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1073312332 (nil)))
 -> 180)
;;  succ:       18 [100.0% (guessed)]  count:663400314 (estimated locally)
;;              17 [0.0% (guessed)]  count:265466 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167

;; basic block 17, loop depth 0, count 265465 (estimated locally)
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       16 [0.0% (guessed)]  count:265466 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(6){ }u157(7){ }u158(16){ }u159(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(note 172 171 173 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 173 172 174 17 (debug_marker) "cmodules/fbgc_math.c":77:5 -1
     (nil))
(insn 174 173 175 17 (set (reg:DI 2 cx)
        (symbol_ref:DI ("__PRETTY_FUNCTION__.5776") [flags 0x2]  <var_decl 0x7f213dfa6990 __PRETTY_FUNCTION__>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(insn 175 174 176 17 (set (reg:SI 1 dx)
        (const_int 77 [0x4d])) "cmodules/fbgc_math.c":77:5 67 {*movsi_internal}
     (nil))
(insn 176 175 177 17 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f213e0b5900 *.LC9>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(insn 177 176 178 17 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f213e0b5990 *.LC10>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(call_insn 178 177 180 17 (call (mem:QI (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x7f213e2a1c00 __assert_fail>) [0 __assert_fail S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":77:5 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x7f213e2a1c00 __assert_fail>)
                        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                            (expr_list:REG_NORETURN (const_int 0 [0])
                                (expr_list:REG_EH_REGION (const_int 0 [0])
                                    (nil)))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 7 [sp] 16 [argp] 19 [frame]

;; basic block 18, loop depth 0, count 663400315 (estimated locally), maybe hot
;;  prev block 17, next block 19, flags: (RTL)
;;  pred:       16 [100.0% (guessed)]  count:663400314 (estimated locally)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 94 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 136 139 166 167
;; live  gen 	 1 [dx] 4 [si] 5 [di] 17 [flags] 94 136
;; live  kill	 17 [flags]
(code_label 180 178 181 18 85 (nil) [1 uses])
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 18 (debug_marker) "cmodules/fbgc_math.c":78:5 -1
     (nil))
(insn 183 182 184 18 (set (reg:SI 1 dx)
        (reg/v:SI 94 [ i ])) "cmodules/fbgc_math.c":78:5 67 {*movsi_internal}
     (nil))
(insn 184 183 185 18 (set (reg:DI 4 si)
        (reg/v/f:DI 92 [ result ])) "cmodules/fbgc_math.c":78:5 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ result ])
        (nil)))
(insn 185 184 186 18 (set (reg:DI 5 di)
        (reg/v/f:DI 139 [ <retval> ])) "cmodules/fbgc_math.c":78:5 66 {*movdi_internal}
     (nil))
(call_insn 186 185 187 18 (call (mem:QI (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fee00 set_object_in_fbgc_tuple_object>) [0 set_object_in_fbgc_tuple_object S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":78:5 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fee00 set_object_in_fbgc_tuple_object>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(debug_insn 187 186 188 18 (debug_marker) "cmodules/fbgc_math.c":74:31 -1
     (nil))
(insn 188 187 189 18 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":74:31 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 189 188 190 18 (var_location:SI i (reg/v:SI 94 [ i ])) -1
     (nil))
(debug_insn 190 189 191 18 (debug_marker) "cmodules/fbgc_math.c":74:22 -1
     (nil))
(insn 191 190 193 18 (parallel [
            (set (reg:DI 136 [ ivtmp.93 ])
                (plus:DI (reg:DI 136 [ ivtmp.93 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 193 191 194 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 88 [ sz ])
            (reg/v:SI 94 [ i ]))) "cmodules/fbgc_math.c":74:4 11 {*cmpsi_1}
     (nil))
(jump_insn 194 193 198 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 192)
            (pc))) "cmodules/fbgc_math.c":74:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 192)
;;  succ:       16 [89.0% (guessed)]  count:590426281 (estimated locally) (DFS_BACK)
;;              29 [11.0% (guessed)]  count:72974034 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 136 139 166 167

;; basic block 19, loop depth 0, count 82291576 (estimated locally), maybe hot
;;  prev block 18, next block 20, flags: (RTL)
;;  pred:       3 [20.0% (adjusted)]  count:82291575 (estimated locally)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u182(6){ }u183(7){ }u184(16){ }u185(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 82 87 99 134 139 149 150 151 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 82 87 99 134 139 149 150 151 182
;; live  kill	 17 [flags]
(code_label 198 194 199 19 79 (nil) [1 uses])
(note 199 198 200 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 200 199 201 19 (debug_marker) "cmodules/fbgc_math.c":84:4 -1
     (nil))
(debug_insn 201 200 202 19 (var_location:DI m (reg/f:DI 83 [ _10 ])) "cmodules/fbgc_math.c":84:32 -1
     (nil))
(debug_insn 202 201 203 19 (debug_marker) "cmodules/fbgc_math.c":85:4 -1
     (nil))
(insn 203 202 204 19 (set (reg:SI 149 [ MEM[(struct fbgc_matrix_object *)_10].column ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 204 203 205 19 (set (reg:SI 150 [ MEM[(struct fbgc_matrix_object *)_10].row ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 205 204 206 19 (set (reg:SI 151 [ MEM[(struct fbgc_matrix_object *)_10].sub_type ])
        (zero_extend:SI (mem:QI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_10].sub_type+0 S1 A8]))) "cmodules/fbgc_math.c":85:33 119 {*zero_extendqisi2}
     (nil))
(insn 206 205 207 19 (set (reg:SI 2 cx)
        (const_int 10 [0xa])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 207 206 208 19 (set (reg:SI 1 dx)
        (reg:SI 149 [ MEM[(struct fbgc_matrix_object *)_10].column ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 149 [ MEM[(struct fbgc_matrix_object *)_10].column ])
        (nil)))
(insn 208 207 209 19 (set (reg:SI 4 si)
        (reg:SI 150 [ MEM[(struct fbgc_matrix_object *)_10].row ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 150 [ MEM[(struct fbgc_matrix_object *)_10].row ])
        (nil)))
(insn 209 208 210 19 (set (reg:SI 5 di)
        (reg:SI 151 [ MEM[(struct fbgc_matrix_object *)_10].sub_type ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 151 [ MEM[(struct fbgc_matrix_object *)_10].sub_type ])
        (nil)))
(call_insn 210 209 425 19 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>) [0 new_fbgc_matrix_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":85:33 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>)
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 425 210 211 19 (set (reg:DI 182)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":85:33 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 211 425 212 19 (set (reg/v/f:DI 139 [ <retval> ])
        (reg:DI 182)) "cmodules/fbgc_math.c":85:33 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 182)
        (nil)))
(debug_insn 212 211 213 19 (var_location:DI res_m (reg/v/f:DI 139 [ <retval> ])) "cmodules/fbgc_math.c":85:33 -1
     (nil))
(debug_insn 213 212 214 19 (debug_marker) "cmodules/fbgc_math.c":87:4 -1
     (nil))
(insn 214 213 215 19 (set (reg:SI 82 [ prephitmp_7 ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])) "cmodules/fbgc_math.c":87:17 67 {*movsi_internal}
     (nil))
(insn 215 214 216 19 (set (reg:SI 134 [ _139 ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":87:24 67 {*movsi_internal}
     (nil))
(insn 216 215 217 19 (parallel [
            (set (reg/v:SI 99 [ rc ])
                (mult:SI (reg:SI 82 [ prephitmp_7 ])
                    (reg:SI 134 [ _139 ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":87:11 317 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 217 216 218 19 (var_location:SI rc (reg/v:SI 99 [ rc ])) "cmodules/fbgc_math.c":87:11 -1
     (nil))
(debug_insn 218 217 219 19 (debug_marker) "cmodules/fbgc_math.c":89:4 -1
     (nil))
(debug_insn 219 218 220 19 (debug_marker) "cmodules/fbgc_math.c":91:4 -1
     (nil))
(debug_insn 220 219 221 19 (debug_marker) "cmodules/fbgc_math.c":91:8 -1
     (nil))
(debug_insn 221 220 222 19 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 222 221 7 19 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 7 222 223 19 (set (reg/v:SI 87 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":91:15 67 {*movsi_internal}
     (nil))
(insn 223 7 224 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 82 [ prephitmp_7 ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":91:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 224 223 403 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 403)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 403)
;;  succ:       20 [89.0% (guessed)]  count:73239503 (estimated locally)
;;              29 [11.0% (guessed)]  count:9052073 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139

;; basic block 20, loop depth 0, count 73239503 (estimated locally), maybe hot
;;  prev block 19, next block 21, flags: (RTL)
;;  pred:       19 [89.0% (guessed)]  count:73239503 (estimated locally)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u207(6){ }u208(7){ }u209(16){ }u210(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; lr  def 	 17 [flags] 169 170 172
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139
;; live  gen 	 169 170 172
;; live  kill	 17 [flags]
(code_label 403 224 402 20 99 (nil) [1 uses])
(note 402 403 230 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 230 402 256 20 (parallel [
            (set (reg/f:DI 169 [ pretmp_151 ])
                (plus:DI (reg/v/f:DI 139 [ <retval> ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 256 230 257 20 (parallel [
            (set (reg/f:DI 170)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 257 256 337 20 (parallel [
            (set (reg/f:DI 172)
                (plus:DI (reg/f:DI 19 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       27 [always]  count:73239503 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

;; basic block 21, loop depth 0, count 592574083 (estimated locally), maybe hot
;;  prev block 20, next block 22, flags: (RTL)
;;  pred:       27 [99.8% (guessed)]  count:599636349 (estimated locally)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags] 90 132
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; live  gen 	 90 132
;; live  kill	 17 [flags]
(code_label 337 257 228 21 93 (nil) [1 uses])
(note 228 337 229 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 229 228 6 21 (parallel [
            (set (reg/f:DI 132 [ pretmp_124 ])
                (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 6 229 317 21 (set (reg/v:SI 90 [ j ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":92:16 67 {*movsi_internal}
     (nil))
;;  succ:       22 [always]  count:592574083 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172

;; basic block 22, loop depth 0, count 5387037060 (estimated locally), maybe hot
;;  prev block 21, next block 23, flags: (RTL, MODIFIED)
;;  pred:       21 [always]  count:592574083 (estimated locally) (FALLTHRU)
;;              24 [89.0% (guessed)]  count:3164345581 (estimated locally) (FALLTHRU,DFS_BACK)
;;              23 [89.0% (guessed)]  count:1630117415 (estimated locally) (DFS_BACK)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u219(6){ }u220(7){ }u221(16){ }u222(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 132 134 169
;; lr  def 	 17 [flags] 101 105 107 133 152 153 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  gen 	 17 [flags] 101 105 107 133 152 153 154
;; live  kill	 17 [flags]
(code_label 317 6 231 22 92 (nil) [1 uses])
(note 231 317 232 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 22 (var_location:SI j (reg/v:SI 90 [ j ])) -1
     (nil))
(debug_insn 233 232 234 22 (debug_marker) "cmodules/fbgc_math.c":93:6 -1
     (nil))
(insn 234 233 235 22 (parallel [
            (set (reg:SI 152)
                (mult:SI (reg:SI 134 [ _139 ])
                    (reg/v:SI 87 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":93:23 317 {*mulsi3_1}
     (expr_list:REG_DEAD (reg:SI 134 [ _139 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 235 234 236 22 (parallel [
            (set (reg/v:SI 101 [ index ])
                (plus:SI (reg:SI 152)
                    (reg/v:SI 90 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":93:13 190 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 236 235 237 22 (var_location:SI index (reg/v:SI 101 [ index ])) "cmodules/fbgc_math.c":93:13 -1
     (nil))
(debug_insn 237 236 238 22 (debug_marker) "cmodules/fbgc_math.c":94:6 -1
     (nil))
(debug_insn 238 237 239 22 (var_location:SI c_index (plus:SI (reg/v:SI 99 [ rc ])
        (reg/v:SI 101 [ index ]))) "cmodules/fbgc_math.c":94:13 -1
     (nil))
(debug_insn 239 238 240 22 (debug_marker) "cmodules/fbgc_math.c":96:6 -1
     (nil))
(insn 240 239 241 22 (set (reg:DI 153 [ index ])
        (zero_extend:DI (reg/v:SI 101 [ index ]))) "cmodules/fbgc_math.c":96:46 114 {*zero_extendsidi2}
     (nil))
(insn 241 240 242 22 (parallel [
            (set (reg:DI 154)
                (ashift:DI (reg:DI 153 [ index ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":96:46 520 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 153 [ index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 242 241 243 22 NOTE_INSN_DELETED)
(insn 243 242 244 22 (set (reg:DF 107 [ _48 ])
        (mem:DF (plus:DI (plus:DI (reg/f:DI 132 [ pretmp_124 ])
                    (reg:DI 154))
                (const_int 4 [0x4])) [2 *_47+0 S8 A64])) "cmodules/fbgc_math.c":96:15 111 {*movdf_internal}
     (nil))
(debug_insn 244 243 245 22 (var_location:DF z$real (reg:DF 107 [ _48 ])) "cmodules/fbgc_math.c":96:13 -1
     (nil))
(debug_insn 245 244 246 22 (debug_marker) "cmodules/fbgc_math.c":97:6 -1
     (nil))
(insn 246 245 247 22 (set (reg/f:DI 133 [ _135 ])
        (plus:DI (plus:DI (reg/f:DI 169 [ pretmp_151 ])
                (reg:DI 154))
            (const_int 4 [0x4]))) 187 {*leadi}
     (expr_list:REG_DEAD (reg:DI 154)
        (nil)))
(insn 247 246 248 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 83 [ _10 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_10].sub_type+0 S1 A8])
            (const_int 5 [0x5]))) "cmodules/fbgc_math.c":97:8 9 {*cmpqi_1}
     (nil))
(jump_insn 248 247 249 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 301)
            (pc))) "cmodules/fbgc_math.c":97:8 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 301)
;;  succ:       23 [34.0% (guessed)]  count:1831592620 (estimated locally) (FALLTHRU)
;;              24 [66.0% (guessed)]  count:3555444440 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172

;; basic block 23, loop depth 0, count 1831592600 (estimated locally), maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       22 [34.0% (guessed)]  count:1831592620 (estimated locally) (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u241(6){ }u242(7){ }u243(16){ }u244(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 90 99 101 107 132 133 169 170 172
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 121 130 131 134 155 156 157 160 161 162 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 101 107 132 133 139 169 170 172
;; live  gen 	 4 [si] 5 [di] 17 [flags] 20 [xmm0] 90 121 130 131 134 155 156 157 160 161 162 183
;; live  kill	 17 [flags]
(note 249 248 250 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 23 (debug_marker) "cmodules/fbgc_math.c":98:7 -1
     (nil))
(note 251 250 252 23 NOTE_INSN_DELETED)
(insn 252 251 253 23 (set (reg:DI 156 [ c_index ])
        (zero_extend:DI (plus:SI (reg/v:SI 99 [ rc ])
                (reg/v:SI 101 [ index ])))) "cmodules/fbgc_math.c":98:47 187 {*leadi}
     (expr_list:REG_DEAD (reg/v:SI 101 [ index ])
        (nil)))
(insn 253 252 255 23 (parallel [
            (set (reg:DI 157)
                (ashift:DI (reg:DI 156 [ c_index ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":98:47 520 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 156 [ c_index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 255 253 258 23 (var_location:DF D#33 (mem:DF (plus:DI (plus:DI (reg/f:DI 132 [ pretmp_124 ])
                (reg:DI 157))
            (const_int 4 [0x4])) [2 *_53+0 S8 A64])) "cmodules/fbgc_math.c":98:16 -1
     (nil))
(insn 258 255 259 23 (set (reg:DF 160 [ *_53 ])
        (mem:DF (plus:DI (plus:DI (reg/f:DI 132 [ pretmp_124 ])
                    (reg:DI 157))
                (const_int 4 [0x4])) [2 *_53+0 S8 A64])) 111 {*movdf_internal}
     (nil))
(insn 259 258 412 23 (set (reg:DI 4 si)
        (reg/f:DI 172)) 66 {*movdi_internal}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 19 frame)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))
(insn 412 259 261 23 (set (reg:DI 5 di)
        (reg/f:DI 170)) 66 {*movdi_internal}
     (nil))
(insn 261 412 262 23 (set (reg:DF 20 xmm0)
        (reg:DF 160 [ *_53 ])) 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 160 [ *_53 ])
        (nil)))
(call_insn 262 261 263 23 (call (mem:QI (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>) [0 __builtin_sincos S1 A8])
        (const_int 0 [0])) 666 {*call}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_DEAD (reg:DI 5 di)
            (expr_list:REG_DEAD (reg:DI 4 si)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("sincos") [flags 0x41]  <function_decl 0x7f213e4ba400 __builtin_sincos>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(insn 263 262 264 23 (set (reg:DF 130 [ sincostmp_111 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -16 [0xfffffffffffffff0])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(insn 264 263 265 23 (set (reg:DF 131 [ sincostmp_111+8 ])
        (mem/c:DF (plus:DI (reg/f:DI 19 frame)
                (const_int -8 [0xfffffffffffffff8])) [2  S8 A64])) 111 {*movdf_internal}
     (nil))
(debug_insn 265 264 266 23 (debug_marker) "cmodules/fbgc_math.c":99:7 -1
     (nil))
(debug_insn 266 265 267 23 (debug_marker:BLK) "cmodules/fbgc_math.c":22:20 -1
     (nil))
(debug_insn 267 266 268 23 (var_location:DF z$imag (debug_expr:DF D#33)) -1
     (nil))
(debug_insn 268 267 269 23 (debug_marker) "cmodules/fbgc_math.c":24:2 -1
     (nil))
(debug_insn 269 268 270 23 (debug_marker) "cmodules/fbgc_math.c":25:2 -1
     (nil))
(insn 270 269 271 23 (set (reg:DF 20 xmm0)
        (reg:DF 107 [ _48 ])) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 107 [ _48 ])
        (nil)))
(call_insn 271 270 426 23 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":25:13 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 426 271 272 23 (set (reg:DF 183)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":25:13 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 272 426 273 23 (set (reg/v:DF 121 [ r ])
        (reg:DF 183)) "cmodules/fbgc_math.c":25:13 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 183)
        (nil)))
(debug_insn 273 272 274 23 (var_location:DF r (reg/v:DF 121 [ r ])) "cmodules/fbgc_math.c":25:13 -1
     (nil))
(debug_insn 274 273 275 23 (debug_marker) "cmodules/fbgc_math.c":26:2 -1
     (nil))
(debug_insn 275 274 276 23 (var_location:DF res$real (mult:DF (reg:DF 130 [ sincostmp_111 ])
        (reg/v:DF 121 [ r ]))) "cmodules/fbgc_math.c":26:11 -1
     (nil))
(debug_insn 276 275 277 23 (debug_marker) "cmodules/fbgc_math.c":27:2 -1
     (nil))
(debug_insn 277 276 278 23 (var_location:DF res$imag (mult:DF (reg:DF 131 [ sincostmp_111+8 ])
        (reg/v:DF 121 [ r ]))) "cmodules/fbgc_math.c":27:11 -1
     (nil))
(debug_insn 278 277 279 23 (debug_marker) "cmodules/fbgc_math.c":28:2 -1
     (nil))
(debug_insn 279 278 280 23 (var_location:DF D#1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 280 279 281 23 (var_location:DF res$real (debug_expr:DF D#1)) -1
     (nil))
(debug_insn 281 280 282 23 (var_location:DF D#2 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 282 281 283 23 (var_location:DF res$imag (debug_expr:DF D#2)) -1
     (nil))
(debug_insn 283 282 284 23 (var_location:DF r (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":99:36 -1
     (nil))
(debug_insn 284 283 285 23 (var_location:DF z$imag (clobber (const_int 0 [0]))) "cmodules/fbgc_math.c":99:36 -1
     (nil))
(debug_insn 285 284 286 23 (debug_marker) "cmodules/fbgc_math.c":100:7 -1
     (nil))
(insn 286 285 287 23 (set (reg:DF 161)
        (mult:DF (reg:DF 130 [ sincostmp_111 ])
            (reg/v:DF 121 [ r ]))) "cmodules/fbgc_math.c":26:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 130 [ sincostmp_111 ])
        (nil)))
(insn 287 286 288 23 (set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
        (reg:DF 161)) "cmodules/fbgc_math.c":100:50 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 161)
        (expr_list:REG_DEAD (reg/f:DI 133 [ _135 ])
            (nil))))
(debug_insn 288 287 289 23 (debug_marker) "cmodules/fbgc_math.c":101:7 -1
     (nil))
(insn 289 288 290 23 (set (reg:DF 162)
        (mult:DF (reg:DF 131 [ sincostmp_111+8 ])
            (reg/v:DF 121 [ r ]))) "cmodules/fbgc_math.c":27:14 818 {*fop_df_comm}
     (expr_list:REG_DEAD (reg:DF 131 [ sincostmp_111+8 ])
        (expr_list:REG_DEAD (reg/v:DF 121 [ r ])
            (nil))))
(insn 290 289 291 23 (set (mem:DF (plus:DI (plus:DI (reg/f:DI 169 [ pretmp_151 ])
                    (reg:DI 157))
                (const_int 4 [0x4])) [2 *_58+0 S8 A64])
        (reg:DF 162)) "cmodules/fbgc_math.c":101:52 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 162)
        (expr_list:REG_DEAD (reg:DI 157)
            (nil))))
(debug_insn 291 290 292 23 (debug_marker) "cmodules/fbgc_math.c":92:36 -1
     (nil))
(insn 292 291 293 23 (parallel [
            (set (reg/v:SI 90 [ j ])
                (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":92:36 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 293 292 294 23 (var_location:SI j (reg/v:SI 90 [ j ])) -1
     (nil))
(debug_insn 294 293 295 23 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 295 294 296 23 (set (reg:SI 134 [ _139 ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":92:26 67 {*movsi_internal}
     (nil))
(insn 296 295 297 23 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ j ])
            (reg:SI 134 [ _139 ]))) "cmodules/fbgc_math.c":92:5 11 {*cmpsi_1}
     (nil))
(jump_insn 297 296 301 23 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 317)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 317)
;;  succ:       22 [89.0% (guessed)]  count:1630117415 (estimated locally) (DFS_BACK)
;;              25 [11.0% (guessed)]  count:201475185 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172

;; basic block 24, loop depth 0, count 3555444471 (estimated locally), maybe hot
;;  prev block 23, next block 25, flags: (RTL, MODIFIED)
;;  pred:       22 [66.0% (guessed)]  count:3555444440 (estimated locally)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u288(6){ }u289(7){ }u290(16){ }u291(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 107 132 133 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 90 107 133
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 115 134 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 107 132 133 139 169 170 172
;; live  gen 	 17 [flags] 20 [xmm0] 90 115 134 184
;; live  kill	 17 [flags]
(code_label 301 297 302 24 89 (nil) [1 uses])
(note 302 301 303 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 303 302 304 24 (debug_marker) "cmodules/fbgc_math.c":103:11 -1
     (nil))
(insn 304 303 305 24 (set (reg:DF 20 xmm0)
        (reg:DF 107 [ _48 ])) "cmodules/fbgc_math.c":103:57 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 107 [ _48 ])
        (nil)))
(call_insn 305 304 427 24 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>) [0 __builtin_exp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":103:57 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x7f213e482700 exp>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 427 305 306 24 (set (reg:DF 184)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":103:57 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 306 427 307 24 NOTE_INSN_DELETED)
(insn 307 306 308 24 (set (mem:DF (reg/f:DI 133 [ _135 ]) [2 MEM[(double *)_135]+0 S8 A64])
        (reg:DF 184)) "cmodules/fbgc_math.c":103:54 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 184)
        (expr_list:REG_DEAD (reg/f:DI 133 [ _135 ])
            (nil))))
(debug_insn 308 307 309 24 (debug_marker) "cmodules/fbgc_math.c":92:36 -1
     (nil))
(insn 309 308 310 24 (parallel [
            (set (reg/v:SI 90 [ j ])
                (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":92:36 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 310 309 311 24 (var_location:SI j (reg/v:SI 90 [ j ])) -1
     (nil))
(debug_insn 311 310 312 24 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 312 311 313 24 (set (reg:SI 134 [ _139 ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":92:26 67 {*movsi_internal}
     (nil))
(insn 313 312 314 24 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 134 [ _139 ])
            (reg/v:SI 90 [ j ]))) "cmodules/fbgc_math.c":92:5 11 {*cmpsi_1}
     (nil))
(jump_insn 314 313 320 24 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 320)
;;  succ:       22 [89.0% (guessed)]  count:3164345581 (estimated locally) (FALLTHRU,DFS_BACK)
;;              25 [11.0% (guessed)]  count:391098890 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 90 99 132 134 139 169 170 172

;; basic block 25, loop depth 0, count 592574075 (estimated locally), maybe hot
;;  prev block 24, next block 26, flags: (RTL)
;;  pred:       24 [11.0% (guessed)]  count:391098890 (estimated locally) (LOOP_EXIT)
;;              23 [11.0% (guessed)]  count:201475185 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u304(6){ }u305(7){ }u306(16){ }u307(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 82
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83 87 99 134 139 169 170 172
;; live  gen 	 82
;; live  kill	
(code_label 320 314 321 25 91 (nil) [1 uses])
(note 321 320 322 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 345 25 (set (reg:SI 82 [ prephitmp_7 ])
        (mem:SI (plus:DI (reg/f:DI 83 [ _10 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])) 67 {*movsi_internal}
     (nil))
;;  succ:       26 [always]  count:592574075 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

;; basic block 26, loop depth 0, count 592574078 (estimated locally), maybe hot
;; Invalid sum of incoming counts 657757224 (estimated locally), should be 592574078 (estimated locally)
;;  prev block 25, next block 27, flags: (RTL)
;;  pred:       25 [always]  count:592574075 (estimated locally) (FALLTHRU)
;;              28 [89.0% (guessed)]  count:65183149 (estimated locally)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u309(6){ }u310(7){ }u311(16){ }u312(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  gen 	 17 [flags] 87
;; live  kill	 17 [flags]
(code_label 345 322 323 26 94 (nil) [1 uses])
(note 323 345 324 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 324 323 325 26 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 325 324 326 26 (var_location:SI j (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 326 325 327 26 (debug_marker) "cmodules/fbgc_math.c":91:32 -1
     (nil))
(insn 327 326 328 26 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":91:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 328 327 329 26 (var_location:SI i (reg/v:SI 87 [ i ])) -1
     (nil))
(debug_insn 329 328 330 26 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 330 329 331 26 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 87 [ i ])
            (reg:SI 82 [ prephitmp_7 ]))) "cmodules/fbgc_math.c":91:4 11 {*cmpsi_1}
     (nil))
(jump_insn 331 330 332 26 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 375)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 375)
;;  succ:       27 [89.0% (guessed)]  count:527390930 (estimated locally) (FALLTHRU,DFS_BACK)
;;              29 [11.0% (guessed)]  count:65183148 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

;; basic block 27, loop depth 0, count 600630427 (estimated locally), maybe hot
;;  prev block 26, next block 28, flags: (RTL)
;;  pred:       20 [always]  count:73239503 (estimated locally) (FALLTHRU)
;;              26 [89.0% (guessed)]  count:527390930 (estimated locally) (FALLTHRU,DFS_BACK)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u318(6){ }u319(7){ }u320(16){ }u321(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 134
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 332 331 333 27 87 (nil) [0 uses])
(note 333 332 334 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 334 333 335 27 (var_location:SI i (reg/v:SI 87 [ i ])) -1
     (nil))
(debug_insn 335 334 336 27 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 336 335 338 27 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 338 336 339 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 134 [ _139 ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":92:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 339 338 340 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 337)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1071964724 (nil)))
 -> 337)
;;  succ:       21 [99.8% (guessed)]  count:599636349 (estimated locally)
;;              28 [0.2% (guessed)]  count:994078 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

;; basic block 28, loop depth 0, count 73239493 (estimated locally), maybe hot
;; Invalid sum of incoming counts 994078 (estimated locally), should be 73239493 (estimated locally)
;;  prev block 27, next block 29, flags: (RTL)
;;  pred:       27 [0.2% (guessed)]  count:994078 (estimated locally) (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u325(6){ }u326(7){ }u327(16){ }u328(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  gen 	 17 [flags] 87
;; live  kill	 17 [flags]
(note 340 339 341 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 341 340 342 28 (debug_marker) "cmodules/fbgc_math.c":91:32 -1
     (nil))
(insn 342 341 343 28 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":91:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 343 342 344 28 (var_location:SI i (reg/v:SI 87 [ i ])) -1
     (nil))
(debug_insn 344 343 346 28 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 346 344 347 28 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 82 [ prephitmp_7 ])
            (reg/v:SI 87 [ i ]))) "cmodules/fbgc_math.c":91:4 11 {*cmpsi_1}
     (nil))
(jump_insn 347 346 375 28 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 345)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 345)
;;  succ:       26 [89.0% (guessed)]  count:65183149 (estimated locally)
;;              29 [11.0% (guessed)]  count:8056344 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 87 99 134 139 169 170 172

;; basic block 29, loop depth 0, count 908893201 (estimated locally), maybe hot
;; Invalid sum of incoming counts 1274633540 (estimated locally), should be 908893201 (estimated locally)
;;  prev block 28, next block 1, flags: (RTL)
;;  pred:       2 [61.7% (guessed)]  count:662283960 (estimated locally)
;;              6 [55.6% (adjusted)]  count:228587706 (estimated locally) (FALLTHRU)
;;              8 [20.0% (adjusted)]  count:82291578 (estimated locally) (FALLTHRU)
;;              10 [33.3% (adjusted)]  count:137152624 (estimated locally) (FALLTHRU)
;;              14 [11.0% (guessed)]  count:9052073 (estimated locally)
;;              18 [11.0% (guessed)]  count:72974034 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              19 [11.0% (guessed)]  count:9052073 (estimated locally) (FALLTHRU)
;;              26 [11.0% (guessed)]  count:65183148 (estimated locally) (LOOP_EXIT)
;;              28 [11.0% (guessed)]  count:8056344 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u334(6){ }u335(7){ }u336(16){ }u337(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 139
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 375 347 378 29 77 (nil) [3 uses])
(note 378 375 376 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 376 378 377 29 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 139 [ <retval> ])) "cmodules/fbgc_math.c":123:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 139 [ <retval> ])
        (nil)))
(insn 377 376 0 29 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":123:1 -1
     (nil))
;;  succ:       EXIT [always]  count:908893201 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_cos (fbgc_cos, funcdef_no=60, decl_uid=5693, cgraph_uid=61, symbol_order=64)

scanning new insn with uid = 385.
rescanning insn with uid = 2.
scanning new insn with uid = 386.
rescanning insn with uid = 3.
scanning new insn with uid = 387.
rescanning insn with uid = 70.
scanning new insn with uid = 388.
rescanning insn with uid = 75.
scanning new insn with uid = 389.
rescanning insn with uid = 85.
scanning new insn with uid = 390.
rescanning insn with uid = 86.
scanning new insn with uid = 391.
rescanning insn with uid = 98.
scanning new insn with uid = 392.
rescanning insn with uid = 99.
scanning new insn with uid = 393.
rescanning insn with uid = 117.
scanning new insn with uid = 394.
rescanning insn with uid = 143.
scanning new insn with uid = 395.
rescanning insn with uid = 187.
scanning new insn with uid = 396.
rescanning insn with uid = 241.
scanning new insn with uid = 397.
rescanning insn with uid = 242.
scanning new insn with uid = 398.
rescanning insn with uid = 266.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 42 count 37 (  1.4)


fbgc_cos

Dataflow summary:
def_info->table_size = 1003, use_info->table_size = 309
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={15d,5u} r1={18d,4u} r2={17d,3u} r4={18d,5u} r5={21d,8u} r6={1d,26u} r7={1d,39u} r8={13d} r9={13d} r10={13d} r11={13d} r12={13d} r13={13d} r14={13d} r15={13d} r16={1d,25u} r17={46d,17u} r18={13d} r19={1d,26u} r20={20d,12u} r21={17d,6u} r22={14d} r23={14d} r24={14d} r25={14d} r26={14d} r27={14d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={14d} r37={14d} r38={13d} r39={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r82={1d,14u} r83={1d,5u} r84={1d,2u} r85={1d,1u} r88={1d,5u} r89={1d,2u} r90={3d,8u} r92={1d,3u} r94={2d,5u} r99={1d,3u} r101={1d,4u} r105={1d,1u} r107={1d,3u} r117={1d,1u} r118={3d,8u} r119={2d,4u} r120={1d,2u} r121={1d,2u} r124={2d,2u} r129={3d,6u} r130={1d,4u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r171={1d,1u} r172={2d,5u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} 
;;    total ref usage 1320{1017d,303u,0e} in 226{213 regular + 13 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d14(0){ }d32(1){ }d49(2){ }d67(4){ }d88(5){ }d89(6){ }d90(7){ }d195(16){ }d255(19){ }d275(20){ }d292(21){ }d306(22){ }d320(23){ }d334(24){ }d348(25){ }d362(26){ }d376(27){ }d494(36){ }d508(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 0 )->[2]->( 3 29 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 129 130 131 175 176
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 129 130 131
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130

( 2 )->[3]->( 4 19 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 130
;; lr  def 	 17 [flags] 82 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
;; live  gen 	 17 [flags] 82 83
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130

( 3 )->[4]->( 5 10 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
;; live  gen 	
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129

( 5 )->[6]->( 29 12 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129

( 5 )->[8]->( 29 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129

( 4 )->[10]->( 29 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129 130

( 6 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 84 85 177 178
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 84 85
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 8 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 132 133 138 139 179 180 181 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 21 [xmm1] 132 133 138 139
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 10 )->[14]->( 15 29 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 88 89 129 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 89 129
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89
;; lr  def 	 17 [flags] 94 124 171 173
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
;; live  gen 	 94 124 171 173
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173

( 15 18 )->[16]->( 18 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u118(6){ }u119(7){ }u120(16){ }u121(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 124 171 173
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 92 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 92
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173

( 16 )->[17]->( )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
;; lr  out 	 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 7 [sp] 16 [argp] 19 [frame]

( 16 )->[18]->( 16 29 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 94 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
;; live  gen 	 1 [dx] 4 [si] 5 [di] 17 [flags] 94 124
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173

( 3 )->[19]->( 20 29 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u161(6){ }u162(7){ }u163(16){ }u164(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 99 118 119 129 141 142 143 172 185
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 99 118 119 129 141 142 143 172
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172

( 19 )->[20]->( 27 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u186(6){ }u187(7){ }u188(16){ }u189(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 17 [flags] 174
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
;; live  gen 	 174
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

( 27 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u191(6){ }u192(7){ }u193(16){ }u194(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 17 [flags] 90 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; live  gen 	 90 120
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174

( 21 24 23 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u196(6){ }u197(7){ }u198(16){ }u199(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 118 120 172 174
;; lr  def 	 17 [flags] 101 105 107 121 144 145 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  gen 	 17 [flags] 101 105 107 121 144 145 146
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 172 174

( 22 )->[23]->( 22 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(6){ }u219(7){ }u220(16){ }u221(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 120 121 174
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 147 148 149 153 154 155 172 186 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 174
;; live  gen 	 17 [flags] 20 [xmm0] 21 [xmm1] 90 147 148 149 153 154 155 172
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174

( 22 )->[24]->( 22 25 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u247(6){ }u248(7){ }u249(16){ }u250(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 107 118 120 121 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 107 121 172
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 117 188
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 107 118 120 121 129 172 174
;; live  gen 	 17 [flags] 20 [xmm0] 90 117
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174

( 24 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u262(6){ }u263(7){ }u264(16){ }u265(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 119
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; live  gen 	 119
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

( 25 28 )->[26]->( 27 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 118 119
;; lr  def 	 17 [flags] 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  gen 	 17 [flags] 118
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

( 20 26 )->[27]->( 21 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 172
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  gen 	 17 [flags]
;; live  kill	
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

( 27 )->[28]->( 26 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u283(6){ }u284(7){ }u285(16){ }u286(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 118 119
;; lr  def 	 17 [flags] 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  gen 	 17 [flags] 118
;; live  kill	 17 [flags]
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

( 2 6 8 10 14 18 28 19 26 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u292(6){ }u293(7){ }u294(16){ }u295(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  gen 	 0 [ax]
;; live  kill	
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

( 13 12 29 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u298(0){ }u299(6){ }u300(7){ }u301(19){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 32 to worklist
  Adding insn 37 to worklist
  Adding insn 42 to worklist
  Adding insn 47 to worklist
  Adding insn 54 to worklist
  Adding insn 61 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 106 to worklist
  Adding insn 97 to worklist
  Adding insn 84 to worklist
  Adding insn 131 to worklist
  Adding insn 120 to worklist
  Adding insn 116 to worklist
  Adding insn 147 to worklist
  Adding insn 142 to worklist
  Adding insn 154 to worklist
  Adding insn 170 to worklist
  Adding insn 162 to worklist
  Adding insn 200 to worklist
  Adding insn 186 to worklist
  Adding insn 224 to worklist
  Adding insn 257 to worklist
  Adding insn 249 to worklist
  Adding insn 247 to worklist
  Adding insn 240 to worklist
  Adding insn 274 to worklist
  Adding insn 267 to worklist
  Adding insn 265 to worklist
  Adding insn 291 to worklist
  Adding insn 299 to worklist
  Adding insn 307 to worklist
  Adding insn 338 to worklist
Finished finding needed instructions:
processing block 29 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 337 to worklist
processing block 12 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 388 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 387 to worklist
  Adding insn 68 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129
  Adding insn 46 to worklist
processing block 13 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 99 to worklist
  Adding insn 392 to worklist
  Adding insn 98 to worklist
  Adding insn 391 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 86 to worklist
  Adding insn 390 to worklist
  Adding insn 85 to worklist
  Adding insn 389 to worklist
  Adding insn 83 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129
  Adding insn 53 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
  Adding insn 41 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
  Adding insn 169 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 17 lr out =  7 [sp] 16 [argp] 19 [frame]
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
  Adding insn 146 to worklist
  Adding insn 143 to worklist
  Adding insn 394 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 380 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
  Adding insn 137 to worklist
  Adding insn 370 to worklist
  Adding insn 5 to worklist
  Adding insn 133 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
  Adding insn 130 to worklist
  Adding insn 122 to worklist
  Adding insn 117 to worklist
  Adding insn 393 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129 130
  Adding insn 60 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
  Adding insn 290 to worklist
  Adding insn 287 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
  Adding insn 282 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
  Adding insn 256 to worklist
  Adding insn 255 to worklist
  Adding insn 252 to worklist
  Adding insn 242 to worklist
  Adding insn 397 to worklist
  Adding insn 241 to worklist
  Adding insn 396 to worklist
  Adding insn 239 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
  Adding insn 273 to worklist
  Adding insn 269 to worklist
  Adding insn 266 to worklist
  Adding insn 398 to worklist
  Adding insn 264 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 172 174
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 211 to worklist
  Adding insn 210 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
  Adding insn 6 to worklist
  Adding insn 205 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
  Adding insn 306 to worklist
  Adding insn 302 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
  Adding insn 298 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
  Adding insn 206 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
  Adding insn 199 to worklist
  Adding insn 7 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 187 to worklist
  Adding insn 395 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 386 to worklist
  Adding insn 2 to worklist
  Adding insn 385 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 27 n_edges 42 count 39 (  1.4)
insn_cost 4 for   385: r175:DI=di:DI
      REG_DEAD di:DI
insn_cost 4 for     2: r130:DI=r175:DI
      REG_DEAD r175:DI
insn_cost 4 for   386: r176:SI=si:SI
      REG_DEAD si:SI
insn_cost 4 for     3: r131:SI=r176:SI
      REG_DEAD r176:SI
insn_cost 0 for    14: debug begin stmt marker
insn_cost 4 for    11: r129:DI=0
insn_cost 4 for    15: flags:CCZ=cmp(r131:SI,0x1)
      REG_DEAD r131:SI
insn_cost 0 for    16: pc={(flags:CCZ!=0)?L336:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
insn_cost 0 for    18: debug D#14 => 0x1
insn_cost 0 for    19: debug arg => r130:DI
insn_cost 0 for    20: debug inline entry marker
insn_cost 0 for    21: debug D#15 => D#14
insn_cost 0 for    22: debug argc => D#15
insn_cost 0 for    23: debug arg => r130:DI
insn_cost 0 for    24: debug argc => 0x1
insn_cost 0 for    25: debug fun => `cos'
insn_cost 0 for    26: debug zfun => `c_cos'
insn_cost 0 for    27: debug inline entry marker
insn_cost 0 for    28: debug begin stmt marker
insn_cost 4 for    29: r82:DI=[r130:DI]
insn_cost 4 for    30: r83:QI=[r82:DI]
insn_cost 4 for    31: flags:CC=cmp(r83:QI,0x7)
insn_cost 0 for    32: pc={(flags:CC==0)?L174:pc}
      REG_BR_PROB 214748374
insn_cost 0 for    37: pc={(gtu(flags:CC,0))?L58:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 402653190
insn_cost 4 for    41: flags:CC=cmp(r83:QI,0x4)
insn_cost 0 for    42: pc={(gtu(flags:CC,0))?L51:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 536870926
insn_cost 4 for    46: flags:CC=cmp(r83:QI,0x2)
      REG_DEAD r83:QI
insn_cost 0 for    47: pc={(gtu(flags:CC,0))?L65:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 477218590
insn_cost 4 for    53: flags:CCZ=cmp(r83:QI,0x5)
      REG_DEAD r83:QI
insn_cost 0 for    54: pc={(flags:CCZ==0)?L80:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 858993454
insn_cost 4 for    60: flags:CCZ=cmp(r83:QI,0x8)
      REG_DEAD r83:QI
insn_cost 0 for    61: pc={(flags:CCZ==0)?L109:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 715827886
insn_cost 0 for    67: debug begin stmt marker
insn_cost 4 for    68: di:DI=r82:DI
      REG_DEAD r82:DI
insn_cost 0 for    69: xmm0:DF=call [`convert_fbgc_object_to_double'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_double'
insn_cost 4 for   387: r177:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    70: r84:DF=r177:DF
      REG_DEAD r177:DF
insn_cost 0 for    71: debug dbarg => r84:DF
insn_cost 0 for    72: debug begin stmt marker
insn_cost 4 for    73: xmm0:DF=r84:DF
      REG_DEAD r84:DF
insn_cost 0 for    74: xmm0:DF=call [`cos'] argc:0
      REG_CALL_DECL `cos'
      REG_EH_REGION 0
insn_cost 4 for   388: r178:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    75: r85:DF=r178:DF
      REG_DEAD r178:DF
insn_cost 4 for    76: xmm0:DF=r85:DF
      REG_DEAD r85:DF
insn_cost 0 for    77: ax:DI=call [`new_fbgc_double_object'] argc:0
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_double_object'
insn_cost 0 for    82: debug begin stmt marker
insn_cost 4 for    83: di:DI=r82:DI
      REG_DEAD r82:DI
insn_cost 0 for    84: parallel=call [`convert_fbgc_object_to_complex'] argc:0
      REG_DEAD di:DI
      REG_CALL_DECL `convert_fbgc_object_to_complex'
insn_cost 4 for   389: r179:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    85: r132:DF=r179:DF
      REG_DEAD r179:DF
insn_cost 4 for   390: r180:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for    86: r133:DF=r180:DF
      REG_DEAD r180:DF
insn_cost 0 for    90: debug begin stmt marker
insn_cost 4 for    95: xmm0:DF=r132:DF
      REG_DEAD r132:DF
insn_cost 4 for    96: xmm1:DF=r133:DF
      REG_DEAD r133:DF
insn_cost 0 for    97: parallel=call [`c_cos'] argc:0
      REG_CALL_DECL `c_cos'
      REG_EH_REGION 0
insn_cost 4 for   391: r181:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for    98: r138:DF=r181:DF
      REG_DEAD r181:DF
insn_cost 4 for   392: r182:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for    99: r139:DF=r182:DF
      REG_DEAD r182:DF
insn_cost 0 for   103: debug begin stmt marker
insn_cost 4 for   104: xmm1:DF=r139:DF
      REG_DEAD r139:DF
insn_cost 4 for   105: xmm0:DF=r138:DF
      REG_DEAD r138:DF
insn_cost 0 for   106: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
insn_cost 0 for   111: debug begin stmt marker
insn_cost 8 for   112: r88:SI=[r82:DI+0xd]
      REG_DEAD r82:DI
insn_cost 0 for   113: debug sz => r88:SI
insn_cost 0 for   114: debug begin stmt marker
insn_cost 4 for   115: di:SI=r88:SI
insn_cost 0 for   116: ax:DI=call [`new_fbgc_tuple_object'] argc:0
      REG_DEAD di:SI
      REG_CALL_DECL `new_fbgc_tuple_object'
insn_cost 4 for   393: r183:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   117: r129:DI=r183:DI
      REG_DEAD r183:DI
insn_cost 0 for   118: debug res_tp => r129:DI
insn_cost 0 for   119: debug begin stmt marker
insn_cost 4 for   120: [r129:DI+0xd]=r88:SI
insn_cost 0 for   121: debug begin stmt marker
insn_cost 4 for   122: r89:DI=[r130:DI]
      REG_DEAD r130:DI
insn_cost 0 for   123: debug D#38 => r89:DI+0x11
insn_cost 0 for   124: debug tp_content => D#38
insn_cost 0 for   125: debug begin stmt marker
insn_cost 0 for   126: debug begin stmt marker
insn_cost 0 for   127: debug begin stmt marker
insn_cost 0 for   128: debug i => 0
insn_cost 0 for   129: debug begin stmt marker
insn_cost 4 for   130: flags:CCZ=cmp(r88:SI,0)
insn_cost 0 for   131: pc={(flags:CCZ==0)?L336:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
insn_cost 4 for   133: {r124:DI=r89:DI+0x11;clobber flags:CC;}
      REG_DEAD r89:DI
      REG_UNUSED flags:CC
insn_cost 4 for     5: r94:SI=0
insn_cost 4 for   370: r171:DI=[const(unspec[`cos'] 2)]
insn_cost 1 for   137: r173:DI=`c_cos'
insn_cost 0 for   135: debug i => r94:SI
insn_cost 0 for   136: debug begin stmt marker
insn_cost 4 for   380: cx:DI=r173:DI
insn_cost 4 for   139: dx:DI=r171:DI
      REG_EQUAL `cos'
insn_cost 4 for   140: si:SI=0x1
insn_cost 4 for   141: di:DI=r124:DI
insn_cost 0 for   142: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
insn_cost 4 for   394: r184:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   143: r92:DI=r184:DI
      REG_DEAD r184:DI
insn_cost 0 for   144: debug result => r92:DI
insn_cost 0 for   145: debug begin stmt marker
insn_cost 4 for   146: flags:CCZ=cmp(r92:DI,0)
insn_cost 0 for   147: pc={(flags:CCZ!=0)?L156:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
insn_cost 0 for   149: debug begin stmt marker
insn_cost 1 for   150: cx:DI=`__PRETTY_FUNCTION__.5776'
insn_cost 4 for   151: dx:SI=0x4d
insn_cost 1 for   152: si:DI=`*.LC9'
insn_cost 1 for   153: di:DI=`*.LC10'
insn_cost 0 for   154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
insn_cost 0 for   158: debug begin stmt marker
insn_cost 4 for   159: dx:SI=r94:SI
insn_cost 4 for   160: si:DI=r92:DI
      REG_DEAD r92:DI
insn_cost 4 for   161: di:DI=r129:DI
insn_cost 0 for   162: call [`set_object_in_fbgc_tuple_object'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `set_object_in_fbgc_tuple_object'
insn_cost 0 for   163: debug begin stmt marker
insn_cost 4 for   164: {r94:SI=r94:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   165: debug i => r94:SI
insn_cost 0 for   166: debug begin stmt marker
insn_cost 4 for   167: {r124:DI=r124:DI+0x8;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   169: flags:CCZ=cmp(r88:SI,r94:SI)
insn_cost 0 for   170: pc={(flags:CCZ!=0)?L168:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 0 for   176: debug begin stmt marker
insn_cost 0 for   177: debug m => r82:DI
insn_cost 0 for   178: debug begin stmt marker
insn_cost 8 for   179: r141:SI=[r82:DI+0xe]
insn_cost 8 for   180: r142:SI=[r82:DI+0xa]
insn_cost 12 for   181: r143:SI=zero_extend([r82:DI+0x9])
insn_cost 4 for   182: cx:SI=0xa
insn_cost 4 for   183: dx:SI=r141:SI
      REG_DEAD r141:SI
insn_cost 4 for   184: si:SI=r142:SI
      REG_DEAD r142:SI
insn_cost 4 for   185: di:SI=r143:SI
      REG_DEAD r143:SI
insn_cost 0 for   186: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
insn_cost 4 for   395: r185:DI=ax:DI
      REG_DEAD ax:DI
insn_cost 4 for   187: r129:DI=r185:DI
      REG_DEAD r185:DI
insn_cost 0 for   188: debug res_m => r129:DI
insn_cost 0 for   189: debug begin stmt marker
insn_cost 8 for   190: r119:SI=[r82:DI+0xa]
insn_cost 8 for   191: r172:SI=[r82:DI+0xe]
insn_cost 12 for   192: {r99:SI=r119:SI*r172:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   193: debug rc => r99:SI
insn_cost 0 for   194: debug begin stmt marker
insn_cost 0 for   195: debug begin stmt marker
insn_cost 0 for   196: debug begin stmt marker
insn_cost 0 for   197: debug i => 0
insn_cost 0 for   198: debug begin stmt marker
insn_cost 4 for     7: r118:SI=0
insn_cost 4 for   199: flags:CCZ=cmp(r119:SI,0)
insn_cost 0 for   200: pc={(flags:CCZ!=0)?L377:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
insn_cost 4 for   206: {r174:DI=r129:DI+0xe;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   205: {r120:DI=r82:DI+0xe;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for     6: r90:SI=0
insn_cost 0 for   208: debug j => r90:SI
insn_cost 0 for   209: debug begin stmt marker
insn_cost 12 for   210: {r144:SI=r172:SI*r118:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 4 for   211: {r101:SI=r144:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
insn_cost 0 for   212: debug index => r101:SI
insn_cost 0 for   213: debug begin stmt marker
insn_cost 0 for   214: debug c_index => r99:SI+r101:SI
insn_cost 0 for   215: debug begin stmt marker
insn_cost 1 for   216: r145:DI=zero_extend(r101:SI)
insn_cost 4 for   217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
insn_cost 4 for   218: {r105:DI=r146:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 9 for   219: r107:DF=[r120:DI+r146:DI+0x4]
      REG_DEAD r146:DI
insn_cost 0 for   220: debug z$real => r107:DF
insn_cost 0 for   221: debug begin stmt marker
insn_cost 4 for   222: {r121:DI=r174:DI+r105:DI;clobber flags:CC;}
      REG_DEAD r105:DI
      REG_UNUSED flags:CC
insn_cost 12 for   223: flags:CCZ=cmp([r82:DI+0x9],0x5)
insn_cost 0 for   224: pc={(flags:CCZ!=0)?L261:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 708669604
insn_cost 0 for   226: debug begin stmt marker
insn_cost 4 for   227: {r147:SI=r99:SI+r101:SI;clobber flags:CC;}
      REG_DEAD r101:SI
      REG_UNUSED flags:CC
insn_cost 1 for   228: r148:DI=zero_extend(r147:SI)
      REG_DEAD r147:SI
insn_cost 4 for   229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
insn_cost 0 for   232: debug begin stmt marker
insn_cost 9 for   237: r153:DF=[r120:DI+r149:DI+0x4]
insn_cost 4 for   238: xmm0:DF=r107:DF
      REG_DEAD r107:DF
insn_cost 4 for   239: xmm1:DF=r153:DF
      REG_DEAD r153:DF
insn_cost 0 for   240: parallel=call [`c_cos'] argc:0
      REG_CALL_DECL `c_cos'
      REG_EH_REGION 0
insn_cost 4 for   396: r186:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   241: r154:DF=r186:DF
      REG_DEAD r186:DF
insn_cost 4 for   397: r187:DF=xmm1:DF
      REG_DEAD xmm1:DF
insn_cost 4 for   242: r155:DF=r187:DF
      REG_DEAD r187:DF
insn_cost 0 for   246: debug begin stmt marker
insn_cost 4 for   247: [r121:DI]=r154:DF
      REG_DEAD r154:DF
      REG_DEAD r121:DI
insn_cost 0 for   248: debug begin stmt marker
insn_cost 4 for   249: [r174:DI+r149:DI+0x4]=r155:DF
      REG_DEAD r155:DF
      REG_DEAD r149:DI
insn_cost 0 for   251: debug begin stmt marker
insn_cost 4 for   252: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   253: debug j => r90:SI
insn_cost 0 for   254: debug begin stmt marker
insn_cost 8 for   255: r172:SI=[r82:DI+0xe]
insn_cost 4 for   256: flags:CC=cmp(r90:SI,r172:SI)
insn_cost 0 for   257: pc={(ltu(flags:CC,0))?L277:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
insn_cost 0 for   263: debug begin stmt marker
insn_cost 4 for   264: xmm0:DF=r107:DF
      REG_DEAD r107:DF
insn_cost 0 for   265: xmm0:DF=call [`cos'] argc:0
      REG_CALL_DECL `cos'
      REG_EH_REGION 0
insn_cost 4 for   398: r188:DF=xmm0:DF
      REG_DEAD xmm0:DF
insn_cost 4 for   266: r117:DF=r188:DF
      REG_DEAD r188:DF
insn_cost 4 for   267: [r121:DI]=r117:DF
      REG_DEAD r121:DI
      REG_DEAD r117:DF
insn_cost 0 for   268: debug begin stmt marker
insn_cost 4 for   269: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   270: debug j => r90:SI
insn_cost 0 for   271: debug begin stmt marker
insn_cost 4 for   273: flags:CC=cmp(r172:SI,r90:SI)
insn_cost 0 for   274: pc={(leu(flags:CC,0))?L280:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
insn_cost 8 for   282: r119:SI=[r82:DI+0xa]
insn_cost 0 for   284: debug i => optimized away
insn_cost 0 for   285: debug j => optimized away
insn_cost 0 for   286: debug begin stmt marker
insn_cost 4 for   287: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   288: debug i => r118:SI
insn_cost 0 for   289: debug begin stmt marker
insn_cost 4 for   290: flags:CC=cmp(r118:SI,r119:SI)
insn_cost 0 for   291: pc={(geu(flags:CC,0))?L336:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
insn_cost 0 for   294: debug i => r118:SI
insn_cost 0 for   295: debug j => 0
insn_cost 0 for   296: debug begin stmt marker
insn_cost 4 for   298: flags:CCZ=cmp(r172:SI,0)
insn_cost 0 for   299: pc={(flags:CCZ!=0)?L297:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1071964724
insn_cost 0 for   301: debug begin stmt marker
insn_cost 4 for   302: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
insn_cost 0 for   303: debug i => r118:SI
insn_cost 0 for   304: debug begin stmt marker
insn_cost 4 for   306: flags:CC=cmp(r119:SI,r118:SI)
insn_cost 0 for   307: pc={(gtu(flags:CC,0))?L305:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
insn_cost 4 for   337: ax:DI=r129:DI
      REG_DEAD r129:DI
insn_cost 0 for   338: use ax:DI

Trying 3 -> 15:
    3: r131:SI=r176:SI
      REG_DEAD r176:SI
   15: flags:CCZ=cmp(r131:SI,0x1)
      REG_DEAD r131:SI
Successfully matched this instruction:
(set (reg:CCZ 17 flags)
    (compare:CCZ (reg:SI 176)
        (const_int 1 [0x1])))
allowing combination of insns 3 and 15
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 3.
modifying insn i3    15: flags:CCZ=cmp(r176:SI,0x1)
      REG_DEAD r176:SI
deferring rescan insn with uid = 15.

Trying 15 -> 16:
   15: flags:CCZ=cmp(r176:SI,0x1)
      REG_DEAD r176:SI
   16: pc={(flags:CCZ!=0)?L336:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 662283964
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 176)
            (const_int 1 [0x1]))
        (label_ref:DI 336)
        (pc)))

Trying 29 -> 30:
   29: r82:DI=[r130:DI]
   30: r83:QI=[r82:DI]
Failed to match this instruction:
(parallel [
        (set (reg:QI 83 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _10 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:QI 83 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _10 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])

Trying 30 -> 31:
   30: r83:QI=[r82:DI]
   31: flags:CC=cmp(r83:QI,0x7)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _11 ])
            (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _11 ])
            (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])

Trying 29, 30 -> 31:
   29: r82:DI=[r130:DI]
   30: r83:QI=[r82:DI]
   31: flags:CC=cmp(r83:QI,0x7)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _10 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _11 ])
            (mem:QI (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]) [0 _10->type+0 S1 A8]))
        (set (reg/f:DI 82 [ _10 ])
            (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64]))
    ])

Trying 31 -> 32:
   31: flags:CC=cmp(r83:QI,0x7)
   32: pc={(flags:CC==0)?L174:pc}
      REG_BR_PROB 214748374
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:QI 83 [ _11 ])
                    (const_int 7 [0x7]))
                (label_ref 174)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (reg:QI 83 [ _11 ])
                (const_int 7 [0x7])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:QI 83 [ _11 ])
                    (const_int 7 [0x7]))
                (label_ref 174)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (reg:QI 83 [ _11 ])
                (const_int 7 [0x7])))
    ])
Successfully matched this instruction:
(set (reg:CC 17 flags)
    (compare:CC (reg:QI 83 [ _11 ])
        (const_int 7 [0x7])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 83 [ _11 ])
            (const_int 7 [0x7]))
        (label_ref 174)
        (pc)))

Trying 30, 31 -> 32:
   30: r83:QI=[r82:DI]
   31: flags:CC=cmp(r83:QI,0x7)
   32: pc={(flags:CC==0)?L174:pc}
      REG_BR_PROB 214748374
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])
                    (const_int 7 [0x7]))
                (label_ref 174)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _11 ])
            (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])
                    (const_int 7 [0x7]))
                (label_ref 174)
                (pc)))
        (set (reg:CC 17 flags)
            (compare:CC (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])
                (const_int 7 [0x7])))
        (set (reg:QI 83 [ _11 ])
            (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8]))
    ])

Trying 41 -> 42:
   41: flags:CC=cmp(r83:QI,0x4)
   42: pc={(gtu(flags:CC,0))?L51:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 536870926
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:QI 83 [ _11 ])
            (const_int 4 [0x4]))
        (label_ref 51)
        (pc)))

Trying 46 -> 47:
   46: flags:CC=cmp(r83:QI,0x2)
      REG_DEAD r83:QI
   47: pc={(gtu(flags:CC,0))?L65:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 477218590
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:QI 83 [ _11 ])
            (const_int 2 [0x2]))
        (label_ref 65)
        (pc)))

Trying 53 -> 54:
   53: flags:CCZ=cmp(r83:QI,0x5)
      REG_DEAD r83:QI
   54: pc={(flags:CCZ==0)?L80:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 858993454
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 83 [ _11 ])
            (const_int 5 [0x5]))
        (label_ref 80)
        (pc)))

Trying 60 -> 61:
   60: flags:CCZ=cmp(r83:QI,0x8)
      REG_DEAD r83:QI
   61: pc={(flags:CCZ==0)?L109:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 715827886
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:QI 83 [ _11 ])
            (const_int 8 [0x8]))
        (label_ref 109)
        (pc)))

Trying 86 -> 96:
   86: r133:DF=r180:DF
      REG_DEAD r180:DF
   96: xmm1:DF=r133:DF
      REG_DEAD r133:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (reg:DF 180))
allowing combination of insns 86 and 96
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 86.
modifying insn i3    96: xmm1:DF=r180:DF
      REG_DEAD r180:DF
deferring rescan insn with uid = 96.

Trying 96 -> 97:
   96: xmm1:DF=r180:DF
      REG_DEAD r180:DF
   97: parallel=call [`c_cos'] argc:0
      REG_CALL_DECL `c_cos'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 99 -> 104:
   99: r139:DF=r182:DF
      REG_DEAD r182:DF
  104: xmm1:DF=r139:DF
      REG_DEAD r139:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (reg:DF 182))
allowing combination of insns 99 and 104
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 99.
modifying insn i3   104: xmm1:DF=r182:DF
      REG_DEAD r182:DF
deferring rescan insn with uid = 104.

Trying 104 -> 106:
  104: xmm1:DF=r182:DF
      REG_DEAD r182:DF
  106: ax:DI=call [`new_fbgc_complex_object'] argc:0
      REG_DEAD xmm1:DF
      REG_DEAD xmm0:DF
      REG_CALL_DECL `new_fbgc_complex_object'
Can't combine i2 into i3

Trying 117 -> 120:
  117: r129:DI=r183:DI
      REG_DEAD r183:DI
  120: [r129:DI+0xd]=r88:SI
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 183)
                    (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_19].size+0 S4 A8])
            (reg/v:SI 88 [ sz ]))
        (set (reg/v/f:DI 129 [ <retval> ])
            (reg:DI 183))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (plus:DI (reg:DI 183)
                    (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_19].size+0 S4 A8])
            (reg/v:SI 88 [ sz ]))
        (set (reg/v/f:DI 129 [ <retval> ])
            (reg:DI 183))
    ])

Trying 130 -> 131:
  130: flags:CCZ=cmp(r88:SI,0)
  131: pc={(flags:CCZ==0)?L336:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 88 [ sz ])
            (const_int 0 [0]))
        (label_ref:DI 336)
        (pc)))

Trying 140 -> 142:
  140: si:SI=0x1
  142: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 139 -> 142:
  139: dx:DI=`cos'
      REG_EQUAL `cos'
  142: ax:DI=call [`one_arg_math'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:SI
      REG_DEAD cx:DI
      REG_DEAD dx:DI
      REG_CALL_DECL `one_arg_math'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 143 -> 146:
  143: r92:DI=r184:DI
      REG_DEAD r184:DI
  146: flags:CCZ=cmp(r92:DI,0)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:DI 184)
                (const_int 0 [0])))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 184))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (reg:DI 184)
                (const_int 0 [0])))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 184))
    ])

Trying 146 -> 147:
  146: flags:CCZ=cmp(r92:DI,0)
  147: pc={(flags:CCZ!=0)?L156:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:DI 92 [ result ])
            (const_int 0 [0]))
        (label_ref 156)
        (pc)))

Trying 143, 146 -> 147:
  143: r92:DI=r184:DI
      REG_DEAD r184:DI
  146: flags:CCZ=cmp(r92:DI,0)
  147: pc={(flags:CCZ!=0)?L156:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1073312332
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:DI 184)
                    (const_int 0 [0]))
                (label_ref 156)
                (pc)))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 184))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:DI 184)
                    (const_int 0 [0]))
                (label_ref 156)
                (pc)))
        (set (reg/v/f:DI 92 [ result ])
            (reg:DI 184))
    ])
Successfully matched this instruction:
(set (reg/v/f:DI 92 [ result ])
    (reg:DI 184))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:DI 184)
            (const_int 0 [0]))
        (label_ref 156)
        (pc)))

Trying 150 -> 154:
  150: cx:DI=`__PRETTY_FUNCTION__.5776'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 151 -> 154:
  151: dx:SI=0x4d
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 152 -> 154:
  152: si:DI=`*.LC9'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 153 -> 154:
  153: di:DI=`*.LC10'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 151, 150 -> 154:
  151: dx:SI=0x4d
  150: cx:DI=`__PRETTY_FUNCTION__.5776'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 152, 150 -> 154:
  152: si:DI=`*.LC9'
  150: cx:DI=`__PRETTY_FUNCTION__.5776'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 153, 150 -> 154:
  153: di:DI=`*.LC10'
  150: cx:DI=`__PRETTY_FUNCTION__.5776'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 152, 151 -> 154:
  152: si:DI=`*.LC9'
  151: dx:SI=0x4d
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 153, 151 -> 154:
  153: di:DI=`*.LC10'
  151: dx:SI=0x4d
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 153, 152 -> 154:
  153: di:DI=`*.LC10'
  152: si:DI=`*.LC9'
  154: call [`__assert_fail'] argc:0
      REG_DEAD di:DI
      REG_DEAD si:DI
      REG_DEAD cx:DI
      REG_DEAD dx:SI
      REG_CALL_DECL `__assert_fail'
      REG_ARGS_SIZE 0
      REG_NORETURN 0
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 164 -> 169:
  164: {r94:SI=r94:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  169: flags:CCZ=cmp(r88:SI,r94:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 88 [ sz ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CCZ 17 flags)
            (compare:CCZ (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1]))
                (reg/v:SI 88 [ sz ])))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 169 -> 170:
  169: flags:CCZ=cmp(r88:SI,r94:SI)
  170: pc={(flags:CCZ!=0)?L168:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 88 [ sz ])
            (reg/v:SI 94 [ i ]))
        (label_ref:DI 168)
        (pc)))

Trying 164, 169 -> 170:
  164: {r94:SI=r94:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  169: flags:CCZ=cmp(r88:SI,r94:SI)
  170: pc={(flags:CCZ!=0)?L168:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 88 [ sz ]))
                (label_ref:DI 168)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (plus:SI (reg/v:SI 94 [ i ])
                        (const_int 1 [0x1]))
                    (reg/v:SI 88 [ sz ]))
                (label_ref:DI 168)
                (pc)))
        (set (reg/v:SI 94 [ i ])
            (plus:SI (reg/v:SI 94 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 182 -> 186:
  182: cx:SI=0xa
  186: ax:DI=call [`new_fbgc_matrix_object'] argc:0
      REG_DEAD di:SI
      REG_DEAD si:SI
      REG_DEAD cx:SI
      REG_DEAD dx:SI
      REG_CALL_DECL `new_fbgc_matrix_object'
Can't combine i2 into i3

Trying 190 -> 192:
  190: r119:SI=[r82:DI+0xa]
  192: {r99:SI=r119:SI*r172:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (reg:SI 172 [ _125 ])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 119 [ prephitmp_106 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (reg:SI 172 [ _125 ])))
        (set (reg:SI 119 [ prephitmp_106 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])

Trying 191 -> 192:
  191: r172:SI=[r82:DI+0xe]
  192: {r99:SI=r119:SI*r172:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (reg:SI 119 [ prephitmp_106 ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (reg:SI 119 [ prephitmp_106 ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])

Trying 191, 190 -> 192:
  191: r172:SI=[r82:DI+0xe]
  190: r119:SI=[r82:DI+0xa]
  192: {r99:SI=r119:SI*r172:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (clobber (reg:CC 17 flags))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg:SI 119 [ prephitmp_106 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 99 [ rc ])
            (mult:SI (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg:SI 119 [ prephitmp_106 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8]))
    ])

Trying 199 -> 200:
  199: flags:CCZ=cmp(r119:SI,0)
  200: pc={(flags:CCZ!=0)?L377:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 119 [ prephitmp_106 ])
            (const_int 0 [0]))
        (label_ref:DI 377)
        (pc)))

Trying 210 -> 211:
  210: {r144:SI=r172:SI*r118:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
  211: {r101:SI=r144:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 101 [ index ])
            (plus:SI (mult:SI (reg:SI 172 [ _125 ])
                    (reg/v:SI 118 [ i ]))
                (reg/v:SI 90 [ j ])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg/v:SI 101 [ index ])
    (plus:SI (mult:SI (reg:SI 172 [ _125 ])
            (reg/v:SI 118 [ i ]))
        (reg/v:SI 90 [ j ])))

Trying 211 -> 216:
  211: {r101:SI=r144:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
  216: r145:DI=zero_extend(r101:SI)
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ index ])
            (zero_extend:DI (plus:SI (reg:SI 144)
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 144)
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ index ])
            (zero_extend:DI (plus:SI (reg:SI 144)
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 144)
                (reg/v:SI 90 [ j ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 101 [ index ])
    (plus:SI (reg:SI 144)
        (reg/v:SI 90 [ j ])))
Successfully matched this instruction:
(set (reg:DI 145 [ index ])
    (zero_extend:DI (plus:SI (reg:SI 144)
            (reg/v:SI 90 [ j ]))))
rejecting combination of insns 211 and 216
original costs 4 + 1 = 5
replacement costs 4 + 5 = 9

Trying 210, 211 -> 216:
  210: {r144:SI=r172:SI*r118:SI;clobber flags:CC;}
      REG_UNUSED flags:CC
  211: {r101:SI=r144:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
  216: r145:DI=zero_extend(r101:SI)
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ index ])
            (zero_extend:DI (plus:SI (mult:SI (reg:SI 172 [ _125 ])
                        (reg/v:SI 118 [ i ]))
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (mult:SI (reg:SI 172 [ _125 ])
                    (reg/v:SI 118 [ i ]))
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 145 [ index ])
            (zero_extend:DI (plus:SI (mult:SI (reg:SI 172 [ _125 ])
                        (reg/v:SI 118 [ i ]))
                    (reg/v:SI 90 [ j ]))))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (mult:SI (reg:SI 172 [ _125 ])
                    (reg/v:SI 118 [ i ]))
                (reg/v:SI 90 [ j ])))
    ])

Trying 216 -> 217:
  216: r145:DI=zero_extend(r101:SI)
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 146)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 211, 216 -> 217:
  211: {r101:SI=r144:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
  216: r145:DI=zero_extend(r101:SI)
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 144)
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 144)
                (reg/v:SI 90 [ j ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 101 [ index ])
    (plus:SI (reg:SI 144)
        (reg/v:SI 90 [ j ])))
Failed to match this instruction:
(set (reg:DI 146)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                    (reg/v:SI 90 [ j ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 217 -> 218:
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
  218: {r105:DI=r146:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (ashift:DI (reg:DI 145 [ index ])
                    (const_int 3 [0x3]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 146)
            (ashift:DI (reg:DI 145 [ index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (ashift:DI (reg:DI 145 [ index ])
                    (const_int 3 [0x3]))
                (const_int 4 [0x4])))
        (set (reg:DI 146)
            (ashift:DI (reg:DI 145 [ index ])
                (const_int 3 [0x3])))
    ])
Successfully matched this instruction:
(set (reg:DI 146)
    (ashift:DI (reg:DI 145 [ index ])
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 105 [ _46 ])
    (plus:DI (ashift:DI (reg:DI 145 [ index ])
            (const_int 3 [0x3]))
        (const_int 4 [0x4])))
rejecting combination of insns 217 and 218
original costs 4 + 4 = 8
replacement costs 4 + 8 = 12

Trying 216, 217 -> 218:
  216: r145:DI=zero_extend(r101:SI)
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
  218: {r105:DI=r146:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 146)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 211, 216, 217 -> 218:
  211: {r101:SI=r144:SI+r90:SI;clobber flags:CC;}
      REG_DEAD r144:SI
      REG_UNUSED flags:CC
  216: r145:DI=zero_extend(r101:SI)
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
  218: {r105:DI=r146:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                                (reg/v:SI 90 [ j ])) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 144)
                (reg/v:SI 90 [ j ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 105 [ _46 ])
            (plus:DI (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                                (reg/v:SI 90 [ j ])) 0)
                        (const_int 3 [0x3]))
                    (const_int 34359738360 [0x7fffffff8]))
                (const_int 4 [0x4])))
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg:SI 144)
                            (reg/v:SI 90 [ j ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (set (reg/v:SI 101 [ index ])
            (plus:SI (reg:SI 144)
                (reg/v:SI 90 [ j ])))
    ])

Trying 218 -> 222:
  218: {r105:DI=r146:DI+0x4;clobber flags:CC;}
      REG_UNUSED flags:CC
  222: {r121:DI=r174:DI+r105:DI;clobber flags:CC;}
      REG_DEAD r105:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg/f:DI 121 [ _121 ])
            (plus:DI (plus:DI (reg/f:DI 174 [ pretmp_137 ])
                    (reg:DI 146))
                (const_int 4 [0x4])))
        (clobber (reg:CC 17 flags))
    ])
Successfully matched this instruction:
(set (reg/f:DI 121 [ _121 ])
    (plus:DI (plus:DI (reg/f:DI 174 [ pretmp_137 ])
            (reg:DI 146))
        (const_int 4 [0x4])))
allowing combination of insns 218 and 222
original costs 4 + 4 = 8
replacement cost 5
deferring deletion of insn with uid = 218.
modifying insn i3   222: r121:DI=r174:DI+r146:DI+0x4
      REG_DEAD r146:DI
deferring rescan insn with uid = 222.

Trying 217 -> 219:
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
  219: r107:DF=[r120:DI+r146:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 145 [ index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 146)
            (ashift:DI (reg:DI 145 [ index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 145 [ index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 146)
            (ashift:DI (reg:DI 145 [ index ])
                (const_int 3 [0x3])))
    ])

Trying 216, 217 -> 219:
  216: r145:DI=zero_extend(r101:SI)
  217: {r146:DI=r145:DI<<0x3;clobber flags:CC;}
      REG_DEAD r145:DI
      REG_UNUSED flags:CC
  219: r107:DF=[r120:DI+r146:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 107 [ _48 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_47+0 S8 A64]))
        (set (reg:DI 146)
            (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 146)
    (and:DI (ashift:DI (subreg:DI (reg/v:SI 101 [ index ]) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 223 -> 224:
  223: flags:CCZ=cmp([r82:DI+0x9],0x5)
  224: pc={(flags:CCZ!=0)?L261:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 708669604
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem:QI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_10].sub_type+0 S1 A8])
            (const_int 5 [0x5]))
        (label_ref 261)
        (pc)))

Trying 227 -> 228:
  227: {r147:SI=r99:SI+r101:SI;clobber flags:CC;}
      REG_DEAD r101:SI
      REG_UNUSED flags:CC
  228: r148:DI=zero_extend(r147:SI)
      REG_DEAD r147:SI
Successfully matched this instruction:
(set (reg:DI 148 [ c_index ])
    (zero_extend:DI (plus:SI (reg/v:SI 99 [ rc ])
            (reg/v:SI 101 [ index ]))))
allowing combination of insns 227 and 228
original costs 4 + 1 = 5
replacement cost 5
deferring deletion of insn with uid = 227.
modifying insn i3   228: r148:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
deferring rescan insn with uid = 228.

Trying 228 -> 229:
  228: r148:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
  229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
Failed to match this instruction:
(parallel [
        (set (reg:DI 149)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
        (clobber (reg:CC 17 flags))
    ])
Failed to match this instruction:
(set (reg:DI 149)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                    (reg/v:SI 101 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 229 -> 237:
  229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
  237: r153:DF=[r120:DI+r149:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 153 [+8 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 148 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (ashift:DI (reg:DI 148 [ c_index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 153 [+8 ])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 148 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (ashift:DI (reg:DI 148 [ c_index ])
                (const_int 3 [0x3])))
    ])

Trying 228, 229 -> 237:
  228: r148:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
  229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
  237: r153:DF=[r120:DI+r149:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 153 [+8 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                                        (reg/v:SI 101 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 153 [+8 ])
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                                        (reg/v:SI 101 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 149)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                    (reg/v:SI 101 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 237 -> 239:
  237: r153:DF=[r120:DI+r149:DI+0x4]
  239: xmm1:DF=r153:DF
      REG_DEAD r153:DF
Successfully matched this instruction:
(set (reg:DF 21 xmm1)
    (mem:DF (plus:DI (plus:DI (reg/f:DI 120 [ pretmp_111 ])
                (reg:DI 149))
            (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
allowing combination of insns 237 and 239
original costs 9 + 4 = 13
replacement cost 9
deferring deletion of insn with uid = 237.
modifying insn i3   239: xmm1:DF=[r120:DI+r149:DI+0x4]
deferring rescan insn with uid = 239.

Trying 229 -> 239:
  229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
  239: xmm1:DF=[r120:DI+r149:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 148 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (ashift:DI (reg:DI 148 [ c_index ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 148 [ c_index ])
                            (const_int 8 [0x8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (ashift:DI (reg:DI 148 [ c_index ])
                (const_int 3 [0x3])))
    ])

Trying 228, 229 -> 239:
  228: r148:DI=zero_extend(r99:SI+r101:SI)
      REG_DEAD r101:SI
  229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
  239: xmm1:DF=[r120:DI+r149:DI+0x4]
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                                        (reg/v:SI 101 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DF 21 xmm1)
            (mem:DF (plus:DI (plus:DI (and:DI (mult:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                                        (reg/v:SI 101 [ index ])) 0)
                                (const_int 8 [0x8]))
                            (const_int 34359738360 [0x7fffffff8]))
                        (reg/f:DI 120 [ pretmp_111 ]))
                    (const_int 4 [0x4])) [2 *_53+0 S8 A64]))
        (set (reg:DI 149)
            (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                            (reg/v:SI 101 [ index ])) 0)
                    (const_int 3 [0x3]))
                (const_int 34359738360 [0x7fffffff8])))
    ])
Failed to match this instruction:
(set (reg:DI 149)
    (and:DI (ashift:DI (subreg:DI (plus:SI (reg/v:SI 99 [ rc ])
                    (reg/v:SI 101 [ index ])) 0)
            (const_int 3 [0x3]))
        (const_int 34359738360 [0x7fffffff8])))

Trying 239 -> 240:
  239: xmm1:DF=[r120:DI+r149:DI+0x4]
  240: parallel=call [`c_cos'] argc:0
      REG_CALL_DECL `c_cos'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 229, 239 -> 240:
  229: {r149:DI=r148:DI<<0x3;clobber flags:CC;}
      REG_DEAD r148:DI
      REG_UNUSED flags:CC
  239: xmm1:DF=[r120:DI+r149:DI+0x4]
  240: parallel=call [`c_cos'] argc:0
      REG_CALL_DECL `c_cos'
      REG_EH_REGION 0
Can't combine i2 into i3

Trying 241 -> 247:
  241: r154:DF=r186:DF
      REG_DEAD r186:DF
  247: [r121:DI]=r154:DF
      REG_DEAD r154:DF
      REG_DEAD r121:DI
Successfully matched this instruction:
(set (mem:DF (reg/f:DI 121 [ _121 ]) [2 MEM[(double *)_121]+0 S8 A64])
    (reg:DF 186))
allowing combination of insns 241 and 247
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 241.
modifying insn i3   247: [r121:DI]=r186:DF
      REG_DEAD r186:DF
      REG_DEAD r121:DI
deferring rescan insn with uid = 247.

Trying 242 -> 249:
  242: r155:DF=r187:DF
      REG_DEAD r187:DF
  249: [r174:DI+r149:DI+0x4]=r155:DF
      REG_DEAD r155:DF
      REG_DEAD r149:DI
Successfully matched this instruction:
(set (mem:DF (plus:DI (plus:DI (reg/f:DI 174 [ pretmp_137 ])
                (reg:DI 149))
            (const_int 4 [0x4])) [2 *_58+0 S8 A64])
    (reg:DF 187))
allowing combination of insns 242 and 249
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 242.
modifying insn i3   249: [r174:DI+r149:DI+0x4]=r187:DF
      REG_DEAD r187:DF
      REG_DEAD r149:DI
deferring rescan insn with uid = 249.

Trying 252 -> 256:
  252: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  256: flags:CC=cmp(r90:SI,r172:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 172 [ _125 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 172 [ _125 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 255 -> 256:
  255: r172:SI=[r82:DI+0xe]
  256: flags:CC=cmp(r90:SI,r172:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (reg/v:SI 90 [ j ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (reg/v:SI 90 [ j ])
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])

Trying 255, 252 -> 256:
  255: r172:SI=[r82:DI+0xe]
  252: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  256: flags:CC=cmp(r90:SI,r172:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                        (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 256 -> 257:
  256: flags:CC=cmp(r90:SI,r172:SI)
  257: pc={(ltu(flags:CC,0))?L277:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 90 [ j ])
            (reg:SI 172 [ _125 ]))
        (label_ref:DI 277)
        (pc)))

Trying 252, 256 -> 257:
  252: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  256: flags:CC=cmp(r90:SI,r172:SI)
  257: pc={(ltu(flags:CC,0))?L277:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 172 [ _125 ]))
                (label_ref:DI 277)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 172 [ _125 ]))
                (label_ref:DI 277)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 255, 256 -> 257:
  255: r172:SI=[r82:DI+0xe]
  256: flags:CC=cmp(r90:SI,r172:SI)
  257: pc={(ltu(flags:CC,0))?L277:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg/v:SI 90 [ j ])
                    (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
                (label_ref:DI 277)
                (pc)))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg/v:SI 90 [ j ])
                    (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
                (label_ref:DI 277)
                (pc)))
        (set (reg:SI 172 [ _125 ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
    ])
Successfully matched this instruction:
(set (reg:SI 172 [ _125 ])
    (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
            (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 90 [ j ])
            (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8]))
        (label_ref:DI 277)
        (pc)))

Trying 266 -> 267:
  266: r117:DF=r188:DF
      REG_DEAD r188:DF
  267: [r121:DI]=r117:DF
      REG_DEAD r121:DI
      REG_DEAD r117:DF
Successfully matched this instruction:
(set (mem:DF (reg/f:DI 121 [ _121 ]) [2 MEM[(double *)_121]+0 S8 A64])
    (reg:DF 188))
allowing combination of insns 266 and 267
original costs 4 + 4 = 8
replacement cost 4
deferring deletion of insn with uid = 266.
modifying insn i3   267: [r121:DI]=r188:DF
      REG_DEAD r188:DF
      REG_DEAD r121:DI
deferring rescan insn with uid = 267.

Trying 269 -> 273:
  269: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  273: flags:CC=cmp(r172:SI,r90:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 172 [ _125 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1]))
                (reg:SI 172 [ _125 ])))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 273 -> 274:
  273: flags:CC=cmp(r172:SI,r90:SI)
  274: pc={(leu(flags:CC,0))?L280:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 172 [ _125 ])
            (reg/v:SI 90 [ j ]))
        (label_ref 280)
        (pc)))

Trying 269, 273 -> 274:
  269: {r90:SI=r90:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  273: flags:CC=cmp(r172:SI,r90:SI)
  274: pc={(leu(flags:CC,0))?L280:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 172 [ _125 ]))
                (label_ref 280)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 90 [ j ])
                        (const_int 1 [0x1]))
                    (reg:SI 172 [ _125 ]))
                (label_ref 280)
                (pc)))
        (set (reg/v:SI 90 [ j ])
            (plus:SI (reg/v:SI 90 [ j ])
                (const_int 1 [0x1])))
    ])

Trying 287 -> 290:
  287: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  290: flags:CC=cmp(r118:SI,r119:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 119 [ prephitmp_106 ])))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 119 [ prephitmp_106 ])))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 290 -> 291:
  290: flags:CC=cmp(r118:SI,r119:SI)
  291: pc={(geu(flags:CC,0))?L336:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg/v:SI 118 [ i ])
            (reg:SI 119 [ prephitmp_106 ]))
        (label_ref:DI 336)
        (pc)))

Trying 287, 290 -> 291:
  287: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  290: flags:CC=cmp(r118:SI,r119:SI)
  291: pc={(geu(flags:CC,0))?L336:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 118111604
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 118 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 119 [ prephitmp_106 ]))
                (label_ref:DI 336)
                (pc)))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (plus:SI (reg/v:SI 118 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 119 [ prephitmp_106 ]))
                (label_ref:DI 336)
                (pc)))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 298 -> 299:
  298: flags:CCZ=cmp(r172:SI,0)
  299: pc={(flags:CCZ!=0)?L297:pc}
      REG_DEAD flags:CCZ
      REG_BR_PROB 1071964724
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 172 [ _125 ])
            (const_int 0 [0]))
        (label_ref 297)
        (pc)))

Trying 302 -> 306:
  302: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  306: flags:CC=cmp(r119:SI,r118:SI)
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 119 [ prephitmp_106 ])))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 17 flags)
            (compare:CC (plus:SI (reg/v:SI 118 [ i ])
                    (const_int 1 [0x1]))
                (reg:SI 119 [ prephitmp_106 ])))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])

Trying 306 -> 307:
  306: flags:CC=cmp(r119:SI,r118:SI)
  307: pc={(gtu(flags:CC,0))?L305:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 119 [ prephitmp_106 ])
            (reg/v:SI 118 [ i ]))
        (label_ref 305)
        (pc)))

Trying 302, 306 -> 307:
  302: {r118:SI=r118:SI+0x1;clobber flags:CC;}
      REG_UNUSED flags:CC
  306: flags:CC=cmp(r119:SI,r118:SI)
  307: pc={(gtu(flags:CC,0))?L305:pc}
      REG_DEAD flags:CC
      REG_BR_PROB 955630228
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 118 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 119 [ prephitmp_106 ]))
                (label_ref 305)
                (pc)))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (plus:SI (reg/v:SI 118 [ i ])
                        (const_int 1 [0x1]))
                    (reg:SI 119 [ prephitmp_106 ]))
                (label_ref 305)
                (pc)))
        (set (reg/v:SI 118 [ i ])
            (plus:SI (reg/v:SI 118 [ i ])
                (const_int 1 [0x1])))
    ])
starting the processing of deferred insns
rescanning insn with uid = 15.
rescanning insn with uid = 96.
rescanning insn with uid = 104.
rescanning insn with uid = 222.
rescanning insn with uid = 228.
rescanning insn with uid = 239.
rescanning insn with uid = 247.
rescanning insn with uid = 249.
rescanning insn with uid = 267.
ending the processing of deferred insns


fbgc_cos

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0] 21 [xmm1]
;;  ref usage 	r0={15d,5u} r1={18d,4u} r2={17d,3u} r4={18d,5u} r5={21d,8u} r6={1d,26u} r7={1d,39u} r8={13d} r9={13d} r10={13d} r11={13d} r12={13d} r13={13d} r14={13d} r15={13d} r16={1d,25u} r17={43d,17u} r18={13d} r19={1d,26u} r20={20d,12u} r21={17d,6u} r22={14d} r23={14d} r24={14d} r25={14d} r26={14d} r27={14d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={14d} r37={14d} r38={13d} r39={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r82={1d,14u} r83={1d,5u} r84={1d,2u} r85={1d,1u} r88={1d,5u} r89={1d,2u} r90={3d,8u} r92={1d,3u} r94={2d,5u} r99={1d,3u} r101={1d,4u} r107={1d,3u} r118={3d,8u} r119={2d,4u} r120={1d,2u} r121={1d,2u} r124={2d,2u} r129={3d,6u} r130={1d,4u} r132={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,2u} r148={1d,1u} r149={1d,2u} r171={1d,1u} r172={2d,5u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} 
;;    total ref usage 1299{1005d,294u,0e} in 217{204 regular + 13 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 129 130 131 175 176
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 129 130 131 175 176
;; live  kill	
(note 12 0 385 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 385 12 2 2 (set (reg:DI 175)
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_math.c":121:1 -1
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 2 385 386 2 (set (reg/v/f:DI 130 [ arg ])
        (reg:DI 175)) "cmodules/fbgc_math.c":121:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 175)
        (nil)))
(insn 386 2 3 2 (set (reg:SI 176)
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_math.c":121:1 -1
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 3 386 4 2 NOTE_INSN_DELETED)
(note 4 3 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 4 11 2 (debug_marker) "cmodules/fbgc_math.c":121:1 -1
     (nil))
(insn 11 14 15 2 (set (reg/v/f:DI 129 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":121:1 66 {*movdi_internal}
     (nil))
(insn 15 11 16 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 176)
            (const_int 1 [0x1]))) "cmodules/fbgc_math.c":121:1 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 176)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 336)
            (pc))) "cmodules/fbgc_math.c":121:1 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 662283964 (nil)))
 -> 336)
;;  succ:       3 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;;              29 [61.7% (guessed)]  count:662283960 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130

;; basic block 3, loop depth 0, count 411457868 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 [38.3% (guessed)]  count:411457864 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 130
;; lr  def 	 17 [flags] 82 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129 130
;; live  gen 	 17 [flags] 82 83
;; live  kill	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (var_location:SI D#14 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 19 18 20 3 (var_location:DI arg (reg/v/f:DI 130 [ arg ])) -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker:BLK) "cmodules/fbgc_math.c":121:1 -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI D#15 (debug_expr:SI D#14)) -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI argc (debug_expr:SI D#15)) -1
     (nil))
(debug_insn 23 22 24 3 (var_location:DI arg (reg/v/f:DI 130 [ arg ])) -1
     (nil))
(debug_insn 24 23 25 3 (var_location:SI argc (const_int 1 [0x1])) -1
     (nil))
(debug_insn 25 24 26 3 (var_location:DI fun (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>)) -1
     (nil))
(debug_insn 26 25 27 3 (var_location:DI zfun (symbol_ref:DI ("c_cos") [flags 0x3]  <function_decl 0x7f213dfa5e00 c_cos>)) -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker:BLK) "cmodules/fbgc_math.c":50:22 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "cmodules/fbgc_math.c":53:2 -1
     (nil))
(insn 29 28 30 3 (set (reg/f:DI 82 [ _10 ])
        (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64])) "cmodules/fbgc_math.c":53:12 66 {*movdi_internal}
     (nil))
(insn 30 29 31 3 (set (reg:QI 83 [ _11 ])
        (mem:QI (reg/f:DI 82 [ _10 ]) [0 _10->type+0 S1 A8])) "cmodules/fbgc_math.c":53:15 69 {*movqi_internal}
     (nil))
(insn 31 30 32 3 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 83 [ _11 ])
            (const_int 7 [0x7]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (nil))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (eq (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (int_list:REG_BR_PROB 214748374 (nil))
 -> 174)
;;  succ:       4 [80.0% (adjusted)]  count:329166293 (estimated locally) (FALLTHRU)
;;              19 [20.0% (adjusted)]  count:82291575 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130

;; basic block 4, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 329166293 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 [80.0% (adjusted)]  count:329166293 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 82 83 129 130
;; live  gen 	
;; live  kill	
(note 33 32 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 37 33 38 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 402653190 (nil)))
 -> 58)
;;  succ:       5 [62.5% (adjusted)]  count:257161168 (estimated locally) (FALLTHRU)
;;              10 [37.5% (adjusted)]  count:154296701 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130

;; basic block 5, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 257161168 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 [62.5% (adjusted)]  count:257161168 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  gen 	 17 [flags]
;; live  kill	
(note 38 37 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 41 38 42 5 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 83 [ _11 ])
            (const_int 4 [0x4]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (nil))
(jump_insn 42 41 43 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 536870926 (nil)))
 -> 51)
;;  succ:       6 [50.0% (adjusted)]  count:205728931 (estimated locally) (FALLTHRU)
;;              8 [50.0% (adjusted)]  count:205728937 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129

;; basic block 6, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 205728931 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 5, next block 8, flags: (RTL)
;;  pred:       5 [50.0% (adjusted)]  count:205728931 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  gen 	 17 [flags]
;; live  kill	
(note 43 42 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 46 43 47 6 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 83 [ _11 ])
            (const_int 2 [0x2]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _11 ])
        (nil)))
(jump_insn 47 46 51 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 477218590 (nil)))
 -> 65)
;;  succ:       29 [55.6% (adjusted)]  count:228587706 (estimated locally) (FALLTHRU)
;;              12 [44.4% (adjusted)]  count:182870162 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129

;; basic block 8, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 205728937 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 6, next block 10, flags: (RTL)
;;  pred:       5 [50.0% (adjusted)]  count:205728937 (estimated locally)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 51 47 52 8 111 (nil) [1 uses])
(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _11 ])
            (const_int 5 [0x5]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _11 ])
        (nil)))
(jump_insn 54 53 58 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 858993454 (nil)))
 -> 80)
;;  succ:       29 [20.0% (adjusted)]  count:82291578 (estimated locally) (FALLTHRU)
;;              13 [80.0% (adjusted)]  count:329166290 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129

;; basic block 10, loop depth 0, count 411457868 (estimated locally), maybe hot
;; Invalid sum of incoming counts 154296701 (estimated locally), should be 411457868 (estimated locally)
;;  prev block 8, next block 12, flags: (RTL)
;;  pred:       4 [37.5% (adjusted)]  count:154296701 (estimated locally)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 129 130
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 58 54 59 10 110 (nil) [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _11 ])
            (const_int 8 [0x8]))) "cmodules/fbgc_math.c":53:2 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _11 ])
        (nil)))
(jump_insn 61 60 65 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) "cmodules/fbgc_math.c":53:2 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 109)
;;  succ:       29 [33.3% (adjusted)]  count:137152624 (estimated locally) (FALLTHRU)
;;              14 [66.7% (adjusted)]  count:274305244 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129 130
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 129 130

;; basic block 12, loop depth 0, count 82291576 (estimated locally), maybe hot
;; Invalid sum of incoming counts 182870162 (estimated locally), should be 82291576 (estimated locally)
;;  prev block 10, next block 13, flags: (RTL)
;;  pred:       6 [44.4% (adjusted)]  count:182870162 (estimated locally)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 84 85 177 178
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 84 85 177 178
;; live  kill	
(code_label 65 61 66 12 112 (nil) [1 uses])
(note 66 65 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 68 12 (debug_marker) "cmodules/fbgc_math.c":58:4 -1
     (nil))
(insn 68 67 69 12 (set (reg:DI 5 di)
        (reg/f:DI 82 [ _10 ])) "cmodules/fbgc_math.c":58:19 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _10 ])
        (nil)))
(call_insn 69 68 387 12 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":58:19 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f213e3db700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 387 69 70 12 (set (reg:DF 177)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":58:19 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 70 387 71 12 (set (reg/v:DF 84 [ dbarg ])
        (reg:DF 177)) "cmodules/fbgc_math.c":58:19 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 177)
        (nil)))
(debug_insn 71 70 72 12 (var_location:DF dbarg (reg/v:DF 84 [ dbarg ])) "cmodules/fbgc_math.c":58:19 -1
     (nil))
(debug_insn 72 71 73 12 (debug_marker) "cmodules/fbgc_math.c":59:4 -1
     (nil))
(insn 73 72 74 12 (set (reg:DF 20 xmm0)
        (reg/v:DF 84 [ dbarg ])) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg/v:DF 84 [ dbarg ])
        (nil)))
(call_insn/u 74 73 388 12 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":59:11 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 388 74 75 12 (set (reg:DF 178)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":59:11 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 75 388 76 12 (set (reg:DF 85 [ _13 ])
        (reg:DF 178)) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 178)
        (nil)))
(insn 76 75 77 12 (set (reg:DF 20 xmm0)
        (reg:DF 85 [ _13 ])) "cmodules/fbgc_math.c":59:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 85 [ _13 ])
        (nil)))
(call_insn/j 77 76 80 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":59:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f213e3e6d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
;;  succ:       EXIT [always]  count:82291576 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 13, loop depth 0, count 82291576 (estimated locally), maybe hot
;; Invalid sum of incoming counts 329166290 (estimated locally), should be 82291576 (estimated locally)
;;  prev block 12, next block 14, flags: (RTL, MODIFIED)
;;  pred:       8 [80.0% (adjusted)]  count:329166290 (estimated locally)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 132 133 138 139 179 180 181 182
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 21 [xmm1] 132 133 138 139 179 180 181 182
;; live  kill	
(code_label 80 77 81 13 113 (nil) [1 uses])
(note 81 80 82 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 13 (debug_marker) "cmodules/fbgc_math.c":63:4 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 5 di)
        (reg/f:DI 82 [ _10 ])) "cmodules/fbgc_math.c":63:27 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _10 ])
        (nil)))
(call_insn 84 83 389 13 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_complex") [flags 0x41]  <function_decl 0x7f213e3db800 convert_fbgc_object_to_complex>) [0 convert_fbgc_object_to_complex S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":63:27 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_complex") [flags 0x41]  <function_decl 0x7f213e3db800 convert_fbgc_object_to_complex>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 389 84 85 13 (set (reg:DF 179)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":63:27 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 85 389 390 13 (set (reg:DF 132)
        (reg:DF 179)) "cmodules/fbgc_math.c":63:27 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 179)
        (nil)))
(insn 390 85 86 13 (set (reg:DF 180)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":63:27 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(note 86 390 90 13 NOTE_INSN_DELETED)
(debug_insn 90 86 95 13 (debug_marker) "cmodules/fbgc_math.c":64:4 -1
     (nil))
(insn 95 90 96 13 (set (reg:DF 20 xmm0)
        (reg:DF 132)) "cmodules/fbgc_math.c":64:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 132)
        (nil)))
(insn 96 95 97 13 (set (reg:DF 21 xmm1)
        (reg:DF 180)) "cmodules/fbgc_math.c":64:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 180)
        (nil)))
(call_insn 97 96 391 13 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref:DI ("c_cos") [flags 0x3]  <function_decl 0x7f213dfa5e00 c_cos>) [0 c_cos S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":64:9 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("c_cos") [flags 0x3]  <function_decl 0x7f213dfa5e00 c_cos>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (use (reg:DF 21 xmm1))
        (expr_list (use (reg:DF 20 xmm0))
            (nil))))
(insn 391 97 98 13 (set (reg:DF 181)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":64:9 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(insn 98 391 392 13 (set (reg:DF 138)
        (reg:DF 181)) "cmodules/fbgc_math.c":64:9 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 181)
        (nil)))
(insn 392 98 99 13 (set (reg:DF 182)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":64:9 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(note 99 392 103 13 NOTE_INSN_DELETED)
(debug_insn 103 99 104 13 (debug_marker) "cmodules/fbgc_math.c":65:4 -1
     (nil))
(insn 104 103 105 13 (set (reg:DF 21 xmm1)
        (reg:DF 182)) "cmodules/fbgc_math.c":65:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 182)
        (nil)))
(insn 105 104 106 13 (set (reg:DF 20 xmm0)
        (reg:DF 138)) "cmodules/fbgc_math.c":65:11 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 138)
        (nil)))
(call_insn/j 106 105 109 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_complex_object") [flags 0x41]  <function_decl 0x7f213e3f0300 new_fbgc_complex_object>) [0 new_fbgc_complex_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":65:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (expr_list:REG_DEAD (reg:DF 20 xmm0)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_complex_object") [flags 0x41]  <function_decl 0x7f213e3f0300 new_fbgc_complex_object>)
                (nil))))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (expr_list:DF (use (reg:DF 21 xmm1))
            (nil))))
;;  succ:       EXIT [always]  count:82291576 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 14, loop depth 0, count 82291576 (estimated locally), maybe hot
;; Invalid sum of incoming counts 274305244 (estimated locally), should be 82291576 (estimated locally)
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       10 [66.7% (adjusted)]  count:274305244 (estimated locally)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 88 89 129 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 130
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 89 129 183
;; live  kill	
(code_label 109 106 110 14 114 (nil) [1 uses])
(note 110 109 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 14 (debug_marker) "cmodules/fbgc_math.c":69:4 -1
     (nil))
(insn 112 111 113 14 (set (reg/v:SI 88 [ sz ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)_10].size+0 S4 A8])) "cmodules/fbgc_math.c":69:11 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _10 ])
        (nil)))
(debug_insn 113 112 114 14 (var_location:SI sz (reg/v:SI 88 [ sz ])) "cmodules/fbgc_math.c":69:11 -1
     (nil))
(debug_insn 114 113 115 14 (debug_marker) "cmodules/fbgc_math.c":70:4 -1
     (nil))
(insn 115 114 116 14 (set (reg:SI 5 di)
        (reg/v:SI 88 [ sz ])) "cmodules/fbgc_math.c":70:34 67 {*movsi_internal}
     (nil))
(call_insn 116 115 393 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fec00 new_fbgc_tuple_object>) [0 new_fbgc_tuple_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":70:34 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fec00 new_fbgc_tuple_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 393 116 117 14 (set (reg:DI 183)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":70:34 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 117 393 118 14 (set (reg/v/f:DI 129 [ <retval> ])
        (reg:DI 183)) "cmodules/fbgc_math.c":70:34 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 183)
        (nil)))
(debug_insn 118 117 119 14 (var_location:DI res_tp (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":70:34 -1
     (nil))
(debug_insn 119 118 120 14 (debug_marker) "cmodules/fbgc_math.c":71:4 -1
     (nil))
(insn 120 119 121 14 (set (mem:SI (plus:DI (reg/v/f:DI 129 [ <retval> ])
                (const_int 13 [0xd])) [5 MEM[(struct fbgc_tuple_object *)res_tp_19].size+0 S4 A8])
        (reg/v:SI 88 [ sz ])) "cmodules/fbgc_math.c":71:35 67 {*movsi_internal}
     (nil))
(debug_insn 121 120 122 14 (debug_marker) "cmodules/fbgc_math.c":72:4 -1
     (nil))
(insn 122 121 123 14 (set (reg/f:DI 89 [ _20 ])
        (mem/f:DI (reg/v/f:DI 130 [ arg ]) [3 *arg_5(D)+0 S8 A64])) "cmodules/fbgc_math.c":72:39 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 130 [ arg ])
        (nil)))
(debug_insn 123 122 124 14 (var_location:DI D#38 (plus:DI (reg/f:DI 89 [ _20 ])
        (const_int 17 [0x11]))) "cmodules/fbgc_math.c":72:26 -1
     (nil))
(debug_insn 124 123 125 14 (var_location:DI tp_content (debug_expr:DI D#38)) "cmodules/fbgc_math.c":72:26 -1
     (nil))
(debug_insn 125 124 126 14 (debug_marker) "cmodules/fbgc_math.c":72:67 -1
     (nil))
(debug_insn 126 125 127 14 (debug_marker) "cmodules/fbgc_math.c":74:4 -1
     (nil))
(debug_insn 127 126 128 14 (debug_marker) "cmodules/fbgc_math.c":74:8 -1
     (nil))
(debug_insn 128 127 129 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 129 128 130 14 (debug_marker) "cmodules/fbgc_math.c":74:22 -1
     (nil))
(insn 130 129 131 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 88 [ sz ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":74:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 131 130 132 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 336)
            (pc))) "cmodules/fbgc_math.c":74:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 336)
;;  succ:       15 [89.0% (guessed)]  count:73239503 (estimated locally) (FALLTHRU)
;;              29 [11.0% (guessed)]  count:9052073 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129

;; basic block 15, loop depth 0, count 73239503 (estimated locally), maybe hot
;;  prev block 14, next block 16, flags: (RTL)
;;  pred:       14 [89.0% (guessed)]  count:73239503 (estimated locally) (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89
;; lr  def 	 17 [flags] 94 124 171 173
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 89 129
;; live  gen 	 94 124 171 173
;; live  kill	 17 [flags]
(note 132 131 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 5 15 (parallel [
            (set (reg:DI 124 [ ivtmp.110 ])
                (plus:DI (reg/f:DI 89 [ _20 ])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 89 [ _20 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 5 133 370 15 (set (reg/v:SI 94 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":74:15 67 {*movsi_internal}
     (nil))
(insn 370 5 137 15 (set (reg:DI 171)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>)
                    ] UNSPEC_GOTPCREL)) [11  S8 A8])) -1
     (nil))
(insn 137 370 168 15 (set (reg/f:DI 173)
        (symbol_ref:DI ("c_cos") [flags 0x3]  <function_decl 0x7f213dfa5e00 c_cos>)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
;;  succ:       16 [always]  count:73239503 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173

;; basic block 16, loop depth 0, count 663665780 (estimated locally), maybe hot
;;  prev block 15, next block 17, flags: (RTL)
;;  pred:       15 [always]  count:73239503 (estimated locally) (FALLTHRU)
;;              18 [89.0% (guessed)]  count:590426281 (estimated locally) (DFS_BACK)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u118(6){ }u119(7){ }u120(16){ }u121(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 124 171 173
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 92 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 92 184
;; live  kill	
(code_label 168 137 134 16 116 (nil) [1 uses])
(note 134 168 135 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 16 (var_location:SI i (reg/v:SI 94 [ i ])) -1
     (nil))
(debug_insn 136 135 380 16 (debug_marker) "cmodules/fbgc_math.c":76:5 -1
     (nil))
(insn 380 136 139 16 (set (reg:DI 2 cx)
        (reg/f:DI 173)) "cmodules/fbgc_math.c":76:35 -1
     (nil))
(insn 139 380 140 16 (set (reg:DI 1 dx)
        (reg:DI 171)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (expr_list:REG_EQUAL (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>)
        (nil)))
(insn 140 139 141 16 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "cmodules/fbgc_math.c":76:35 67 {*movsi_internal}
     (nil))
(insn 141 140 142 16 (set (reg:DI 5 di)
        (reg:DI 124 [ ivtmp.110 ])) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (nil))
(call_insn 142 141 394 16 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>) [0 one_arg_math S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":76:35 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("one_arg_math") [flags 0x3]  <function_decl 0x7f213dfac000 one_arg_math>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 394 142 143 16 (set (reg:DI 184)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":76:35 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 143 394 144 16 (set (reg/v/f:DI 92 [ result ])
        (reg:DI 184)) "cmodules/fbgc_math.c":76:35 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 184)
        (nil)))
(debug_insn 144 143 145 16 (var_location:DI result (reg/v/f:DI 92 [ result ])) "cmodules/fbgc_math.c":76:35 -1
     (nil))
(debug_insn 145 144 146 16 (debug_marker) "cmodules/fbgc_math.c":77:5 -1
     (nil))
(insn 146 145 147 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 92 [ result ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":77:5 8 {*cmpdi_ccno_1}
     (nil))
(jump_insn 147 146 148 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) "cmodules/fbgc_math.c":77:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1073312332 (nil)))
 -> 156)
;;  succ:       18 [100.0% (guessed)]  count:663400314 (estimated locally)
;;              17 [0.0% (guessed)]  count:265466 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173

;; basic block 17, loop depth 0, count 265465 (estimated locally)
;;  prev block 16, next block 18, flags: (RTL)
;;  pred:       16 [0.0% (guessed)]  count:265466 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u135(6){ }u136(7){ }u137(16){ }u138(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	
(note 148 147 149 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 17 (debug_marker) "cmodules/fbgc_math.c":77:5 -1
     (nil))
(insn 150 149 151 17 (set (reg:DI 2 cx)
        (symbol_ref:DI ("__PRETTY_FUNCTION__.5776") [flags 0x2]  <var_decl 0x7f213dfa6990 __PRETTY_FUNCTION__>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(insn 151 150 152 17 (set (reg:SI 1 dx)
        (const_int 77 [0x4d])) "cmodules/fbgc_math.c":77:5 67 {*movsi_internal}
     (nil))
(insn 152 151 153 17 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f213e0b5900 *.LC9>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(insn 153 152 154 17 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7f213e0b5990 *.LC10>)) "cmodules/fbgc_math.c":77:5 66 {*movdi_internal}
     (nil))
(call_insn 154 153 156 17 (call (mem:QI (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x7f213e2a1c00 __assert_fail>) [0 __assert_fail S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":77:5 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("__assert_fail") [flags 0x41]  <function_decl 0x7f213e2a1c00 __assert_fail>)
                        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                            (expr_list:REG_NORETURN (const_int 0 [0])
                                (expr_list:REG_EH_REGION (const_int 0 [0])
                                    (nil)))))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 7 [sp] 16 [argp] 19 [frame]

;; basic block 18, loop depth 0, count 663400315 (estimated locally), maybe hot
;;  prev block 17, next block 19, flags: (RTL)
;;  pred:       16 [100.0% (guessed)]  count:663400314 (estimated locally)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u144(6){ }u145(7){ }u146(16){ }u147(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 94 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 92 94 124 129 171 173
;; live  gen 	 1 [dx] 4 [si] 5 [di] 17 [flags] 94 124
;; live  kill	 17 [flags]
(code_label 156 154 157 18 115 (nil) [1 uses])
(note 157 156 158 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 158 157 159 18 (debug_marker) "cmodules/fbgc_math.c":78:5 -1
     (nil))
(insn 159 158 160 18 (set (reg:SI 1 dx)
        (reg/v:SI 94 [ i ])) "cmodules/fbgc_math.c":78:5 67 {*movsi_internal}
     (nil))
(insn 160 159 161 18 (set (reg:DI 4 si)
        (reg/v/f:DI 92 [ result ])) "cmodules/fbgc_math.c":78:5 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ result ])
        (nil)))
(insn 161 160 162 18 (set (reg:DI 5 di)
        (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":78:5 66 {*movdi_internal}
     (nil))
(call_insn 162 161 163 18 (call (mem:QI (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fee00 set_object_in_fbgc_tuple_object>) [0 set_object_in_fbgc_tuple_object S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_math.c":78:5 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f213e3fee00 set_object_in_fbgc_tuple_object>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(debug_insn 163 162 164 18 (debug_marker) "cmodules/fbgc_math.c":74:31 -1
     (nil))
(insn 164 163 165 18 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":74:31 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 165 164 166 18 (var_location:SI i (reg/v:SI 94 [ i ])) -1
     (nil))
(debug_insn 166 165 167 18 (debug_marker) "cmodules/fbgc_math.c":74:22 -1
     (nil))
(insn 167 166 169 18 (parallel [
            (set (reg:DI 124 [ ivtmp.110 ])
                (plus:DI (reg:DI 124 [ ivtmp.110 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 169 167 170 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 88 [ sz ])
            (reg/v:SI 94 [ i ]))) "cmodules/fbgc_math.c":74:4 11 {*cmpsi_1}
     (nil))
(jump_insn 170 169 174 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 168)
            (pc))) "cmodules/fbgc_math.c":74:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 168)
;;  succ:       16 [89.0% (guessed)]  count:590426281 (estimated locally) (DFS_BACK)
;;              29 [11.0% (guessed)]  count:72974034 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 88 94 124 129 171 173

;; basic block 19, loop depth 0, count 82291576 (estimated locally), maybe hot
;;  prev block 18, next block 20, flags: (RTL)
;;  pred:       3 [20.0% (adjusted)]  count:82291575 (estimated locally)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u161(6){ }u162(7){ }u163(16){ }u164(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 99 118 119 129 141 142 143 172 185
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 99 118 119 129 141 142 143 172 185
;; live  kill	 17 [flags]
(code_label 174 170 175 19 109 (nil) [1 uses])
(note 175 174 176 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 176 175 177 19 (debug_marker) "cmodules/fbgc_math.c":84:4 -1
     (nil))
(debug_insn 177 176 178 19 (var_location:DI m (reg/f:DI 82 [ _10 ])) "cmodules/fbgc_math.c":84:32 -1
     (nil))
(debug_insn 178 177 179 19 (debug_marker) "cmodules/fbgc_math.c":85:4 -1
     (nil))
(insn 179 178 180 19 (set (reg:SI 141 [ MEM[(struct fbgc_matrix_object *)_10].column ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 180 179 181 19 (set (reg:SI 142 [ MEM[(struct fbgc_matrix_object *)_10].row ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 181 180 182 19 (set (reg:SI 143 [ MEM[(struct fbgc_matrix_object *)_10].sub_type ])
        (zero_extend:SI (mem:QI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_10].sub_type+0 S1 A8]))) "cmodules/fbgc_math.c":85:33 119 {*zero_extendqisi2}
     (nil))
(insn 182 181 183 19 (set (reg:SI 2 cx)
        (const_int 10 [0xa])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (nil))
(insn 183 182 184 19 (set (reg:SI 1 dx)
        (reg:SI 141 [ MEM[(struct fbgc_matrix_object *)_10].column ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 141 [ MEM[(struct fbgc_matrix_object *)_10].column ])
        (nil)))
(insn 184 183 185 19 (set (reg:SI 4 si)
        (reg:SI 142 [ MEM[(struct fbgc_matrix_object *)_10].row ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 142 [ MEM[(struct fbgc_matrix_object *)_10].row ])
        (nil)))
(insn 185 184 186 19 (set (reg:SI 5 di)
        (reg:SI 143 [ MEM[(struct fbgc_matrix_object *)_10].sub_type ])) "cmodules/fbgc_math.c":85:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 143 [ MEM[(struct fbgc_matrix_object *)_10].sub_type ])
        (nil)))
(call_insn 186 185 395 19 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>) [0 new_fbgc_matrix_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":85:33 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f213e3fe100 new_fbgc_matrix_object>)
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 395 186 187 19 (set (reg:DI 185)
        (reg:DI 0 ax)) "cmodules/fbgc_math.c":85:33 -1
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 187 395 188 19 (set (reg/v/f:DI 129 [ <retval> ])
        (reg:DI 185)) "cmodules/fbgc_math.c":85:33 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 185)
        (nil)))
(debug_insn 188 187 189 19 (var_location:DI res_m (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":85:33 -1
     (nil))
(debug_insn 189 188 190 19 (debug_marker) "cmodules/fbgc_math.c":87:4 -1
     (nil))
(insn 190 189 191 19 (set (reg:SI 119 [ prephitmp_106 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])) "cmodules/fbgc_math.c":87:17 67 {*movsi_internal}
     (nil))
(insn 191 190 192 19 (set (reg:SI 172 [ _125 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":87:24 67 {*movsi_internal}
     (nil))
(insn 192 191 193 19 (parallel [
            (set (reg/v:SI 99 [ rc ])
                (mult:SI (reg:SI 119 [ prephitmp_106 ])
                    (reg:SI 172 [ _125 ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":87:11 317 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 193 192 194 19 (var_location:SI rc (reg/v:SI 99 [ rc ])) "cmodules/fbgc_math.c":87:11 -1
     (nil))
(debug_insn 194 193 195 19 (debug_marker) "cmodules/fbgc_math.c":89:4 -1
     (nil))
(debug_insn 195 194 196 19 (debug_marker) "cmodules/fbgc_math.c":91:4 -1
     (nil))
(debug_insn 196 195 197 19 (debug_marker) "cmodules/fbgc_math.c":91:8 -1
     (nil))
(debug_insn 197 196 198 19 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 198 197 7 19 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 7 198 199 19 (set (reg/v:SI 118 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":91:15 67 {*movsi_internal}
     (nil))
(insn 199 7 200 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 119 [ prephitmp_106 ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":91:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 200 199 377 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 377)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 377)
;;  succ:       20 [89.0% (guessed)]  count:73239503 (estimated locally)
;;              29 [11.0% (guessed)]  count:9052073 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172

;; basic block 20, loop depth 0, count 73239503 (estimated locally), maybe hot
;;  prev block 19, next block 21, flags: (RTL)
;;  pred:       19 [89.0% (guessed)]  count:73239503 (estimated locally)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u186(6){ }u187(7){ }u188(16){ }u189(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 17 [flags] 174
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172
;; live  gen 	 174
;; live  kill	 17 [flags]
(code_label 377 200 376 20 129 (nil) [1 uses])
(note 376 377 206 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 206 376 297 20 (parallel [
            (set (reg/f:DI 174 [ pretmp_137 ])
                (plus:DI (reg/v/f:DI 129 [ <retval> ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       27 [always]  count:73239503 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

;; basic block 21, loop depth 0, count 592574083 (estimated locally), maybe hot
;;  prev block 20, next block 22, flags: (RTL)
;;  pred:       27 [99.8% (guessed)]  count:599636349 (estimated locally)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u191(6){ }u192(7){ }u193(16){ }u194(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 17 [flags] 90 120
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; live  gen 	 90 120
;; live  kill	 17 [flags]
(code_label 297 206 204 21 123 (nil) [1 uses])
(note 204 297 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 6 21 (parallel [
            (set (reg/f:DI 120 [ pretmp_111 ])
                (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) 191 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 6 205 277 21 (set (reg/v:SI 90 [ j ])
        (const_int 0 [0])) "cmodules/fbgc_math.c":92:16 67 {*movsi_internal}
     (nil))
;;  succ:       22 [always]  count:592574083 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174

;; basic block 22, loop depth 0, count 5387037060 (estimated locally), maybe hot
;;  prev block 21, next block 23, flags: (RTL, MODIFIED)
;;  pred:       21 [always]  count:592574083 (estimated locally) (FALLTHRU)
;;              24 [89.0% (guessed)]  count:3164345581 (estimated locally) (FALLTHRU,DFS_BACK)
;;              23 [89.0% (guessed)]  count:1630117415 (estimated locally) (DFS_BACK)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u196(6){ }u197(7){ }u198(16){ }u199(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 118 120 172 174
;; lr  def 	 17 [flags] 101 105 107 121 144 145 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  gen 	 17 [flags] 101 105 107 121 144 145 146
;; live  kill	 17 [flags]
(code_label 277 6 207 22 122 (nil) [1 uses])
(note 207 277 208 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 209 22 (var_location:SI j (reg/v:SI 90 [ j ])) -1
     (nil))
(debug_insn 209 208 210 22 (debug_marker) "cmodules/fbgc_math.c":93:6 -1
     (nil))
(insn 210 209 211 22 (parallel [
            (set (reg:SI 144)
                (mult:SI (reg:SI 172 [ _125 ])
                    (reg/v:SI 118 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":93:23 317 {*mulsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 211 210 212 22 (parallel [
            (set (reg/v:SI 101 [ index ])
                (plus:SI (reg:SI 144)
                    (reg/v:SI 90 [ j ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":93:13 190 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 212 211 213 22 (var_location:SI index (reg/v:SI 101 [ index ])) "cmodules/fbgc_math.c":93:13 -1
     (nil))
(debug_insn 213 212 214 22 (debug_marker) "cmodules/fbgc_math.c":94:6 -1
     (nil))
(debug_insn 214 213 215 22 (var_location:SI c_index (plus:SI (reg/v:SI 99 [ rc ])
        (reg/v:SI 101 [ index ]))) "cmodules/fbgc_math.c":94:13 -1
     (nil))
(debug_insn 215 214 216 22 (debug_marker) "cmodules/fbgc_math.c":96:6 -1
     (nil))
(insn 216 215 217 22 (set (reg:DI 145 [ index ])
        (zero_extend:DI (reg/v:SI 101 [ index ]))) "cmodules/fbgc_math.c":96:46 114 {*zero_extendsidi2}
     (nil))
(insn 217 216 218 22 (parallel [
            (set (reg:DI 146)
                (ashift:DI (reg:DI 145 [ index ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":96:46 520 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 145 [ index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(note 218 217 219 22 NOTE_INSN_DELETED)
(insn 219 218 220 22 (set (reg:DF 107 [ _48 ])
        (mem:DF (plus:DI (plus:DI (reg/f:DI 120 [ pretmp_111 ])
                    (reg:DI 146))
                (const_int 4 [0x4])) [2 *_47+0 S8 A64])) "cmodules/fbgc_math.c":96:15 111 {*movdf_internal}
     (nil))
(debug_insn 220 219 221 22 (var_location:DF z$real (reg:DF 107 [ _48 ])) "cmodules/fbgc_math.c":96:13 -1
     (nil))
(debug_insn 221 220 222 22 (debug_marker) "cmodules/fbgc_math.c":97:6 -1
     (nil))
(insn 222 221 223 22 (set (reg/f:DI 121 [ _121 ])
        (plus:DI (plus:DI (reg/f:DI 174 [ pretmp_137 ])
                (reg:DI 146))
            (const_int 4 [0x4]))) 187 {*leadi}
     (expr_list:REG_DEAD (reg:DI 146)
        (nil)))
(insn 223 222 224 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (reg/f:DI 82 [ _10 ])
                    (const_int 9 [0x9])) [0 MEM[(struct fbgc_matrix_object *)_10].sub_type+0 S1 A8])
            (const_int 5 [0x5]))) "cmodules/fbgc_math.c":97:8 9 {*cmpqi_1}
     (nil))
(jump_insn 224 223 225 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) "cmodules/fbgc_math.c":97:8 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 261)
;;  succ:       23 [34.0% (guessed)]  count:1831592620 (estimated locally) (FALLTHRU)
;;              24 [66.0% (guessed)]  count:3555444440 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 172 174

;; basic block 23, loop depth 0, count 1831592600 (estimated locally), maybe hot
;;  prev block 22, next block 24, flags: (RTL, MODIFIED)
;;  pred:       22 [34.0% (guessed)]  count:1831592620 (estimated locally) (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u218(6){ }u219(7){ }u220(16){ }u221(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 120 121 174
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 147 148 149 153 154 155 172 186 187
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 101 107 118 120 121 129 174
;; live  gen 	 17 [flags] 20 [xmm0] 21 [xmm1] 90 147 148 149 153 154 155 172 186 187
;; live  kill	 17 [flags]
(note 225 224 226 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 226 225 227 23 (debug_marker) "cmodules/fbgc_math.c":98:7 -1
     (nil))
(note 227 226 228 23 NOTE_INSN_DELETED)
(insn 228 227 229 23 (set (reg:DI 148 [ c_index ])
        (zero_extend:DI (plus:SI (reg/v:SI 99 [ rc ])
                (reg/v:SI 101 [ index ])))) "cmodules/fbgc_math.c":98:47 187 {*leadi}
     (expr_list:REG_DEAD (reg/v:SI 101 [ index ])
        (nil)))
(insn 229 228 232 23 (parallel [
            (set (reg:DI 149)
                (ashift:DI (reg:DI 148 [ c_index ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":98:47 520 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 148 [ c_index ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 232 229 237 23 (debug_marker) "cmodules/fbgc_math.c":99:7 -1
     (nil))
(note 237 232 238 23 NOTE_INSN_DELETED)
(insn 238 237 239 23 (set (reg:DF 20 xmm0)
        (reg:DF 107 [ _48 ])) "cmodules/fbgc_math.c":99:36 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 107 [ _48 ])
        (nil)))
(insn 239 238 240 23 (set (reg:DF 21 xmm1)
        (mem:DF (plus:DI (plus:DI (reg/f:DI 120 [ pretmp_111 ])
                    (reg:DI 149))
                (const_int 4 [0x4])) [2 *_53+0 S8 A64])) "cmodules/fbgc_math.c":99:36 111 {*movdf_internal}
     (nil))
(call_insn 240 239 396 23 (set (parallel:TI [
                (expr_list:REG_DEP_TRUE (reg:DF 20 xmm0)
                    (const_int 0 [0]))
                (expr_list:REG_DEP_TRUE (reg:DF 21 xmm1)
                    (const_int 8 [0x8]))
            ])
        (call (mem:QI (symbol_ref:DI ("c_cos") [flags 0x3]  <function_decl 0x7f213dfa5e00 c_cos>) [0 c_cos S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":99:36 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("c_cos") [flags 0x3]  <function_decl 0x7f213dfa5e00 c_cos>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (use (reg:DF 21 xmm1))
        (expr_list (use (reg:DF 20 xmm0))
            (nil))))
(insn 396 240 241 23 (set (reg:DF 186)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":99:36 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 241 396 397 23 NOTE_INSN_DELETED)
(insn 397 241 242 23 (set (reg:DF 187)
        (reg:DF 21 xmm1)) "cmodules/fbgc_math.c":99:36 -1
     (expr_list:REG_DEAD (reg:DF 21 xmm1)
        (nil)))
(note 242 397 246 23 NOTE_INSN_DELETED)
(debug_insn 246 242 247 23 (debug_marker) "cmodules/fbgc_math.c":100:7 -1
     (nil))
(insn 247 246 248 23 (set (mem:DF (reg/f:DI 121 [ _121 ]) [2 MEM[(double *)_121]+0 S8 A64])
        (reg:DF 186)) "cmodules/fbgc_math.c":100:50 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 186)
        (expr_list:REG_DEAD (reg/f:DI 121 [ _121 ])
            (nil))))
(debug_insn 248 247 249 23 (debug_marker) "cmodules/fbgc_math.c":101:7 -1
     (nil))
(insn 249 248 251 23 (set (mem:DF (plus:DI (plus:DI (reg/f:DI 174 [ pretmp_137 ])
                    (reg:DI 149))
                (const_int 4 [0x4])) [2 *_58+0 S8 A64])
        (reg:DF 187)) "cmodules/fbgc_math.c":101:52 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 187)
        (expr_list:REG_DEAD (reg:DI 149)
            (nil))))
(debug_insn 251 249 252 23 (debug_marker) "cmodules/fbgc_math.c":92:36 -1
     (nil))
(insn 252 251 253 23 (parallel [
            (set (reg/v:SI 90 [ j ])
                (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":92:36 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 253 252 254 23 (var_location:SI j (reg/v:SI 90 [ j ])) -1
     (nil))
(debug_insn 254 253 255 23 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 255 254 256 23 (set (reg:SI 172 [ _125 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 14 [0xe])) [5 MEM[(struct fbgc_matrix_object *)_10].column+0 S4 A8])) "cmodules/fbgc_math.c":92:26 67 {*movsi_internal}
     (nil))
(insn 256 255 257 23 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ j ])
            (reg:SI 172 [ _125 ]))) "cmodules/fbgc_math.c":92:5 11 {*cmpsi_1}
     (nil))
(jump_insn 257 256 261 23 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 277)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 277)
;;  succ:       22 [89.0% (guessed)]  count:1630117415 (estimated locally) (DFS_BACK)
;;              25 [11.0% (guessed)]  count:201475185 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174

;; basic block 24, loop depth 0, count 3555444471 (estimated locally), maybe hot
;;  prev block 23, next block 25, flags: (RTL, MODIFIED)
;;  pred:       22 [66.0% (guessed)]  count:3555444440 (estimated locally)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u247(6){ }u248(7){ }u249(16){ }u250(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 107 118 120 121 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 90 107 121 172
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 90 117 188
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 107 118 120 121 129 172 174
;; live  gen 	 17 [flags] 20 [xmm0] 90 117 188
;; live  kill	 17 [flags]
(code_label 261 257 262 24 119 (nil) [1 uses])
(note 262 261 263 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 24 (debug_marker) "cmodules/fbgc_math.c":103:11 -1
     (nil))
(insn 264 263 265 24 (set (reg:DF 20 xmm0)
        (reg:DF 107 [ _48 ])) "cmodules/fbgc_math.c":103:57 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 107 [ _48 ])
        (nil)))
(call_insn/u 265 264 398 24 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>) [0 __builtin_cos S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":103:57 677 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("cos") [flags 0x41]  <function_decl 0x7f213e47d900 cos>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
(insn 398 265 266 24 (set (reg:DF 188)
        (reg:DF 20 xmm0)) "cmodules/fbgc_math.c":103:57 -1
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(note 266 398 267 24 NOTE_INSN_DELETED)
(insn 267 266 268 24 (set (mem:DF (reg/f:DI 121 [ _121 ]) [2 MEM[(double *)_121]+0 S8 A64])
        (reg:DF 188)) "cmodules/fbgc_math.c":103:54 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 188)
        (expr_list:REG_DEAD (reg/f:DI 121 [ _121 ])
            (nil))))
(debug_insn 268 267 269 24 (debug_marker) "cmodules/fbgc_math.c":92:36 -1
     (nil))
(insn 269 268 270 24 (parallel [
            (set (reg/v:SI 90 [ j ])
                (plus:SI (reg/v:SI 90 [ j ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":92:36 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 270 269 271 24 (var_location:SI j (reg/v:SI 90 [ j ])) -1
     (nil))
(debug_insn 271 270 273 24 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 273 271 274 24 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 172 [ _125 ])
            (reg/v:SI 90 [ j ]))) "cmodules/fbgc_math.c":92:5 11 {*cmpsi_1}
     (nil))
(jump_insn 274 273 280 24 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 280)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 280)
;;  succ:       22 [89.0% (guessed)]  count:3164345581 (estimated locally) (FALLTHRU,DFS_BACK)
;;              25 [11.0% (guessed)]  count:391098890 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 90 99 118 120 129 172 174

;; basic block 25, loop depth 0, count 592574075 (estimated locally), maybe hot
;;  prev block 24, next block 26, flags: (RTL)
;;  pred:       24 [11.0% (guessed)]  count:391098890 (estimated locally) (LOOP_EXIT)
;;              23 [11.0% (guessed)]  count:201475185 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u262(6){ }u263(7){ }u264(16){ }u265(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 119
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 129 172 174
;; live  gen 	 119
;; live  kill	
(code_label 280 274 281 25 121 (nil) [1 uses])
(note 281 280 282 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 282 281 305 25 (set (reg:SI 119 [ prephitmp_106 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _10 ])
                (const_int 10 [0xa])) [5 MEM[(struct fbgc_matrix_object *)_10].row+0 S4 A8])) 67 {*movsi_internal}
     (nil))
;;  succ:       26 [always]  count:592574075 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

;; basic block 26, loop depth 0, count 592574078 (estimated locally), maybe hot
;; Invalid sum of incoming counts 657757224 (estimated locally), should be 592574078 (estimated locally)
;;  prev block 25, next block 27, flags: (RTL)
;;  pred:       25 [always]  count:592574075 (estimated locally) (FALLTHRU)
;;              28 [89.0% (guessed)]  count:65183149 (estimated locally)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 118 119
;; lr  def 	 17 [flags] 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  gen 	 17 [flags] 118
;; live  kill	 17 [flags]
(code_label 305 282 283 26 124 (nil) [1 uses])
(note 283 305 284 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 284 283 285 26 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 285 284 286 26 (var_location:SI j (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 286 285 287 26 (debug_marker) "cmodules/fbgc_math.c":91:32 -1
     (nil))
(insn 287 286 288 26 (parallel [
            (set (reg/v:SI 118 [ i ])
                (plus:SI (reg/v:SI 118 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":91:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 288 287 289 26 (var_location:SI i (reg/v:SI 118 [ i ])) -1
     (nil))
(debug_insn 289 288 290 26 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 290 289 291 26 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 118 [ i ])
            (reg:SI 119 [ prephitmp_106 ]))) "cmodules/fbgc_math.c":91:4 11 {*cmpsi_1}
     (nil))
(jump_insn 291 290 292 26 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 336)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 336)
;;  succ:       27 [89.0% (guessed)]  count:527390930 (estimated locally) (FALLTHRU,DFS_BACK)
;;              29 [11.0% (guessed)]  count:65183148 (estimated locally) (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

;; basic block 27, loop depth 0, count 600630427 (estimated locally), maybe hot
;;  prev block 26, next block 28, flags: (RTL)
;;  pred:       20 [always]  count:73239503 (estimated locally) (FALLTHRU)
;;              26 [89.0% (guessed)]  count:527390930 (estimated locally) (FALLTHRU,DFS_BACK)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u276(6){ }u277(7){ }u278(16){ }u279(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 172
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 292 291 293 27 117 (nil) [0 uses])
(note 293 292 294 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 294 293 295 27 (var_location:SI i (reg/v:SI 118 [ i ])) -1
     (nil))
(debug_insn 295 294 296 27 (var_location:SI j (const_int 0 [0])) -1
     (nil))
(debug_insn 296 295 298 27 (debug_marker) "cmodules/fbgc_math.c":92:23 -1
     (nil))
(insn 298 296 299 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 172 [ _125 ])
            (const_int 0 [0]))) "cmodules/fbgc_math.c":92:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 299 298 300 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) "cmodules/fbgc_math.c":92:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1071964724 (nil)))
 -> 297)
;;  succ:       21 [99.8% (guessed)]  count:599636349 (estimated locally)
;;              28 [0.2% (guessed)]  count:994078 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

;; basic block 28, loop depth 0, count 73239493 (estimated locally), maybe hot
;; Invalid sum of incoming counts 994078 (estimated locally), should be 73239493 (estimated locally)
;;  prev block 27, next block 29, flags: (RTL)
;;  pred:       27 [0.2% (guessed)]  count:994078 (estimated locally) (FALLTHRU)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u283(6){ }u284(7){ }u285(16){ }u286(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 118 119
;; lr  def 	 17 [flags] 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  gen 	 17 [flags] 118
;; live  kill	 17 [flags]
(note 300 299 301 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 301 300 302 28 (debug_marker) "cmodules/fbgc_math.c":91:32 -1
     (nil))
(insn 302 301 303 28 (parallel [
            (set (reg/v:SI 118 [ i ])
                (plus:SI (reg/v:SI 118 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_math.c":91:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 303 302 304 28 (var_location:SI i (reg/v:SI 118 [ i ])) -1
     (nil))
(debug_insn 304 303 306 28 (debug_marker) "cmodules/fbgc_math.c":91:22 -1
     (nil))
(insn 306 304 307 28 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 119 [ prephitmp_106 ])
            (reg/v:SI 118 [ i ]))) "cmodules/fbgc_math.c":91:4 11 {*cmpsi_1}
     (nil))
(jump_insn 307 306 336 28 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 305)
            (pc))) "cmodules/fbgc_math.c":91:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 305)
;;  succ:       26 [89.0% (guessed)]  count:65183149 (estimated locally)
;;              29 [11.0% (guessed)]  count:8056344 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 99 118 119 129 172 174

;; basic block 29, loop depth 0, count 908893201 (estimated locally), maybe hot
;; Invalid sum of incoming counts 1274633540 (estimated locally), should be 908893201 (estimated locally)
;;  prev block 28, next block 1, flags: (RTL)
;;  pred:       2 [61.7% (guessed)]  count:662283960 (estimated locally)
;;              6 [55.6% (adjusted)]  count:228587706 (estimated locally) (FALLTHRU)
;;              8 [20.0% (adjusted)]  count:82291578 (estimated locally) (FALLTHRU)
;;              10 [33.3% (adjusted)]  count:137152624 (estimated locally) (FALLTHRU)
;;              14 [11.0% (guessed)]  count:9052073 (estimated locally)
;;              18 [11.0% (guessed)]  count:72974034 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              28 [11.0% (guessed)]  count:8056344 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              19 [11.0% (guessed)]  count:9052073 (estimated locally) (FALLTHRU)
;;              26 [11.0% (guessed)]  count:65183148 (estimated locally) (LOOP_EXIT)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u292(6){ }u293(7){ }u294(16){ }u295(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 129
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 336 307 339 29 107 (nil) [3 uses])
(note 339 336 337 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 337 339 338 29 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 129 [ <retval> ])) "cmodules/fbgc_math.c":121:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 129 [ <retval> ])
        (nil)))
(insn 338 337 0 29 (use (reg/i:DI 0 ax)) "cmodules/fbgc_math.c":121:1 -1
     (nil))
;;  succ:       EXIT [always]  count:908893201 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Combiner totals: 392 attempts, 270 substitutions (141 requiring new space),
;; 33 successes.
