<DOC>
<DOCNO>
EP-0007923
</DOCNO>
<TEXT>
<DATE>
19800220
</DATE>
<IPC-CLASSIFICATIONS>
H01L-29/73 H01L-21/31 H01L-27/082 H01L-29/06 <main>H01L-21/31</main> H01L-21/8226 H01L-21/265 H01L-21/033 H01L-21/331 H01L-29/02 H01L-29/66 H01L-21/8222 H01L-21/02 H01L-29/08 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
process for manufacturing a twice diffused lateral transistor and a complemtary vertical transistor integrated therewith.
</TITLE>
<APPLICANT>
ibm us<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
bergeron david leo<sep>putney zimri congdon<sep>stephens geoffrey brownell<sep>bergeron, david leo<sep>putney, zimri congdon<sep>stephens, geoffrey brownell<sep>bergeron, david leo7606 wedgewood drivemanassas virginia 22110us<sep>putney, zimri congdon5102 gunpowder roadfairfax virginia 22030us<sep>stephens, geoffrey brownell10 mercer courtcatlett virginia 22019us<sep>bergeron, david leo  <sep>putney, zimri congdon<sep>stephens, geoffrey brownell<sep>bergeron, david leo7606 wedgewood drivemanassas virginia 22110us<sep>putney, zimri congdon5102 gunpowder roadfairfax virginia 22030us<sep>stephens, geoffrey brownell10 mercer courtcatlett virginia 22019us<sep>
</INVENTOR>
<ABSTRACT>
In a method for producing a doubledif-based, lateral transistor, in a first method step in a silicon di oxide (12) and silicon nitride (14) applied to the surface of a semi-conductor body (18), all masks (18, 20, 22) for the Minimum dimensions Send connection zones defined. By using SELEK TIVER lock masks, the various zones of the transistor structure are produced by ion implantation via various combinations of this mask window. In this way, a lateral transistor is obtained with a vertically aligned, by the p-doped collector zone (44) to the underlying N-epitaxial layer (4) and a buried n-doped zone (6), the sub-base zone, Extending n-doped base zone (36). The sub-base zone (6) serves to the low-impedance electrical connection of the base zone. Using the mask window (20) already used for introducing the base zone (36), the implantation of the emitter zone (62) takes place in the base zone. This double-diffused base-emitter structure enables compliance with an accurate base width. The optimum properties in width lateral PNP transistor can be integrated simultaneously with a vertical NPN transistor without additional compression steps in the same semiconductor body.
</ABSTRACT>
</TEXT>
</DOC>
