# Reading E:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do andgate_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/Year\ 3/Semester\ 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL\ 101/andgate {G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL 101/andgate/andgate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module andgate
# 
# Top level modules:
# 	andgate
# 
vlog -reportprogress 300 -work work {G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL 101/andgate/andgate_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module andgate_tb
# 
# Top level modules:
# 	andgate_tb
vsim work.andgate_tb
# vsim work.andgate_tb 
# Loading work.andgate_tb
# Loading work.andgate
# ** Error: (vsim-3063) G:/My Drive/Year 3/Semester 2/ADD/rtl-design-and-verification/05_EC3102_Advanced_Digital_Design/HDL 101/andgate/andgate_tb.v(7): Port 'y' not found in the connected module (3rd connection).
# 
#         Region: /andgate_tb/my_gate
# Error loading design
