# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../009_at24c02.srcs/sources_1/new/e2prom.v" \
"../../../../009_at24c02.srcs/sources_1/new/i2c.v" \
"../../../../009_at24c02.srcs/sources_1/new/smg.v" \
"../../../../009_at24c02.srcs/sources_1/new/top.v" \
"../../../../009_at24c02.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
