[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/NegParam/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NegParam/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<313> s<312> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<51> c<2> s<23> l<1:1> el<1:14>
n<> u<7> t<Data_type_or_implicit> p<17> s<16> l<2:13> el<2:13>
n<dram_base_addr_gp> u<8> t<StringConst> p<15> s<14> l<2:13> el<2:30>
n<40'h00_8000_0000> u<9> t<IntConst> p<10> l<2:41> el<2:57>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:41> el<2:57>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:41> el<2:57>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:41> el<2:57>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:41> el<2:57>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:41> el<2:57>
n<> u<15> t<Param_assignment> p<16> c<8> l<2:13> el<2:57>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<2:13> el<2:57>
n<> u<17> t<Local_parameter_declaration> p<18> c<7> l<2:2> el<2:57>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:2> el<2:58>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:2> el<2:58>
n<> u<20> t<Module_common_item> p<21> c<19> l<2:2> el<2:58>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:2> el<2:58>
n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:2> el<2:58>
n<> u<23> t<Module_item> p<51> c<22> s<49> l<2:2> el<2:58>
n<bp_proc_param_s> u<24> t<StringConst> p<25> l<4:13> el<4:28>
n<> u<25> t<Data_type> p<26> c<24> l<4:13> el<4:28>
n<> u<26> t<Data_type_or_implicit> p<43> c<25> s<42> l<4:13> el<4:28>
n<bp_default_cfg_p> u<27> t<StringConst> p<41> s<40> l<4:29> el<4:45>
n<boot_pc> u<28> t<StringConst> p<29> l<6:7> el<6:14>
n<> u<29> t<Structure_pattern_key> p<34> c<28> s<33> l<6:7> el<6:14>
n<dram_base_addr_gp> u<30> t<StringConst> p<31> l<6:23> el<6:40>
n<> u<31> t<Primary_literal> p<32> c<30> l<6:23> el<6:40>
n<> u<32> t<Primary> p<33> c<31> l<6:23> el<6:40>
n<> u<33> t<Expression> p<34> c<32> l<6:23> el<6:40>
n<> u<34> t<Assignment_pattern> p<35> c<29> l<5:5> el<7:6>
n<> u<35> t<Assignment_pattern_expression> p<36> c<34> l<5:5> el<7:6>
n<> u<36> t<Constant_assignment_pattern_expression> p<37> c<35> l<5:5> el<7:6>
n<> u<37> t<Constant_primary> p<38> c<36> l<5:5> el<7:6>
n<> u<38> t<Constant_expression> p<39> c<37> l<5:5> el<7:6>
n<> u<39> t<Constant_mintypmax_expression> p<40> c<38> l<5:5> el<7:6>
n<> u<40> t<Constant_param_expression> p<41> c<39> l<5:5> el<7:6>
n<> u<41> t<Param_assignment> p<42> c<27> l<4:29> el<7:6>
n<> u<42> t<List_of_param_assignments> p<43> c<41> l<4:29> el<7:6>
n<> u<43> t<Local_parameter_declaration> p<44> c<26> l<4:2> el<7:6>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<4:2> el<7:7>
n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<4:2> el<7:7>
n<> u<46> t<Module_common_item> p<47> c<45> l<4:2> el<7:7>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<4:2> el<7:7>
n<> u<48> t<Non_port_module_item> p<49> c<47> l<4:2> el<7:7>
n<> u<49> t<Module_item> p<51> c<48> s<50> l<4:2> el<7:7>
n<> u<50> t<Endmodule> p<51> l<9:1> el<9:10>
n<> u<51> t<Module_declaration> p<52> c<6> l<1:1> el<9:10>
n<> u<52> t<Description> p<312> c<51> s<311> l<1:1> el<9:10>
n<module> u<53> t<Module_keyword> p<100> s<54> l<11:1> el<11:7>
n<prim_packer> u<54> t<StringConst> p<100> s<97> l<11:8> el<11:19>
n<> u<55> t<IntegerAtomType_Int> p<56> l<12:13> el<12:16>
n<> u<56> t<Data_type> p<57> c<55> l<12:13> el<12:16>
n<> u<57> t<Data_type_or_implicit> p<67> c<56> s<66> l<12:13> el<12:16>
n<InW> u<58> t<StringConst> p<65> s<64> l<12:17> el<12:20>
n<32> u<59> t<IntConst> p<60> l<12:24> el<12:26>
n<> u<60> t<Primary_literal> p<61> c<59> l<12:24> el<12:26>
n<> u<61> t<Constant_primary> p<62> c<60> l<12:24> el<12:26>
n<> u<62> t<Constant_expression> p<63> c<61> l<12:24> el<12:26>
n<> u<63> t<Constant_mintypmax_expression> p<64> c<62> l<12:24> el<12:26>
n<> u<64> t<Constant_param_expression> p<65> c<63> l<12:24> el<12:26>
n<> u<65> t<Param_assignment> p<66> c<58> l<12:17> el<12:26>
n<> u<66> t<List_of_param_assignments> p<67> c<65> l<12:17> el<12:26>
n<> u<67> t<Parameter_declaration> p<68> c<57> l<12:3> el<12:26>
n<> u<68> t<Parameter_port_declaration> p<97> c<67> s<82> l<12:3> el<12:26>
n<> u<69> t<IntegerAtomType_Int> p<70> l<13:13> el<13:16>
n<> u<70> t<Data_type> p<71> c<69> l<13:13> el<13:16>
n<> u<71> t<Data_type_or_implicit> p<81> c<70> s<80> l<13:13> el<13:16>
n<OutW> u<72> t<StringConst> p<79> s<78> l<13:17> el<13:21>
n<32> u<73> t<IntConst> p<74> l<13:24> el<13:26>
n<> u<74> t<Primary_literal> p<75> c<73> l<13:24> el<13:26>
n<> u<75> t<Constant_primary> p<76> c<74> l<13:24> el<13:26>
n<> u<76> t<Constant_expression> p<77> c<75> l<13:24> el<13:26>
n<> u<77> t<Constant_mintypmax_expression> p<78> c<76> l<13:24> el<13:26>
n<> u<78> t<Constant_param_expression> p<79> c<77> l<13:24> el<13:26>
n<> u<79> t<Param_assignment> p<80> c<72> l<13:17> el<13:26>
n<> u<80> t<List_of_param_assignments> p<81> c<79> l<13:17> el<13:26>
n<> u<81> t<Parameter_declaration> p<82> c<71> l<13:3> el<13:26>
n<> u<82> t<Parameter_port_declaration> p<97> c<81> s<96> l<13:3> el<13:26>
n<> u<83> t<IntegerAtomType_Int> p<84> l<14:13> el<14:16>
n<> u<84> t<Data_type> p<85> c<83> l<14:13> el<14:16>
n<> u<85> t<Data_type_or_implicit> p<95> c<84> s<94> l<14:13> el<14:16>
n<HintByteData> u<86> t<StringConst> p<93> s<92> l<14:17> el<14:29>
n<0> u<87> t<IntConst> p<88> l<14:32> el<14:33>
n<> u<88> t<Primary_literal> p<89> c<87> l<14:32> el<14:33>
n<> u<89> t<Constant_primary> p<90> c<88> l<14:32> el<14:33>
n<> u<90> t<Constant_expression> p<91> c<89> l<14:32> el<14:33>
n<> u<91> t<Constant_mintypmax_expression> p<92> c<90> l<14:32> el<14:33>
n<> u<92> t<Constant_param_expression> p<93> c<91> l<14:32> el<14:33>
n<> u<93> t<Param_assignment> p<94> c<86> l<14:17> el<14:33>
n<> u<94> t<List_of_param_assignments> p<95> c<93> l<14:17> el<14:33>
n<> u<95> t<Parameter_declaration> p<96> c<85> l<14:3> el<14:33>
n<> u<96> t<Parameter_port_declaration> p<97> c<95> l<14:3> el<14:33>
n<> u<97> t<Parameter_port_list> p<100> c<68> s<99> l<11:20> el<15:2>
n<> u<98> t<Port> p<99> l<16:1> el<15:5>
n<> u<99> t<List_of_ports> p<100> c<98> l<15:3> el<16:2>
n<> u<100> t<Module_nonansi_header> p<310> c<53> s<125> l<11:1> el<16:3>
n<> u<101> t<IntegerAtomType_Int> p<102> l<18:14> el<18:17>
n<> u<102> t<Data_type> p<103> c<101> l<18:14> el<18:17>
n<> u<103> t<Data_type_or_implicit> p<119> c<102> s<118> l<18:14> el<18:17>
n<Width> u<104> t<StringConst> p<117> s<116> l<18:18> el<18:23>
n<InW> u<105> t<StringConst> p<106> l<18:26> el<18:29>
n<> u<106> t<Primary_literal> p<107> c<105> l<18:26> el<18:29>
n<> u<107> t<Constant_primary> p<108> c<106> l<18:26> el<18:29>
n<> u<108> t<Constant_expression> p<114> c<107> s<113> l<18:26> el<18:29>
n<OutW> u<109> t<StringConst> p<110> l<18:32> el<18:36>
n<> u<110> t<Primary_literal> p<111> c<109> l<18:32> el<18:36>
n<> u<111> t<Constant_primary> p<112> c<110> l<18:32> el<18:36>
n<> u<112> t<Constant_expression> p<114> c<111> l<18:32> el<18:36>
n<> u<113> t<BinOp_Plus> p<114> s<112> l<18:30> el<18:31>
n<> u<114> t<Constant_expression> p<115> c<108> l<18:26> el<18:36>
n<> u<115> t<Constant_mintypmax_expression> p<116> c<114> l<18:26> el<18:36>
n<> u<116> t<Constant_param_expression> p<117> c<115> l<18:26> el<18:36>
n<> u<117> t<Param_assignment> p<118> c<104> l<18:18> el<18:36>
n<> u<118> t<List_of_param_assignments> p<119> c<117> l<18:18> el<18:36>
n<> u<119> t<Local_parameter_declaration> p<120> c<103> l<18:3> el<18:36>
n<> u<120> t<Package_or_generate_item_declaration> p<121> c<119> l<18:3> el<18:37>
n<> u<121> t<Module_or_generate_item_declaration> p<122> c<120> l<18:3> el<18:37>
n<> u<122> t<Module_common_item> p<123> c<121> l<18:3> el<18:37>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<18:3> el<18:37>
n<> u<124> t<Non_port_module_item> p<125> c<123> l<18:3> el<18:37>
n<> u<125> t<Module_item> p<310> c<124> s<150> l<18:3> el<18:37>
n<> u<126> t<IntegerAtomType_Int> p<127> l<19:14> el<19:17>
n<> u<127> t<Data_type> p<128> c<126> l<19:14> el<19:17>
n<> u<128> t<Data_type_or_implicit> p<144> c<127> s<143> l<19:14> el<19:17>
n<ConcatW> u<129> t<StringConst> p<142> s<141> l<19:18> el<19:25>
n<Width> u<130> t<StringConst> p<131> l<19:28> el<19:33>
n<> u<131> t<Primary_literal> p<132> c<130> l<19:28> el<19:33>
n<> u<132> t<Constant_primary> p<133> c<131> l<19:28> el<19:33>
n<> u<133> t<Constant_expression> p<139> c<132> s<138> l<19:28> el<19:33>
n<InW> u<134> t<StringConst> p<135> l<19:36> el<19:39>
n<> u<135> t<Primary_literal> p<136> c<134> l<19:36> el<19:39>
n<> u<136> t<Constant_primary> p<137> c<135> l<19:36> el<19:39>
n<> u<137> t<Constant_expression> p<139> c<136> l<19:36> el<19:39>
n<> u<138> t<BinOp_Plus> p<139> s<137> l<19:34> el<19:35>
n<> u<139> t<Constant_expression> p<140> c<133> l<19:28> el<19:39>
n<> u<140> t<Constant_mintypmax_expression> p<141> c<139> l<19:28> el<19:39>
n<> u<141> t<Constant_param_expression> p<142> c<140> l<19:28> el<19:39>
n<> u<142> t<Param_assignment> p<143> c<129> l<19:18> el<19:39>
n<> u<143> t<List_of_param_assignments> p<144> c<142> l<19:18> el<19:39>
n<> u<144> t<Local_parameter_declaration> p<145> c<128> l<19:3> el<19:39>
n<> u<145> t<Package_or_generate_item_declaration> p<146> c<144> l<19:3> el<19:40>
n<> u<146> t<Module_or_generate_item_declaration> p<147> c<145> l<19:3> el<19:40>
n<> u<147> t<Module_common_item> p<148> c<146> l<19:3> el<19:40>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<19:3> el<19:40>
n<> u<149> t<Non_port_module_item> p<150> c<148> l<19:3> el<19:40>
n<> u<150> t<Module_item> p<310> c<149> s<181> l<19:3> el<19:40>
n<> u<151> t<IntegerAtomType_Int> p<152> l<20:14> el<20:17>
n<> u<152> t<Data_type> p<153> c<151> l<20:14> el<20:17>
n<> u<153> t<Data_type_or_implicit> p<175> c<152> s<174> l<20:14> el<20:17>
n<PtrW> u<154> t<StringConst> p<173> s<172> l<20:18> el<20:22>
n<> u<155> t<Dollar_keyword> p<168> s<156> l<20:25> el<20:26>
n<clog2> u<156> t<StringConst> p<168> s<167> l<20:26> el<20:31>
n<ConcatW> u<157> t<StringConst> p<158> l<20:32> el<20:39>
n<> u<158> t<Primary_literal> p<159> c<157> l<20:32> el<20:39>
n<> u<159> t<Primary> p<160> c<158> l<20:32> el<20:39>
n<> u<160> t<Expression> p<166> c<159> s<165> l<20:32> el<20:39>
n<1> u<161> t<IntConst> p<162> l<20:40> el<20:41>
n<> u<162> t<Primary_literal> p<163> c<161> l<20:40> el<20:41>
n<> u<163> t<Primary> p<164> c<162> l<20:40> el<20:41>
n<> u<164> t<Expression> p<166> c<163> l<20:40> el<20:41>
n<> u<165> t<BinOp_Plus> p<166> s<164> l<20:39> el<20:40>
n<> u<166> t<Expression> p<167> c<160> l<20:32> el<20:41>
n<> u<167> t<List_of_arguments> p<168> c<166> l<20:32> el<20:41>
n<> u<168> t<Subroutine_call> p<169> c<155> l<20:25> el<20:42>
n<> u<169> t<Constant_primary> p<170> c<168> l<20:25> el<20:42>
n<> u<170> t<Constant_expression> p<171> c<169> l<20:25> el<20:42>
n<> u<171> t<Constant_mintypmax_expression> p<172> c<170> l<20:25> el<20:42>
n<> u<172> t<Constant_param_expression> p<173> c<171> l<20:25> el<20:42>
n<> u<173> t<Param_assignment> p<174> c<154> l<20:18> el<20:42>
n<> u<174> t<List_of_param_assignments> p<175> c<173> l<20:18> el<20:42>
n<> u<175> t<Local_parameter_declaration> p<176> c<153> l<20:3> el<20:42>
n<> u<176> t<Package_or_generate_item_declaration> p<177> c<175> l<20:3> el<20:43>
n<> u<177> t<Module_or_generate_item_declaration> p<178> c<176> l<20:3> el<20:43>
n<> u<178> t<Module_common_item> p<179> c<177> l<20:3> el<20:43>
n<> u<179> t<Module_or_generate_item> p<180> c<178> l<20:3> el<20:43>
n<> u<180> t<Non_port_module_item> p<181> c<179> l<20:3> el<20:43>
n<> u<181> t<Module_item> p<310> c<180> s<219> l<20:3> el<20:43>
n<> u<182> t<IntegerAtomType_Int> p<183> l<21:14> el<21:17>
n<> u<183> t<Data_type> p<184> c<182> l<21:14> el<21:17>
n<> u<184> t<Data_type_or_implicit> p<213> c<183> s<212> l<21:14> el<21:17>
n<IdxW> u<185> t<StringConst> p<211> s<210> l<21:18> el<21:22>
n<> u<186> t<Dollar_keyword> p<193> s<187> l<21:25> el<21:26>
n<clog2> u<187> t<StringConst> p<193> s<192> l<21:26> el<21:31>
n<InW> u<188> t<StringConst> p<189> l<21:32> el<21:35>
n<> u<189> t<Primary_literal> p<190> c<188> l<21:32> el<21:35>
n<> u<190> t<Primary> p<191> c<189> l<21:32> el<21:35>
n<> u<191> t<Expression> p<192> c<190> l<21:32> el<21:35>
n<> u<192> t<List_of_arguments> p<193> c<191> l<21:32> el<21:35>
n<> u<193> t<Subroutine_call> p<194> c<186> l<21:25> el<21:36>
n<> u<194> t<Constant_primary> p<195> c<193> l<21:25> el<21:36>
n<> u<195> t<Constant_expression> p<208> c<194> s<207> l<21:25> el<21:36>
n<> u<196> t<Dollar_keyword> p<203> s<197> l<21:41> el<21:42>
n<clog2> u<197> t<StringConst> p<203> s<202> l<21:42> el<21:47>
n<InW> u<198> t<StringConst> p<199> l<21:48> el<21:51>
n<> u<199> t<Primary_literal> p<200> c<198> l<21:48> el<21:51>
n<> u<200> t<Primary> p<201> c<199> l<21:48> el<21:51>
n<> u<201> t<Expression> p<202> c<200> l<21:48> el<21:51>
n<> u<202> t<List_of_arguments> p<203> c<201> l<21:48> el<21:51>
n<> u<203> t<Subroutine_call> p<204> c<196> l<21:41> el<21:52>
n<> u<204> t<Constant_primary> p<206> c<203> l<21:41> el<21:52>
n<> u<205> t<Unary_ReductNor> p<206> s<204> l<21:39> el<21:41>
n<> u<206> t<Constant_expression> p<208> c<205> l<21:39> el<21:52>
n<> u<207> t<BinOp_Plus> p<208> s<206> l<21:37> el<21:38>
n<> u<208> t<Constant_expression> p<209> c<195> l<21:25> el<21:52>
n<> u<209> t<Constant_mintypmax_expression> p<210> c<208> l<21:25> el<21:52>
n<> u<210> t<Constant_param_expression> p<211> c<209> l<21:25> el<21:52>
n<> u<211> t<Param_assignment> p<212> c<185> l<21:18> el<21:52>
n<> u<212> t<List_of_param_assignments> p<213> c<211> l<21:18> el<21:52>
n<> u<213> t<Local_parameter_declaration> p<214> c<184> l<21:3> el<21:52>
n<> u<214> t<Package_or_generate_item_declaration> p<215> c<213> l<21:3> el<21:53>
n<> u<215> t<Module_or_generate_item_declaration> p<216> c<214> l<21:3> el<21:53>
n<> u<216> t<Module_common_item> p<217> c<215> l<21:3> el<21:53>
n<> u<217> t<Module_or_generate_item> p<218> c<216> l<21:3> el<21:53>
n<> u<218> t<Non_port_module_item> p<219> c<217> l<21:3> el<21:53>
n<> u<219> t<Module_item> p<310> c<218> s<250> l<21:3> el<21:53>
n<> u<220> t<IntVec_TypeLogic> p<237> s<236> l<22:3> el<22:8>
n<PtrW> u<221> t<StringConst> p<222> l<22:10> el<22:14>
n<> u<222> t<Primary_literal> p<223> c<221> l<22:10> el<22:14>
n<> u<223> t<Constant_primary> p<224> c<222> l<22:10> el<22:14>
n<> u<224> t<Constant_expression> p<230> c<223> s<229> l<22:10> el<22:14>
n<1> u<225> t<IntConst> p<226> l<22:15> el<22:16>
n<> u<226> t<Primary_literal> p<227> c<225> l<22:15> el<22:16>
n<> u<227> t<Constant_primary> p<228> c<226> l<22:15> el<22:16>
n<> u<228> t<Constant_expression> p<230> c<227> l<22:15> el<22:16>
n<> u<229> t<BinOp_Minus> p<230> s<228> l<22:14> el<22:15>
n<> u<230> t<Constant_expression> p<235> c<224> s<234> l<22:10> el<22:16>
n<0> u<231> t<IntConst> p<232> l<22:17> el<22:18>
n<> u<232> t<Primary_literal> p<233> c<231> l<22:17> el<22:18>
n<> u<233> t<Constant_primary> p<234> c<232> l<22:17> el<22:18>
n<> u<234> t<Constant_expression> p<235> c<233> l<22:17> el<22:18>
n<> u<235> t<Constant_range> p<236> c<230> l<22:10> el<22:18>
n<> u<236> t<Packed_dimension> p<237> c<235> l<22:9> el<22:19>
n<> u<237> t<Data_type> p<243> c<220> s<242> l<22:3> el<22:19>
n<pos> u<238> t<StringConst> p<239> l<22:29> el<22:32>
n<> u<239> t<Variable_decl_assignment> p<242> c<238> s<241> l<22:29> el<22:32>
n<pos_next> u<240> t<StringConst> p<241> l<22:34> el<22:42>
n<> u<241> t<Variable_decl_assignment> p<242> c<240> l<22:34> el<22:42>
n<> u<242> t<List_of_variable_decl_assignments> p<243> c<239> l<22:29> el<22:42>
n<> u<243> t<Variable_declaration> p<244> c<237> l<22:3> el<22:43>
n<> u<244> t<Data_declaration> p<245> c<243> l<22:3> el<22:43>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> l<22:3> el<22:43>
n<> u<246> t<Module_or_generate_item_declaration> p<247> c<245> l<22:3> el<22:43>
n<> u<247> t<Module_common_item> p<248> c<246> l<22:3> el<22:43>
n<> u<248> t<Module_or_generate_item> p<249> c<247> l<22:3> el<22:43>
n<> u<249> t<Non_port_module_item> p<250> c<248> l<22:3> el<22:43>
n<> u<250> t<Module_item> p<310> c<249> s<279> l<22:3> el<22:43>
n<> u<251> t<IntVec_TypeLogic> p<268> s<267> l<23:3> el<23:8>
n<IdxW> u<252> t<StringConst> p<253> l<23:10> el<23:14>
n<> u<253> t<Primary_literal> p<254> c<252> l<23:10> el<23:14>
n<> u<254> t<Constant_primary> p<255> c<253> l<23:10> el<23:14>
n<> u<255> t<Constant_expression> p<261> c<254> s<260> l<23:10> el<23:14>
n<1> u<256> t<IntConst> p<257> l<23:15> el<23:16>
n<> u<257> t<Primary_literal> p<258> c<256> l<23:15> el<23:16>
n<> u<258> t<Constant_primary> p<259> c<257> l<23:15> el<23:16>
n<> u<259> t<Constant_expression> p<261> c<258> l<23:15> el<23:16>
n<> u<260> t<BinOp_Minus> p<261> s<259> l<23:14> el<23:15>
n<> u<261> t<Constant_expression> p<266> c<255> s<265> l<23:10> el<23:16>
n<0> u<262> t<IntConst> p<263> l<23:17> el<23:18>
n<> u<263> t<Primary_literal> p<264> c<262> l<23:17> el<23:18>
n<> u<264> t<Constant_primary> p<265> c<263> l<23:17> el<23:18>
n<> u<265> t<Constant_expression> p<266> c<264> l<23:17> el<23:18>
n<> u<266> t<Constant_range> p<267> c<261> l<23:10> el<23:18>
n<> u<267> t<Packed_dimension> p<268> c<266> l<23:9> el<23:19>
n<> u<268> t<Data_type> p<272> c<251> s<271> l<23:3> el<23:19>
n<lod_idx> u<269> t<StringConst> p<270> l<23:29> el<23:36>
n<> u<270> t<Variable_decl_assignment> p<271> c<269> l<23:29> el<23:36>
n<> u<271> t<List_of_variable_decl_assignments> p<272> c<270> l<23:29> el<23:36>
n<> u<272> t<Variable_declaration> p<273> c<268> l<23:3> el<23:37>
n<> u<273> t<Data_declaration> p<274> c<272> l<23:3> el<23:37>
n<> u<274> t<Package_or_generate_item_declaration> p<275> c<273> l<23:3> el<23:37>
n<> u<275> t<Module_or_generate_item_declaration> p<276> c<274> l<23:3> el<23:37>
n<> u<276> t<Module_common_item> p<277> c<275> l<23:3> el<23:37>
n<> u<277> t<Module_or_generate_item> p<278> c<276> l<23:3> el<23:37>
n<> u<278> t<Non_port_module_item> p<279> c<277> l<23:3> el<23:37>
n<> u<279> t<Module_item> p<310> c<278> s<308> l<23:3> el<23:37>
n<IdxW> u<280> t<StringConst> p<281> l<25:7> el<25:11>
n<> u<281> t<Primary_literal> p<282> c<280> l<25:7> el<25:11>
n<> u<282> t<Constant_primary> p<283> c<281> l<25:7> el<25:11>
n<> u<283> t<Constant_expression> p<289> c<282> s<288> l<25:7> el<25:11>
n<5> u<284> t<IntConst> p<285> l<25:15> el<25:16>
n<> u<285> t<Primary_literal> p<286> c<284> l<25:15> el<25:16>
n<> u<286> t<Constant_primary> p<287> c<285> l<25:15> el<25:16>
n<> u<287> t<Constant_expression> p<289> c<286> l<25:15> el<25:16>
n<> u<288> t<BinOp_Not> p<289> s<287> l<25:12> el<25:14>
n<> u<289> t<Constant_expression> p<303> c<283> s<301> l<25:7> el<25:16>
n<BAD> u<290> t<StringConst> p<296> s<295> l<26:5> el<26:8>
n<bad> u<291> t<StringConst> p<292> l<26:9> el<26:12>
n<> u<292> t<Name_of_instance> p<295> c<291> s<294> l<26:9> el<26:12>
n<> u<293> t<Ordered_port_connection> p<294> l<26:13> el<26:13>
n<> u<294> t<List_of_port_connections> p<295> c<293> l<26:13> el<26:13>
n<> u<295> t<Hierarchical_instance> p<296> c<292> l<26:9> el<26:14>
n<> u<296> t<Module_instantiation> p<297> c<290> l<26:5> el<26:15>
n<> u<297> t<Module_or_generate_item> p<298> c<296> l<26:5> el<26:15>
n<> u<298> t<Generate_item> p<300> c<297> s<299> l<26:5> el<26:15>
n<> u<299> t<End> p<300> l<28:3> el<28:6>
n<> u<300> t<Generate_begin_end_block> p<301> c<298> l<25:18> el<28:6>
n<> u<301> t<Generate_item> p<303> c<300> l<25:18> el<28:6>
n<> u<302> t<IF> p<303> s<289> l<25:3> el<25:5>
n<> u<303> t<If_generate_construct> p<304> c<302> l<25:3> el<28:6>
n<> u<304> t<Conditional_generate_construct> p<305> c<303> l<25:3> el<28:6>
n<> u<305> t<Module_common_item> p<306> c<304> l<25:3> el<28:6>
n<> u<306> t<Module_or_generate_item> p<307> c<305> l<25:3> el<28:6>
n<> u<307> t<Non_port_module_item> p<308> c<306> l<25:3> el<28:6>
n<> u<308> t<Module_item> p<310> c<307> s<309> l<25:3> el<28:6>
n<> u<309> t<Endmodule> p<310> l<31:1> el<31:10>
n<> u<310> t<Module_declaration> p<311> c<100> l<11:1> el<31:10>
n<> u<311> t<Description> p<312> c<310> l<11:1> el<31:10>
n<> u<312> t<Source_text> p<313> c<52> l<1:1> el<31:10>
n<> u<313> t<Top_level_rule> c<1> l<1:1> el<32:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NegParam/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/NegParam/dut.sv:11:1: No timescale set for "prim_packer".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/NegParam/dut.sv:11:1: Compile module "work@prim_packer".

[INF:CP0303] ${SURELOG_DIR}/tests/NegParam/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/NegParam/dut.sv:1:1: Top level module "work@top".

[NTE:EL0503] ${SURELOG_DIR}/tests/NegParam/dut.sv:11:1: Top level module "work@prim_packer".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              69
design                                                 1
gen_if                                                 1
int_typespec                                          21
logic_net                                              3
logic_typespec                                         5
logic_var                                              3
module_inst                                            9
operation                                             24
param_assign                                          18
parameter                                             19
range                                                  9
ref_module                                             1
ref_obj                                               12
ref_typespec                                          72
string_typespec                                        2
sys_func_call                                          3
tagged_pattern                                         4
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              69
design                                                 1
gen_if                                                 1
int_typespec                                          21
logic_net                                              3
logic_typespec                                         5
logic_var                                              3
module_inst                                            9
operation                                             24
param_assign                                          18
parameter                                             19
range                                                  9
ref_module                                             1
ref_obj                                               12
ref_typespec                                          72
string_typespec                                        2
sys_func_call                                          3
tagged_pattern                                         4
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NegParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NegParam/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/NegParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@prim_packer
  |vpiParameter:
  \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.InW)
      |vpiParent:
      \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
      |vpiFullName:work@prim_packer.InW
      |vpiActual:
      \_int_typespec: , line:12:13, endln:12:16
    |vpiSigned:1
    |vpiName:InW
    |vpiFullName:work@prim_packer.InW
  |vpiParameter:
  \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.OutW)
      |vpiParent:
      \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
      |vpiFullName:work@prim_packer.OutW
      |vpiActual:
      \_int_typespec: , line:13:13, endln:13:16
    |vpiSigned:1
    |vpiName:OutW
    |vpiFullName:work@prim_packer.OutW
  |vpiParameter:
  \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.HintByteData)
      |vpiParent:
      \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
      |vpiFullName:work@prim_packer.HintByteData
      |vpiActual:
      \_int_typespec: , line:14:13, endln:14:16
    |vpiSigned:1
    |vpiName:HintByteData
    |vpiFullName:work@prim_packer.HintByteData
  |vpiParameter:
  \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.Width)
      |vpiParent:
      \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
      |vpiFullName:work@prim_packer.Width
      |vpiActual:
      \_int_typespec: , line:18:14, endln:18:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:Width
    |vpiFullName:work@prim_packer.Width
  |vpiParameter:
  \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.ConcatW)
      |vpiParent:
      \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
      |vpiFullName:work@prim_packer.ConcatW
      |vpiActual:
      \_int_typespec: , line:19:14, endln:19:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ConcatW
    |vpiFullName:work@prim_packer.ConcatW
  |vpiParameter:
  \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.PtrW)
      |vpiParent:
      \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
      |vpiFullName:work@prim_packer.PtrW
      |vpiActual:
      \_int_typespec: , line:20:14, endln:20:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:PtrW
    |vpiFullName:work@prim_packer.PtrW
  |vpiParameter:
  \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.IdxW)
      |vpiParent:
      \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
      |vpiFullName:work@prim_packer.IdxW
      |vpiActual:
      \_int_typespec: , line:21:14, endln:21:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:IdxW
    |vpiFullName:work@prim_packer.IdxW
  |vpiParamAssign:
  \_param_assign: , line:12:17, endln:12:26
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:12:24, endln:12:26
      |vpiParent:
      \_param_assign: , line:12:17, endln:12:26
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:12:24, endln:12:26
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:12:13, endln:12:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
  |vpiParamAssign:
  \_param_assign: , line:13:17, endln:13:26
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:13:24, endln:13:26
      |vpiParent:
      \_param_assign: , line:13:17, endln:13:26
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:13:24, endln:13:26
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:13:13, endln:13:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
  |vpiParamAssign:
  \_param_assign: , line:14:17, endln:14:33
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:14:32, endln:14:33
      |vpiParent:
      \_param_assign: , line:14:17, endln:14:33
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:14:32, endln:14:33
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:14:13, endln:14:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
  |vpiParamAssign:
  \_param_assign: , line:18:18, endln:18:36
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_operation: , line:18:26, endln:18:36
      |vpiParent:
      \_param_assign: , line:18:18, endln:18:36
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@prim_packer.InW), line:18:26, endln:18:29
        |vpiParent:
        \_operation: , line:18:26, endln:18:36
        |vpiName:InW
        |vpiFullName:work@prim_packer.InW
      |vpiOperand:
      \_ref_obj: (work@prim_packer.OutW), line:18:32, endln:18:36
        |vpiParent:
        \_operation: , line:18:26, endln:18:36
        |vpiName:OutW
        |vpiFullName:work@prim_packer.OutW
    |vpiLhs:
    \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
  |vpiParamAssign:
  \_param_assign: , line:19:18, endln:19:39
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_operation: , line:19:28, endln:19:39
      |vpiParent:
      \_param_assign: , line:19:18, endln:19:39
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@prim_packer.Width), line:19:28, endln:19:33
        |vpiParent:
        \_operation: , line:19:28, endln:19:39
        |vpiName:Width
        |vpiFullName:work@prim_packer.Width
      |vpiOperand:
      \_ref_obj: (work@prim_packer.InW), line:19:36, endln:19:39
        |vpiParent:
        \_operation: , line:19:28, endln:19:39
        |vpiName:InW
        |vpiFullName:work@prim_packer.InW
    |vpiLhs:
    \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
  |vpiParamAssign:
  \_param_assign: , line:20:18, endln:20:42
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_sys_func_call: ($clog2), line:20:25, endln:20:42
      |vpiParent:
      \_param_assign: , line:20:18, endln:20:42
      |vpiArgument:
      \_operation: , line:20:32, endln:20:41
        |vpiParent:
        \_sys_func_call: ($clog2), line:20:25, endln:20:42
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@prim_packer.ConcatW), line:20:32, endln:20:39
          |vpiParent:
          \_operation: , line:20:32, endln:20:41
          |vpiName:ConcatW
          |vpiFullName:work@prim_packer.ConcatW
        |vpiOperand:
        \_constant: , line:20:40, endln:20:41
          |vpiParent:
          \_operation: , line:20:32, endln:20:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
  |vpiParamAssign:
  \_param_assign: , line:21:18, endln:21:52
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_operation: , line:21:25, endln:21:52
      |vpiParent:
      \_param_assign: , line:21:18, endln:21:52
      |vpiOpType:24
      |vpiOperand:
      \_sys_func_call: ($clog2), line:21:25, endln:21:36
        |vpiParent:
        \_operation: , line:21:25, endln:21:52
        |vpiArgument:
        \_ref_obj: (work@prim_packer.InW), line:21:32, endln:21:35
          |vpiParent:
          \_sys_func_call: ($clog2), line:21:25, endln:21:36
          |vpiName:InW
          |vpiFullName:work@prim_packer.InW
        |vpiName:$clog2
      |vpiOperand:
      \_operation: , line:21:39, endln:21:52
        |vpiParent:
        \_operation: , line:21:25, endln:21:52
        |vpiOpType:8
        |vpiOperand:
        \_sys_func_call: ($clog2), line:21:41, endln:21:52
          |vpiParent:
          \_operation: , line:21:39, endln:21:52
          |vpiArgument:
          \_ref_obj: (work@prim_packer.InW), line:21:48, endln:21:51
            |vpiParent:
            \_sys_func_call: ($clog2), line:21:41, endln:21:52
            |vpiName:InW
            |vpiFullName:work@prim_packer.InW
          |vpiName:$clog2
    |vpiLhs:
    \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
  |vpiDefName:work@prim_packer
  |vpiNet:
  \_logic_net: (work@prim_packer.pos), line:22:29, endln:22:32
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.pos)
      |vpiParent:
      \_logic_net: (work@prim_packer.pos), line:22:29, endln:22:32
      |vpiFullName:work@prim_packer.pos
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:19
    |vpiName:pos
    |vpiFullName:work@prim_packer.pos
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@prim_packer.pos_next), line:22:34, endln:22:42
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.pos_next)
      |vpiParent:
      \_logic_net: (work@prim_packer.pos_next), line:22:34, endln:22:42
      |vpiFullName:work@prim_packer.pos_next
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:19
    |vpiName:pos_next
    |vpiFullName:work@prim_packer.pos_next
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@prim_packer.lod_idx), line:23:29, endln:23:36
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.lod_idx)
      |vpiParent:
      \_logic_net: (work@prim_packer.lod_idx), line:23:29, endln:23:36
      |vpiFullName:work@prim_packer.lod_idx
      |vpiActual:
      \_logic_typespec: , line:23:3, endln:23:19
    |vpiName:lod_idx
    |vpiFullName:work@prim_packer.lod_idx
    |vpiNetType:36
  |vpiGenStmt:
  \_gen_if: , line:25:3, endln:25:5
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiCondition:
    \_operation: , line:25:7, endln:25:16
      |vpiParent:
      \_gen_if: , line:25:3, endln:25:5
      |vpiOpType:15
      |vpiOperand:
      \_ref_obj: (work@prim_packer.IdxW), line:25:7, endln:25:11
        |vpiParent:
        \_operation: , line:25:7, endln:25:16
        |vpiName:IdxW
        |vpiFullName:work@prim_packer.IdxW
      |vpiOperand:
      \_constant: , line:25:15, endln:25:16
        |vpiParent:
        \_operation: , line:25:7, endln:25:16
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@prim_packer)
      |vpiParent:
      \_gen_if: , line:25:3, endln:25:5
      |vpiFullName:work@prim_packer
      |vpiStmt:
      \_ref_module: work@BAD (bad), line:26:9, endln:26:12
        |vpiParent:
        \_begin: (work@prim_packer)
        |vpiName:bad
        |vpiDefName:work@BAD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |HEX:0080000000
    |vpiTypespec:
    \_ref_typespec: (work@top.dram_base_addr_gp)
      |vpiParent:
      \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:30
      |vpiFullName:work@top.dram_base_addr_gp
      |vpiActual:
      \_int_typespec: , line:2:2, endln:2:57
    |vpiLocalParam:1
    |vpiName:dram_base_addr_gp
    |vpiFullName:work@top.dram_base_addr_gp
  |vpiParameter:
  \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@top.bp_default_cfg_p)
      |vpiParent:
      \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
      |vpiFullName:work@top.bp_default_cfg_p
      |vpiActual:
      \_unsupported_typespec: (bp_proc_param_s), line:4:13, endln:4:28
    |vpiLocalParam:1
    |vpiName:bp_default_cfg_p
    |vpiFullName:work@top.bp_default_cfg_p
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:57
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_constant: , line:2:41, endln:2:57
      |vpiParent:
      \_param_assign: , line:2:13, endln:2:57
      |vpiDecompile:40'h00_8000_0000
      |vpiSize:40
      |HEX:0080000000
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:2:41, endln:2:57
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:2, endln:2:57
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:30
  |vpiParamAssign:
  \_param_assign: , line:4:29, endln:7:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_operation: , line:5:5, endln:7:6
      |vpiParent:
      \_param_assign: , line:4:29, endln:7:6
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:6:23, endln:6:40
        |vpiParent:
        \_operation: , line:5:5, endln:7:6
        |vpiPattern:
        \_constant: , line:2:41, endln:2:57
          |vpiParent:
          \_param_assign: , line:2:13, endln:2:57
          |vpiDecompile:40'h00_8000_0000
          |vpiSize:40
          |HEX:0080000000
          |vpiTypespec:
          \_ref_typespec: (work@top)
            |vpiParent:
            \_constant: , line:2:41, endln:2:57
            |vpiFullName:work@top
            |vpiActual:
            \_int_typespec: , line:2:2, endln:2:57
          |vpiConstType:5
        |vpiTypespec:
        \_ref_typespec: (work@top)
          |vpiParent:
          \_tagged_pattern: , line:6:23, endln:6:40
          |vpiFullName:work@top
          |vpiActual:
          \_string_typespec: (boot_pc), line:6:7, endln:6:14
    |vpiLhs:
    \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
  |vpiDefName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |HEX:0080000000
    |vpiTypespec:
    \_ref_typespec: (work@top.dram_base_addr_gp)
      |vpiParent:
      \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:30
      |vpiFullName:work@top.dram_base_addr_gp
      |vpiActual:
      \_int_typespec: , line:2:2, endln:2:57
    |vpiLocalParam:1
    |vpiName:dram_base_addr_gp
    |vpiFullName:work@top.dram_base_addr_gp
  |vpiParameter:
  \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@top.bp_default_cfg_p)
      |vpiParent:
      \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
      |vpiFullName:work@top.bp_default_cfg_p
      |vpiActual:
      \_unsupported_typespec: (bp_proc_param_s), line:4:13, endln:4:28
    |vpiLocalParam:1
    |vpiName:bp_default_cfg_p
    |vpiFullName:work@top.bp_default_cfg_p
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:57
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_constant: , line:2:41, endln:2:57
      |vpiParent:
      \_param_assign: , line:2:13, endln:2:57
      |vpiDecompile:40'h0080000000
      |vpiSize:40
      |HEX:0080000000
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:2:41, endln:2:57
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:2, endln:2:57
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.dram_base_addr_gp), line:2:13, endln:2:30
  |vpiParamAssign:
  \_param_assign: , line:4:29, endln:7:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_operation: , line:5:5, endln:7:6
      |vpiParent:
      \_param_assign: , line:4:29, endln:7:6
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:6:23, endln:6:40
        |vpiParent:
        \_operation: , line:5:5, endln:7:6
        |vpiPattern:
        \_constant: , line:6:23, endln:6:40
          |vpiParent:
          \_tagged_pattern: , line:6:23, endln:6:40
          |vpiDecompile:40'h0080000000
          |vpiSize:40
          |HEX:0080000000
          |vpiConstType:5
        |vpiTypespec:
        \_ref_typespec: (work@top)
          |vpiParent:
          \_tagged_pattern: , line:6:23, endln:6:40
          |vpiFullName:work@top
          |vpiActual:
          \_string_typespec: (boot_pc), line:6:7, endln:6:14
    |vpiLhs:
    \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
|uhdmtopModules:
\_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
  |vpiName:work@prim_packer
  |vpiVariables:
  \_logic_var: (work@prim_packer.pos), line:22:29, endln:22:32
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.pos)
      |vpiParent:
      \_logic_var: (work@prim_packer.pos), line:22:29, endln:22:32
      |vpiFullName:work@prim_packer.pos
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:19
    |vpiName:pos
    |vpiFullName:work@prim_packer.pos
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:22:9, endln:22:19
      |vpiParent:
      \_logic_var: (work@prim_packer.pos), line:22:29, endln:22:32
      |vpiLeftRange:
      \_constant: , line:22:10, endln:22:14
        |vpiParent:
        \_range: , line:22:9, endln:22:19
        |vpiDecompile:6
        |vpiSize:64
        |INT:6
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:22:17, endln:22:18
        |vpiParent:
        \_range: , line:22:9, endln:22:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@prim_packer.pos_next), line:22:34, endln:22:42
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.pos_next)
      |vpiParent:
      \_logic_var: (work@prim_packer.pos_next), line:22:34, endln:22:42
      |vpiFullName:work@prim_packer.pos_next
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:19
    |vpiName:pos_next
    |vpiFullName:work@prim_packer.pos_next
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:22:9, endln:22:19
      |vpiParent:
      \_logic_var: (work@prim_packer.pos_next), line:22:34, endln:22:42
      |vpiLeftRange:
      \_constant: , line:22:10, endln:22:14
        |vpiParent:
        \_range: , line:22:9, endln:22:19
        |vpiDecompile:6
        |vpiSize:64
        |INT:6
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:22:17, endln:22:18
        |vpiParent:
        \_range: , line:22:9, endln:22:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@prim_packer.lod_idx), line:23:29, endln:23:36
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.lod_idx)
      |vpiParent:
      \_logic_var: (work@prim_packer.lod_idx), line:23:29, endln:23:36
      |vpiFullName:work@prim_packer.lod_idx
      |vpiActual:
      \_logic_typespec: , line:23:3, endln:23:19
    |vpiName:lod_idx
    |vpiFullName:work@prim_packer.lod_idx
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:23:9, endln:23:19
      |vpiParent:
      \_logic_var: (work@prim_packer.lod_idx), line:23:29, endln:23:36
      |vpiLeftRange:
      \_constant: , line:23:10, endln:23:14
        |vpiParent:
        \_range: , line:23:9, endln:23:19
        |vpiDecompile:4
        |vpiSize:64
        |INT:4
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:23:17, endln:23:18
        |vpiParent:
        \_range: , line:23:9, endln:23:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.InW)
      |vpiParent:
      \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
      |vpiFullName:work@prim_packer.InW
      |vpiActual:
      \_int_typespec: , line:12:13, endln:12:16
    |vpiSigned:1
    |vpiName:InW
    |vpiFullName:work@prim_packer.InW
  |vpiParameter:
  \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.OutW)
      |vpiParent:
      \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
      |vpiFullName:work@prim_packer.OutW
      |vpiActual:
      \_int_typespec: , line:13:13, endln:13:16
    |vpiSigned:1
    |vpiName:OutW
    |vpiFullName:work@prim_packer.OutW
  |vpiParameter:
  \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.HintByteData)
      |vpiParent:
      \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
      |vpiFullName:work@prim_packer.HintByteData
      |vpiActual:
      \_int_typespec: , line:14:13, endln:14:16
    |vpiSigned:1
    |vpiName:HintByteData
    |vpiFullName:work@prim_packer.HintByteData
  |vpiParameter:
  \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.Width)
      |vpiParent:
      \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
      |vpiFullName:work@prim_packer.Width
      |vpiActual:
      \_int_typespec: , line:18:14, endln:18:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:Width
    |vpiFullName:work@prim_packer.Width
  |vpiParameter:
  \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.ConcatW)
      |vpiParent:
      \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
      |vpiFullName:work@prim_packer.ConcatW
      |vpiActual:
      \_int_typespec: , line:19:14, endln:19:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ConcatW
    |vpiFullName:work@prim_packer.ConcatW
  |vpiParameter:
  \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.PtrW)
      |vpiParent:
      \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
      |vpiFullName:work@prim_packer.PtrW
      |vpiActual:
      \_int_typespec: , line:20:14, endln:20:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:PtrW
    |vpiFullName:work@prim_packer.PtrW
  |vpiParameter:
  \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiTypespec:
    \_ref_typespec: (work@prim_packer.IdxW)
      |vpiParent:
      \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
      |vpiFullName:work@prim_packer.IdxW
      |vpiActual:
      \_int_typespec: , line:21:14, endln:21:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:IdxW
    |vpiFullName:work@prim_packer.IdxW
  |vpiParamAssign:
  \_param_assign: , line:12:17, endln:12:26
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:12:24, endln:12:26
      |vpiParent:
      \_param_assign: , line:12:17, endln:12:26
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:12:24, endln:12:26
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:12:13, endln:12:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
  |vpiParamAssign:
  \_param_assign: , line:13:17, endln:13:26
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:13:24, endln:13:26
      |vpiParent:
      \_param_assign: , line:13:17, endln:13:26
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:13:24, endln:13:26
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:13:13, endln:13:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
  |vpiParamAssign:
  \_param_assign: , line:14:17, endln:14:33
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:14:32, endln:14:33
      |vpiParent:
      \_param_assign: , line:14:17, endln:14:33
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:14:32, endln:14:33
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:14:13, endln:14:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
  |vpiParamAssign:
  \_param_assign: , line:18:18, endln:18:36
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:18:26, endln:18:36
      |vpiParent:
      \_param_assign: , line:18:18, endln:18:36
      |vpiDecompile:64
      |vpiSize:32
      |UINT:64
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:18:26, endln:18:36
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
  |vpiParamAssign:
  \_param_assign: , line:19:18, endln:19:39
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:19:28, endln:19:39
      |vpiParent:
      \_param_assign: , line:19:18, endln:19:39
      |vpiDecompile:96
      |vpiSize:32
      |UINT:96
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:19:28, endln:19:39
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:19:14, endln:19:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
  |vpiParamAssign:
  \_param_assign: , line:20:18, endln:20:42
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:20:25, endln:20:42
      |vpiParent:
      \_param_assign: , line:20:18, endln:20:42
      |vpiDecompile:7
      |vpiSize:32
      |UINT:7
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:20:25, endln:20:42
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:20:14, endln:20:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
  |vpiParamAssign:
  \_param_assign: , line:21:18, endln:21:52
    |vpiParent:
    \_module_inst: work@prim_packer (work@prim_packer), file:${SURELOG_DIR}/tests/NegParam/dut.sv, line:11:1, endln:31:10
    |vpiRhs:
    \_constant: , line:21:25, endln:21:52
      |vpiParent:
      \_param_assign: , line:21:18, endln:21:52
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_ref_typespec: (work@prim_packer)
        |vpiParent:
        \_constant: , line:21:25, endln:21:52
        |vpiFullName:work@prim_packer
        |vpiActual:
        \_int_typespec: , line:21:14, endln:21:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
  |vpiDefName:work@prim_packer
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_int_typespec: , line:12:13, endln:12:16
  |vpiParent:
  \_parameter: (work@prim_packer.InW), line:12:17, endln:12:20
  |vpiSigned:1
\_int_typespec: , line:13:13, endln:13:16
  |vpiParent:
  \_parameter: (work@prim_packer.OutW), line:13:17, endln:13:21
  |vpiSigned:1
\_int_typespec: , line:14:13, endln:14:16
  |vpiParent:
  \_parameter: (work@prim_packer.HintByteData), line:14:17, endln:14:29
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiParent:
  \_parameter: (work@prim_packer.Width), line:18:18, endln:18:23
  |vpiSigned:1
\_int_typespec: , line:19:14, endln:19:17
  |vpiParent:
  \_parameter: (work@prim_packer.ConcatW), line:19:18, endln:19:25
  |vpiSigned:1
\_int_typespec: , line:20:14, endln:20:17
  |vpiParent:
  \_parameter: (work@prim_packer.PtrW), line:20:18, endln:20:22
  |vpiSigned:1
\_int_typespec: , line:21:14, endln:21:17
  |vpiParent:
  \_parameter: (work@prim_packer.IdxW), line:21:18, endln:21:22
  |vpiSigned:1
\_int_typespec: , line:2:2, endln:2:57
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:2:2, endln:2:57
    |vpiLeftRange:
    \_constant: 
      |INT:39
    |vpiRightRange:
    \_constant: 
      |INT:0
\_unsupported_typespec: (bp_proc_param_s), line:4:13, endln:4:28
  |vpiParent:
  \_parameter: (work@top.bp_default_cfg_p), line:4:29, endln:4:45
  |vpiName:bp_proc_param_s
\_string_typespec: (boot_pc), line:6:7, endln:6:14
  |vpiParent:
  \_tagged_pattern: , line:6:23, endln:6:40
  |vpiName:boot_pc
\_string_typespec: (boot_pc), line:6:7, endln:6:14
  |vpiParent:
  \_tagged_pattern: , line:6:23, endln:6:40
  |vpiName:boot_pc
\_tagged_pattern: , line:6:23, endln:6:40
  |vpiParent:
  \_operation: , line:5:5, endln:7:6
  |vpiPattern:
  \_constant: , line:6:23, endln:6:40
    |vpiDecompile:40'h0080000000
    |vpiSize:40
    |HEX:0080000000
    |vpiConstType:5
  |vpiTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_tagged_pattern: , line:6:23, endln:6:40
    |vpiActual:
    \_string_typespec: (boot_pc), line:6:7, endln:6:14
\_operation: , line:5:5, endln:7:6
  |vpiOpType:75
  |vpiOperand:
  \_tagged_pattern: , line:6:23, endln:6:40
\_logic_typespec: , line:22:3, endln:22:19
  |vpiParent:
  \_logic_var: (work@prim_packer.pos_next), line:22:34, endln:22:42
  |vpiRange:
  \_range: , line:22:9, endln:22:19
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:19
    |vpiLeftRange:
    \_constant: , line:22:10, endln:22:14
      |vpiParent:
      \_range: , line:22:9, endln:22:19
      |vpiDecompile:6
      |vpiSize:64
      |INT:6
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:22:17, endln:22:18
      |vpiParent:
      \_range: , line:22:9, endln:22:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:3, endln:23:19
  |vpiParent:
  \_logic_var: (work@prim_packer.lod_idx), line:23:29, endln:23:36
  |vpiRange:
  \_range: , line:23:9, endln:23:19
    |vpiParent:
    \_logic_typespec: , line:23:3, endln:23:19
    |vpiLeftRange:
    \_constant: , line:23:10, endln:23:14
      |vpiParent:
      \_range: , line:23:9, endln:23:19
      |vpiDecompile:4
      |vpiSize:64
      |INT:4
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:23:17, endln:23:18
      |vpiParent:
      \_range: , line:23:9, endln:23:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:19
  |vpiRange:
  \_range: , line:22:9, endln:22:19
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:19
    |vpiLeftRange:
    \_operation: , line:22:10, endln:22:16
      |vpiParent:
      \_range: , line:22:9, endln:22:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (PtrW), line:22:10, endln:22:14
        |vpiParent:
        \_operation: , line:22:10, endln:22:16
        |vpiName:PtrW
      |vpiOperand:
      \_constant: , line:22:15, endln:22:16
        |vpiParent:
        \_operation: , line:22:10, endln:22:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:17, endln:22:18
      |vpiParent:
      \_range: , line:22:9, endln:22:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:19
  |vpiRange:
  \_range: , line:22:9, endln:22:19
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:19
    |vpiLeftRange:
    \_operation: , line:22:10, endln:22:16
      |vpiParent:
      \_range: , line:22:9, endln:22:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (PtrW), line:22:10, endln:22:14
        |vpiParent:
        \_operation: , line:22:10, endln:22:16
        |vpiName:PtrW
      |vpiOperand:
      \_constant: , line:22:15, endln:22:16
        |vpiParent:
        \_operation: , line:22:10, endln:22:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:17, endln:22:18
      |vpiParent:
      \_range: , line:22:9, endln:22:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:3, endln:23:19
  |vpiRange:
  \_range: , line:23:9, endln:23:19
    |vpiParent:
    \_logic_typespec: , line:23:3, endln:23:19
    |vpiLeftRange:
    \_operation: , line:23:10, endln:23:16
      |vpiParent:
      \_range: , line:23:9, endln:23:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (IdxW), line:23:10, endln:23:14
        |vpiParent:
        \_operation: , line:23:10, endln:23:16
        |vpiName:IdxW
      |vpiOperand:
      \_constant: , line:23:15, endln:23:16
        |vpiParent:
        \_operation: , line:23:10, endln:23:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:17, endln:23:18
      |vpiParent:
      \_range: , line:23:9, endln:23:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
